

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_dense_1'
================================================================
* Date:           Sun Feb  2 21:00:27 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.113 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.11>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%idx_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %idx"   --->   Operation 3 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%weights_35_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_35_val"   --->   Operation 4 'read' 'weights_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_34_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_34_val"   --->   Operation 5 'read' 'weights_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_33_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_33_val"   --->   Operation 6 'read' 'weights_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_32_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_32_val"   --->   Operation 7 'read' 'weights_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_31_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_31_val"   --->   Operation 8 'read' 'weights_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_30_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_30_val"   --->   Operation 9 'read' 'weights_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_29_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_29_val"   --->   Operation 10 'read' 'weights_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_28_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_28_val"   --->   Operation 11 'read' 'weights_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_27_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_27_val"   --->   Operation 12 'read' 'weights_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_26_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_26_val"   --->   Operation 13 'read' 'weights_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_25_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_25_val"   --->   Operation 14 'read' 'weights_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_24_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_24_val"   --->   Operation 15 'read' 'weights_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_23_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_23_val"   --->   Operation 16 'read' 'weights_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_22_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_22_val"   --->   Operation 17 'read' 'weights_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_21_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_21_val"   --->   Operation 18 'read' 'weights_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weights_20_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_20_val"   --->   Operation 19 'read' 'weights_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weights_19_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_19_val"   --->   Operation 20 'read' 'weights_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weights_18_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_18_val"   --->   Operation 21 'read' 'weights_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_17_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_17_val"   --->   Operation 22 'read' 'data_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_16_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_16_val"   --->   Operation 23 'read' 'data_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_15_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_15_val"   --->   Operation 24 'read' 'data_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_14_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_14_val"   --->   Operation 25 'read' 'data_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_13_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_13_val"   --->   Operation 26 'read' 'data_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_12_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_12_val"   --->   Operation 27 'read' 'data_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_11_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_11_val"   --->   Operation 28 'read' 'data_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_10_val"   --->   Operation 29 'read' 'data_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_9_val"   --->   Operation 30 'read' 'data_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.55ns)   --->   "%a = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.7i16.i16.i4, i4 9, i16 %data_9_val_read, i4 10, i16 %data_10_val_read, i4 11, i16 %data_11_val_read, i4 12, i16 %data_12_val_read, i4 13, i16 %data_13_val_read, i4 14, i16 %data_14_val_read, i4 15, i16 %data_15_val_read, i16 0, i4 %idx_read"   --->   Operation 31 'sparsemux' 'a' <Predicate = true> <Delay = 0.55> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv_i_i = sext i16 %a"   --->   Operation 32 'sext' 'conv_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i16 %weights_18_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.94ns)   --->   "%mul_ln73 = mul i32 %conv_i_i, i32 %sext_ln73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_9305 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'bitselect' 'tmp_9305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_9306 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'bitselect' 'tmp_9306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.71ns)   --->   "%icmp_ln42 = icmp_ne  i9 %trunc_ln42, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_751)   --->   "%tmp_9307 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'bitselect' 'tmp_9307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_9305, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_9306" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42 = add i16 %trunc_ln, i16 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'add' 'add_ln42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_9308 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'bitselect' 'tmp_9308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_751)   --->   "%xor_ln42 = xor i1 %tmp_9308, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_751 = and i1 %tmp_9307, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'and' 'and_ln42_751' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.70ns)   --->   "%icmp_ln42_427 = icmp_eq  i5 %tmp_8, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'icmp' 'icmp_ln42_427' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.70ns)   --->   "%icmp_ln42_428 = icmp_eq  i6 %tmp_s, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'icmp' 'icmp_ln42_428' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.70ns)   --->   "%icmp_ln42_429 = icmp_eq  i6 %tmp_s, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'icmp' 'icmp_ln42_429' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln73_103 = sext i16 %weights_19_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'sext' 'sext_ln73_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.94ns)   --->   "%mul_ln73_103 = mul i32 %conv_i_i, i32 %sext_ln73_103" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'mul' 'mul_ln73_103' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_9310 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_103, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'bitselect' 'tmp_9310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_103)   --->   "%trunc_ln42_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_103, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_103)   --->   "%tmp_9311 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_103, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'bitselect' 'tmp_9311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_103)   --->   "%tmp_9312 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_103, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'bitselect' 'tmp_9312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln42_120 = trunc i32 %mul_ln73_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'trunc' 'trunc_ln42_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.71ns)   --->   "%icmp_ln42_430 = icmp_ne  i9 %trunc_ln42_120, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'icmp' 'icmp_ln42_430' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_758)   --->   "%tmp_9313 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_103, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'bitselect' 'tmp_9313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_103)   --->   "%or_ln42_321 = or i1 %tmp_9311, i1 %icmp_ln42_430" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'or' 'or_ln42_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_103)   --->   "%and_ln42_757 = and i1 %or_ln42_321, i1 %tmp_9312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'and' 'and_ln42_757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_103)   --->   "%zext_ln42_103 = zext i1 %and_ln42_757" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'zext' 'zext_ln42_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_103 = add i16 %trunc_ln42_s, i16 %zext_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'add' 'add_ln42_103' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_9314 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_103, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'bitselect' 'tmp_9314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_758)   --->   "%xor_ln42_430 = xor i1 %tmp_9314, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'xor' 'xor_ln42_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_758 = and i1 %tmp_9313, i1 %xor_ln42_430" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'and' 'and_ln42_758' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_3605 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_103, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'partselect' 'tmp_3605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.70ns)   --->   "%icmp_ln42_431 = icmp_eq  i5 %tmp_3605, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'icmp' 'icmp_ln42_431' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_3606 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_103, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'partselect' 'tmp_3606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.70ns)   --->   "%icmp_ln42_432 = icmp_eq  i6 %tmp_3606, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'icmp' 'icmp_ln42_432' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.70ns)   --->   "%icmp_ln42_433 = icmp_eq  i6 %tmp_3606, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'icmp' 'icmp_ln42_433' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln73_104 = sext i16 %weights_20_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'sext' 'sext_ln73_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.94ns)   --->   "%mul_ln73_104 = mul i32 %conv_i_i, i32 %sext_ln73_104" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'mul' 'mul_ln73_104' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_9316 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_104, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'bitselect' 'tmp_9316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_104)   --->   "%trunc_ln42_97 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_104, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'partselect' 'trunc_ln42_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_104)   --->   "%tmp_9317 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_104, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'bitselect' 'tmp_9317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_104)   --->   "%tmp_9318 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_104, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'bitselect' 'tmp_9318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln42_121 = trunc i32 %mul_ln73_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'trunc' 'trunc_ln42_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.71ns)   --->   "%icmp_ln42_434 = icmp_ne  i9 %trunc_ln42_121, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'icmp' 'icmp_ln42_434' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_765)   --->   "%tmp_9319 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_104, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'bitselect' 'tmp_9319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_104)   --->   "%or_ln42_324 = or i1 %tmp_9317, i1 %icmp_ln42_434" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'or' 'or_ln42_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_104)   --->   "%and_ln42_764 = and i1 %or_ln42_324, i1 %tmp_9318" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'and' 'and_ln42_764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_104)   --->   "%zext_ln42_104 = zext i1 %and_ln42_764" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'zext' 'zext_ln42_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_104 = add i16 %trunc_ln42_97, i16 %zext_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'add' 'add_ln42_104' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_9320 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_104, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'bitselect' 'tmp_9320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_765)   --->   "%xor_ln42_434 = xor i1 %tmp_9320, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'xor' 'xor_ln42_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_765 = and i1 %tmp_9319, i1 %xor_ln42_434" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'and' 'and_ln42_765' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_3607 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_104, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'partselect' 'tmp_3607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.70ns)   --->   "%icmp_ln42_435 = icmp_eq  i5 %tmp_3607, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'icmp' 'icmp_ln42_435' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_3608 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_104, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'partselect' 'tmp_3608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.70ns)   --->   "%icmp_ln42_436 = icmp_eq  i6 %tmp_3608, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'icmp' 'icmp_ln42_436' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.70ns)   --->   "%icmp_ln42_437 = icmp_eq  i6 %tmp_3608, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'icmp' 'icmp_ln42_437' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln73_105 = sext i16 %weights_21_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'sext' 'sext_ln73_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.94ns)   --->   "%mul_ln73_105 = mul i32 %conv_i_i, i32 %sext_ln73_105" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'mul' 'mul_ln73_105' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_9322 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_105, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'bitselect' 'tmp_9322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_105)   --->   "%trunc_ln42_98 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_105, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'partselect' 'trunc_ln42_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_105)   --->   "%tmp_9323 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_105, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'bitselect' 'tmp_9323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_105)   --->   "%tmp_9324 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_105, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'bitselect' 'tmp_9324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln42_122 = trunc i32 %mul_ln73_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'trunc' 'trunc_ln42_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.71ns)   --->   "%icmp_ln42_438 = icmp_ne  i9 %trunc_ln42_122, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'icmp' 'icmp_ln42_438' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_772)   --->   "%tmp_9325 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_105, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'bitselect' 'tmp_9325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_105)   --->   "%or_ln42_327 = or i1 %tmp_9323, i1 %icmp_ln42_438" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'or' 'or_ln42_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_105)   --->   "%and_ln42_771 = and i1 %or_ln42_327, i1 %tmp_9324" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'and' 'and_ln42_771' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_105)   --->   "%zext_ln42_105 = zext i1 %and_ln42_771" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'zext' 'zext_ln42_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_105 = add i16 %trunc_ln42_98, i16 %zext_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'add' 'add_ln42_105' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_9326 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_105, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'bitselect' 'tmp_9326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_772)   --->   "%xor_ln42_438 = xor i1 %tmp_9326, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'xor' 'xor_ln42_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_772 = and i1 %tmp_9325, i1 %xor_ln42_438" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'and' 'and_ln42_772' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_3609 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_105, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'partselect' 'tmp_3609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.70ns)   --->   "%icmp_ln42_439 = icmp_eq  i5 %tmp_3609, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'icmp' 'icmp_ln42_439' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_3610 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_105, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'partselect' 'tmp_3610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.70ns)   --->   "%icmp_ln42_440 = icmp_eq  i6 %tmp_3610, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'icmp' 'icmp_ln42_440' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.70ns)   --->   "%icmp_ln42_441 = icmp_eq  i6 %tmp_3610, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'icmp' 'icmp_ln42_441' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln73_106 = sext i16 %weights_22_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'sext' 'sext_ln73_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.94ns)   --->   "%mul_ln73_106 = mul i32 %conv_i_i, i32 %sext_ln73_106" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'mul' 'mul_ln73_106' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_9328 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_106, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'bitselect' 'tmp_9328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_106)   --->   "%trunc_ln42_99 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_106, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'partselect' 'trunc_ln42_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_106)   --->   "%tmp_9329 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_106, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'bitselect' 'tmp_9329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_106)   --->   "%tmp_9330 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_106, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'bitselect' 'tmp_9330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln42_123 = trunc i32 %mul_ln73_106" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'trunc' 'trunc_ln42_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.71ns)   --->   "%icmp_ln42_442 = icmp_ne  i9 %trunc_ln42_123, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'icmp' 'icmp_ln42_442' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_779)   --->   "%tmp_9331 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_106, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'bitselect' 'tmp_9331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_106)   --->   "%or_ln42_330 = or i1 %tmp_9329, i1 %icmp_ln42_442" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'or' 'or_ln42_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_106)   --->   "%and_ln42_778 = and i1 %or_ln42_330, i1 %tmp_9330" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'and' 'and_ln42_778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_106)   --->   "%zext_ln42_106 = zext i1 %and_ln42_778" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'zext' 'zext_ln42_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_106 = add i16 %trunc_ln42_99, i16 %zext_ln42_106" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'add' 'add_ln42_106' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_9332 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_106, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'bitselect' 'tmp_9332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_779)   --->   "%xor_ln42_442 = xor i1 %tmp_9332, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'xor' 'xor_ln42_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_779 = and i1 %tmp_9331, i1 %xor_ln42_442" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'and' 'and_ln42_779' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_3611 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_106, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'partselect' 'tmp_3611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.70ns)   --->   "%icmp_ln42_443 = icmp_eq  i5 %tmp_3611, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'icmp' 'icmp_ln42_443' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_3612 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_106, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'partselect' 'tmp_3612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.70ns)   --->   "%icmp_ln42_444 = icmp_eq  i6 %tmp_3612, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'icmp' 'icmp_ln42_444' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.70ns)   --->   "%icmp_ln42_445 = icmp_eq  i6 %tmp_3612, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'icmp' 'icmp_ln42_445' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln73_107 = sext i16 %weights_23_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'sext' 'sext_ln73_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (1.94ns)   --->   "%mul_ln73_107 = mul i32 %conv_i_i, i32 %sext_ln73_107" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'mul' 'mul_ln73_107' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_9334 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_107, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'bitselect' 'tmp_9334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_107)   --->   "%trunc_ln42_100 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_107, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'partselect' 'trunc_ln42_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_107)   --->   "%tmp_9335 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_107, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'bitselect' 'tmp_9335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_107)   --->   "%tmp_9336 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_107, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'bitselect' 'tmp_9336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln42_124 = trunc i32 %mul_ln73_107" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'trunc' 'trunc_ln42_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.71ns)   --->   "%icmp_ln42_446 = icmp_ne  i9 %trunc_ln42_124, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'icmp' 'icmp_ln42_446' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_786)   --->   "%tmp_9337 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_107, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'bitselect' 'tmp_9337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_107)   --->   "%or_ln42_333 = or i1 %tmp_9335, i1 %icmp_ln42_446" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'or' 'or_ln42_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_107)   --->   "%and_ln42_785 = and i1 %or_ln42_333, i1 %tmp_9336" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'and' 'and_ln42_785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_107)   --->   "%zext_ln42_107 = zext i1 %and_ln42_785" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'zext' 'zext_ln42_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_107 = add i16 %trunc_ln42_100, i16 %zext_ln42_107" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'add' 'add_ln42_107' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_9338 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_107, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'bitselect' 'tmp_9338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_786)   --->   "%xor_ln42_446 = xor i1 %tmp_9338, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'xor' 'xor_ln42_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_786 = and i1 %tmp_9337, i1 %xor_ln42_446" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'and' 'and_ln42_786' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_3613 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_107, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'partselect' 'tmp_3613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.70ns)   --->   "%icmp_ln42_447 = icmp_eq  i5 %tmp_3613, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'icmp' 'icmp_ln42_447' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_3614 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_107, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'partselect' 'tmp_3614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.70ns)   --->   "%icmp_ln42_448 = icmp_eq  i6 %tmp_3614, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'icmp' 'icmp_ln42_448' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.70ns)   --->   "%icmp_ln42_449 = icmp_eq  i6 %tmp_3614, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'icmp' 'icmp_ln42_449' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.55ns)   --->   "%a_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.7i16.i16.i4, i4 9, i16 %data_10_val_read, i4 10, i16 %data_11_val_read, i4 11, i16 %data_12_val_read, i4 12, i16 %data_13_val_read, i4 13, i16 %data_14_val_read, i4 14, i16 %data_15_val_read, i4 15, i16 %data_16_val_read, i16 0, i4 %idx_read"   --->   Operation 159 'sparsemux' 'a_13' <Predicate = true> <Delay = 0.55> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%conv_i_i_1 = sext i16 %a_13"   --->   Operation 160 'sext' 'conv_i_i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln73_108 = sext i16 %weights_24_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'sext' 'sext_ln73_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (1.94ns)   --->   "%mul_ln73_108 = mul i32 %conv_i_i_1, i32 %sext_ln73_108" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'mul' 'mul_ln73_108' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_9340 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_108, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'bitselect' 'tmp_9340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_108)   --->   "%trunc_ln42_101 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_108, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'partselect' 'trunc_ln42_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_108)   --->   "%tmp_9341 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_108, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'bitselect' 'tmp_9341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_108)   --->   "%tmp_9342 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_108, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'bitselect' 'tmp_9342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln42_125 = trunc i32 %mul_ln73_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'trunc' 'trunc_ln42_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.71ns)   --->   "%icmp_ln42_450 = icmp_ne  i9 %trunc_ln42_125, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'icmp' 'icmp_ln42_450' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_793)   --->   "%tmp_9343 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_108, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'bitselect' 'tmp_9343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_108)   --->   "%or_ln42_336 = or i1 %tmp_9341, i1 %icmp_ln42_450" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'or' 'or_ln42_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_108)   --->   "%and_ln42_792 = and i1 %or_ln42_336, i1 %tmp_9342" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'and' 'and_ln42_792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_108)   --->   "%zext_ln42_108 = zext i1 %and_ln42_792" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'zext' 'zext_ln42_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_108 = add i16 %trunc_ln42_101, i16 %zext_ln42_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'add' 'add_ln42_108' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_9344 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_108, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'bitselect' 'tmp_9344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_793)   --->   "%xor_ln42_450 = xor i1 %tmp_9344, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'xor' 'xor_ln42_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_793 = and i1 %tmp_9343, i1 %xor_ln42_450" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'and' 'and_ln42_793' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_3615 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_108, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'partselect' 'tmp_3615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.70ns)   --->   "%icmp_ln42_451 = icmp_eq  i5 %tmp_3615, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'icmp' 'icmp_ln42_451' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_3616 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_108, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'partselect' 'tmp_3616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.70ns)   --->   "%icmp_ln42_452 = icmp_eq  i6 %tmp_3616, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'icmp' 'icmp_ln42_452' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.70ns)   --->   "%icmp_ln42_453 = icmp_eq  i6 %tmp_3616, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'icmp' 'icmp_ln42_453' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln73_109 = sext i16 %weights_25_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'sext' 'sext_ln73_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (1.94ns)   --->   "%mul_ln73_109 = mul i32 %conv_i_i_1, i32 %sext_ln73_109" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'mul' 'mul_ln73_109' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_9346 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_109, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'bitselect' 'tmp_9346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_109)   --->   "%trunc_ln42_102 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_109, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'partselect' 'trunc_ln42_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_109)   --->   "%tmp_9347 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_109, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'bitselect' 'tmp_9347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_109)   --->   "%tmp_9348 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_109, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'bitselect' 'tmp_9348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln42_126 = trunc i32 %mul_ln73_109" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'trunc' 'trunc_ln42_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.71ns)   --->   "%icmp_ln42_454 = icmp_ne  i9 %trunc_ln42_126, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'icmp' 'icmp_ln42_454' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_800)   --->   "%tmp_9349 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_109, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'bitselect' 'tmp_9349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_109)   --->   "%or_ln42_339 = or i1 %tmp_9347, i1 %icmp_ln42_454" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'or' 'or_ln42_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_109)   --->   "%and_ln42_799 = and i1 %or_ln42_339, i1 %tmp_9348" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'and' 'and_ln42_799' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_109)   --->   "%zext_ln42_109 = zext i1 %and_ln42_799" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'zext' 'zext_ln42_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_109 = add i16 %trunc_ln42_102, i16 %zext_ln42_109" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'add' 'add_ln42_109' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_9350 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_109, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'bitselect' 'tmp_9350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_800)   --->   "%xor_ln42_454 = xor i1 %tmp_9350, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'xor' 'xor_ln42_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_800 = and i1 %tmp_9349, i1 %xor_ln42_454" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'and' 'and_ln42_800' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_3617 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_109, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'partselect' 'tmp_3617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.70ns)   --->   "%icmp_ln42_455 = icmp_eq  i5 %tmp_3617, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'icmp' 'icmp_ln42_455' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_3618 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_109, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'partselect' 'tmp_3618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.70ns)   --->   "%icmp_ln42_456 = icmp_eq  i6 %tmp_3618, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'icmp' 'icmp_ln42_456' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.70ns)   --->   "%icmp_ln42_457 = icmp_eq  i6 %tmp_3618, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'icmp' 'icmp_ln42_457' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln73_110 = sext i16 %weights_26_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'sext' 'sext_ln73_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (1.94ns)   --->   "%mul_ln73_110 = mul i32 %conv_i_i_1, i32 %sext_ln73_110" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'mul' 'mul_ln73_110' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_9352 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_110, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'bitselect' 'tmp_9352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_110)   --->   "%trunc_ln42_103 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_110, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'partselect' 'trunc_ln42_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_110)   --->   "%tmp_9353 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_110, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'bitselect' 'tmp_9353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_110)   --->   "%tmp_9354 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_110, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'bitselect' 'tmp_9354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln42_127 = trunc i32 %mul_ln73_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'trunc' 'trunc_ln42_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.71ns)   --->   "%icmp_ln42_458 = icmp_ne  i9 %trunc_ln42_127, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'icmp' 'icmp_ln42_458' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_807)   --->   "%tmp_9355 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_110, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'bitselect' 'tmp_9355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_110)   --->   "%or_ln42_342 = or i1 %tmp_9353, i1 %icmp_ln42_458" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'or' 'or_ln42_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_110)   --->   "%and_ln42_806 = and i1 %or_ln42_342, i1 %tmp_9354" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'and' 'and_ln42_806' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_110)   --->   "%zext_ln42_110 = zext i1 %and_ln42_806" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'zext' 'zext_ln42_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_110 = add i16 %trunc_ln42_103, i16 %zext_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'add' 'add_ln42_110' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_9356 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_110, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'bitselect' 'tmp_9356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_807)   --->   "%xor_ln42_458 = xor i1 %tmp_9356, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'xor' 'xor_ln42_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_807 = and i1 %tmp_9355, i1 %xor_ln42_458" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'and' 'and_ln42_807' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_3619 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_110, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'partselect' 'tmp_3619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.70ns)   --->   "%icmp_ln42_459 = icmp_eq  i5 %tmp_3619, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'icmp' 'icmp_ln42_459' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_3620 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_110, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'partselect' 'tmp_3620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.70ns)   --->   "%icmp_ln42_460 = icmp_eq  i6 %tmp_3620, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'icmp' 'icmp_ln42_460' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.70ns)   --->   "%icmp_ln42_461 = icmp_eq  i6 %tmp_3620, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'icmp' 'icmp_ln42_461' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln73_111 = sext i16 %weights_27_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'sext' 'sext_ln73_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (1.94ns)   --->   "%mul_ln73_111 = mul i32 %conv_i_i_1, i32 %sext_ln73_111" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'mul' 'mul_ln73_111' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_9358 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_111, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'bitselect' 'tmp_9358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_111)   --->   "%trunc_ln42_104 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_111, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'partselect' 'trunc_ln42_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_111)   --->   "%tmp_9359 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_111, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'bitselect' 'tmp_9359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_111)   --->   "%tmp_9360 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_111, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'bitselect' 'tmp_9360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln42_128 = trunc i32 %mul_ln73_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'trunc' 'trunc_ln42_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.71ns)   --->   "%icmp_ln42_462 = icmp_ne  i9 %trunc_ln42_128, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'icmp' 'icmp_ln42_462' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_814)   --->   "%tmp_9361 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_111, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'bitselect' 'tmp_9361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_111)   --->   "%or_ln42_345 = or i1 %tmp_9359, i1 %icmp_ln42_462" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'or' 'or_ln42_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_111)   --->   "%and_ln42_813 = and i1 %or_ln42_345, i1 %tmp_9360" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'and' 'and_ln42_813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_111)   --->   "%zext_ln42_111 = zext i1 %and_ln42_813" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'zext' 'zext_ln42_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_111 = add i16 %trunc_ln42_104, i16 %zext_ln42_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'add' 'add_ln42_111' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_9362 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_111, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'bitselect' 'tmp_9362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_814)   --->   "%xor_ln42_462 = xor i1 %tmp_9362, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'xor' 'xor_ln42_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_814 = and i1 %tmp_9361, i1 %xor_ln42_462" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'and' 'and_ln42_814' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_3621 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_111, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'partselect' 'tmp_3621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.70ns)   --->   "%icmp_ln42_463 = icmp_eq  i5 %tmp_3621, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'icmp' 'icmp_ln42_463' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_3622 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_111, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'partselect' 'tmp_3622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.70ns)   --->   "%icmp_ln42_464 = icmp_eq  i6 %tmp_3622, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'icmp' 'icmp_ln42_464' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.70ns)   --->   "%icmp_ln42_465 = icmp_eq  i6 %tmp_3622, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'icmp' 'icmp_ln42_465' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln73_112 = sext i16 %weights_28_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'sext' 'sext_ln73_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (1.94ns)   --->   "%mul_ln73_112 = mul i32 %conv_i_i_1, i32 %sext_ln73_112" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'mul' 'mul_ln73_112' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_9364 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_112, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'bitselect' 'tmp_9364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_112)   --->   "%trunc_ln42_105 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_112, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'partselect' 'trunc_ln42_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_112)   --->   "%tmp_9365 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_112, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'bitselect' 'tmp_9365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_112)   --->   "%tmp_9366 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_112, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'bitselect' 'tmp_9366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln42_129 = trunc i32 %mul_ln73_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'trunc' 'trunc_ln42_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.71ns)   --->   "%icmp_ln42_466 = icmp_ne  i9 %trunc_ln42_129, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'icmp' 'icmp_ln42_466' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_821)   --->   "%tmp_9367 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_112, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'bitselect' 'tmp_9367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_112)   --->   "%or_ln42_348 = or i1 %tmp_9365, i1 %icmp_ln42_466" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'or' 'or_ln42_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_112)   --->   "%and_ln42_820 = and i1 %or_ln42_348, i1 %tmp_9366" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'and' 'and_ln42_820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_112)   --->   "%zext_ln42_112 = zext i1 %and_ln42_820" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'zext' 'zext_ln42_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_112 = add i16 %trunc_ln42_105, i16 %zext_ln42_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'add' 'add_ln42_112' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_9368 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_112, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'bitselect' 'tmp_9368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_821)   --->   "%xor_ln42_466 = xor i1 %tmp_9368, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'xor' 'xor_ln42_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_821 = and i1 %tmp_9367, i1 %xor_ln42_466" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'and' 'and_ln42_821' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_3623 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_112, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'partselect' 'tmp_3623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.70ns)   --->   "%icmp_ln42_467 = icmp_eq  i5 %tmp_3623, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'icmp' 'icmp_ln42_467' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_3624 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_112, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'partselect' 'tmp_3624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.70ns)   --->   "%icmp_ln42_468 = icmp_eq  i6 %tmp_3624, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'icmp' 'icmp_ln42_468' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.70ns)   --->   "%icmp_ln42_469 = icmp_eq  i6 %tmp_3624, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'icmp' 'icmp_ln42_469' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln73_113 = sext i16 %weights_29_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'sext' 'sext_ln73_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (1.94ns)   --->   "%mul_ln73_113 = mul i32 %conv_i_i_1, i32 %sext_ln73_113" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'mul' 'mul_ln73_113' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_9370 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_113, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'bitselect' 'tmp_9370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_113)   --->   "%trunc_ln42_106 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_113, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'partselect' 'trunc_ln42_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_113)   --->   "%tmp_9371 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_113, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'bitselect' 'tmp_9371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_113)   --->   "%tmp_9372 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_113, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'bitselect' 'tmp_9372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln42_130 = trunc i32 %mul_ln73_113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'trunc' 'trunc_ln42_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.71ns)   --->   "%icmp_ln42_470 = icmp_ne  i9 %trunc_ln42_130, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'icmp' 'icmp_ln42_470' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_828)   --->   "%tmp_9373 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_113, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'bitselect' 'tmp_9373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_113)   --->   "%or_ln42_351 = or i1 %tmp_9371, i1 %icmp_ln42_470" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'or' 'or_ln42_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_113)   --->   "%and_ln42_827 = and i1 %or_ln42_351, i1 %tmp_9372" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'and' 'and_ln42_827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_113)   --->   "%zext_ln42_113 = zext i1 %and_ln42_827" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'zext' 'zext_ln42_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_113 = add i16 %trunc_ln42_106, i16 %zext_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'add' 'add_ln42_113' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_9374 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_113, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'bitselect' 'tmp_9374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_828)   --->   "%xor_ln42_470 = xor i1 %tmp_9374, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'xor' 'xor_ln42_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_828 = and i1 %tmp_9373, i1 %xor_ln42_470" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'and' 'and_ln42_828' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_3625 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_113, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'partselect' 'tmp_3625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.70ns)   --->   "%icmp_ln42_471 = icmp_eq  i5 %tmp_3625, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'icmp' 'icmp_ln42_471' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_3626 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_113, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'partselect' 'tmp_3626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.70ns)   --->   "%icmp_ln42_472 = icmp_eq  i6 %tmp_3626, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'icmp' 'icmp_ln42_472' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.70ns)   --->   "%icmp_ln42_473 = icmp_eq  i6 %tmp_3626, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'icmp' 'icmp_ln42_473' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.55ns)   --->   "%a_14 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.7i16.i16.i4, i4 9, i16 %data_11_val_read, i4 10, i16 %data_12_val_read, i4 11, i16 %data_13_val_read, i4 12, i16 %data_14_val_read, i4 13, i16 %data_15_val_read, i4 14, i16 %data_16_val_read, i4 15, i16 %data_17_val_read, i16 0, i4 %idx_read"   --->   Operation 287 'sparsemux' 'a_14' <Predicate = true> <Delay = 0.55> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%conv_i_i_2 = sext i16 %a_14"   --->   Operation 288 'sext' 'conv_i_i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln73_114 = sext i16 %weights_30_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'sext' 'sext_ln73_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (1.94ns)   --->   "%mul_ln73_114 = mul i32 %conv_i_i_2, i32 %sext_ln73_114" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'mul' 'mul_ln73_114' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_9376 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_114, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'bitselect' 'tmp_9376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_114)   --->   "%trunc_ln42_107 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_114, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'partselect' 'trunc_ln42_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_114)   --->   "%tmp_9377 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_114, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'bitselect' 'tmp_9377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_114)   --->   "%tmp_9378 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_114, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'bitselect' 'tmp_9378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln42_131 = trunc i32 %mul_ln73_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'trunc' 'trunc_ln42_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.71ns)   --->   "%icmp_ln42_474 = icmp_ne  i9 %trunc_ln42_131, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'icmp' 'icmp_ln42_474' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_835)   --->   "%tmp_9379 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_114, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'bitselect' 'tmp_9379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_114)   --->   "%or_ln42_354 = or i1 %tmp_9377, i1 %icmp_ln42_474" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'or' 'or_ln42_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_114)   --->   "%and_ln42_834 = and i1 %or_ln42_354, i1 %tmp_9378" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'and' 'and_ln42_834' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_114)   --->   "%zext_ln42_114 = zext i1 %and_ln42_834" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'zext' 'zext_ln42_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_114 = add i16 %trunc_ln42_107, i16 %zext_ln42_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'add' 'add_ln42_114' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_9380 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_114, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'bitselect' 'tmp_9380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_835)   --->   "%xor_ln42_474 = xor i1 %tmp_9380, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'xor' 'xor_ln42_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_835 = and i1 %tmp_9379, i1 %xor_ln42_474" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'and' 'and_ln42_835' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_3627 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_114, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'partselect' 'tmp_3627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.70ns)   --->   "%icmp_ln42_475 = icmp_eq  i5 %tmp_3627, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'icmp' 'icmp_ln42_475' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_3628 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_114, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'partselect' 'tmp_3628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.70ns)   --->   "%icmp_ln42_476 = icmp_eq  i6 %tmp_3628, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'icmp' 'icmp_ln42_476' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.70ns)   --->   "%icmp_ln42_477 = icmp_eq  i6 %tmp_3628, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'icmp' 'icmp_ln42_477' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln73_115 = sext i16 %weights_31_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'sext' 'sext_ln73_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (1.94ns)   --->   "%mul_ln73_115 = mul i32 %conv_i_i_2, i32 %sext_ln73_115" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'mul' 'mul_ln73_115' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_9382 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_115, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'bitselect' 'tmp_9382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_115)   --->   "%trunc_ln42_108 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_115, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'partselect' 'trunc_ln42_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_115)   --->   "%tmp_9383 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_115, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'bitselect' 'tmp_9383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_115)   --->   "%tmp_9384 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_115, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'bitselect' 'tmp_9384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln42_132 = trunc i32 %mul_ln73_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'trunc' 'trunc_ln42_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.71ns)   --->   "%icmp_ln42_478 = icmp_ne  i9 %trunc_ln42_132, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'icmp' 'icmp_ln42_478' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_842)   --->   "%tmp_9385 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_115, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'bitselect' 'tmp_9385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_115)   --->   "%or_ln42_357 = or i1 %tmp_9383, i1 %icmp_ln42_478" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'or' 'or_ln42_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_115)   --->   "%and_ln42_841 = and i1 %or_ln42_357, i1 %tmp_9384" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'and' 'and_ln42_841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_115)   --->   "%zext_ln42_115 = zext i1 %and_ln42_841" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'zext' 'zext_ln42_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_115 = add i16 %trunc_ln42_108, i16 %zext_ln42_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'add' 'add_ln42_115' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_9386 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_115, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'bitselect' 'tmp_9386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_842)   --->   "%xor_ln42_478 = xor i1 %tmp_9386, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'xor' 'xor_ln42_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_842 = and i1 %tmp_9385, i1 %xor_ln42_478" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'and' 'and_ln42_842' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_3629 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_115, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'partselect' 'tmp_3629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.70ns)   --->   "%icmp_ln42_479 = icmp_eq  i5 %tmp_3629, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'icmp' 'icmp_ln42_479' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_3630 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_115, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'partselect' 'tmp_3630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.70ns)   --->   "%icmp_ln42_480 = icmp_eq  i6 %tmp_3630, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'icmp' 'icmp_ln42_480' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.70ns)   --->   "%icmp_ln42_481 = icmp_eq  i6 %tmp_3630, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'icmp' 'icmp_ln42_481' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln73_116 = sext i16 %weights_32_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'sext' 'sext_ln73_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (1.94ns)   --->   "%mul_ln73_116 = mul i32 %conv_i_i_2, i32 %sext_ln73_116" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'mul' 'mul_ln73_116' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_9388 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_116, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'bitselect' 'tmp_9388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_116)   --->   "%trunc_ln42_109 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_116, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'partselect' 'trunc_ln42_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_116)   --->   "%tmp_9389 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_116, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'bitselect' 'tmp_9389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_116)   --->   "%tmp_9390 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_116, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'bitselect' 'tmp_9390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln42_133 = trunc i32 %mul_ln73_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'trunc' 'trunc_ln42_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.71ns)   --->   "%icmp_ln42_482 = icmp_ne  i9 %trunc_ln42_133, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'icmp' 'icmp_ln42_482' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_849)   --->   "%tmp_9391 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_116, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'bitselect' 'tmp_9391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_116)   --->   "%or_ln42_360 = or i1 %tmp_9389, i1 %icmp_ln42_482" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'or' 'or_ln42_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_116)   --->   "%and_ln42_848 = and i1 %or_ln42_360, i1 %tmp_9390" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'and' 'and_ln42_848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_116)   --->   "%zext_ln42_116 = zext i1 %and_ln42_848" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'zext' 'zext_ln42_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_116 = add i16 %trunc_ln42_109, i16 %zext_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'add' 'add_ln42_116' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_9392 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_116, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'bitselect' 'tmp_9392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_849)   --->   "%xor_ln42_482 = xor i1 %tmp_9392, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'xor' 'xor_ln42_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_849 = and i1 %tmp_9391, i1 %xor_ln42_482" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'and' 'and_ln42_849' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_3631 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_116, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'partselect' 'tmp_3631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.70ns)   --->   "%icmp_ln42_483 = icmp_eq  i5 %tmp_3631, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'icmp' 'icmp_ln42_483' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_3632 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_116, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'partselect' 'tmp_3632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.70ns)   --->   "%icmp_ln42_484 = icmp_eq  i6 %tmp_3632, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'icmp' 'icmp_ln42_484' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.70ns)   --->   "%icmp_ln42_485 = icmp_eq  i6 %tmp_3632, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'icmp' 'icmp_ln42_485' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln73_117 = sext i16 %weights_33_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'sext' 'sext_ln73_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (1.94ns)   --->   "%mul_ln73_117 = mul i32 %conv_i_i_2, i32 %sext_ln73_117" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'mul' 'mul_ln73_117' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_9394 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_117, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'bitselect' 'tmp_9394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_117)   --->   "%trunc_ln42_110 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_117, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'partselect' 'trunc_ln42_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_117)   --->   "%tmp_9395 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_117, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'bitselect' 'tmp_9395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_117)   --->   "%tmp_9396 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_117, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'bitselect' 'tmp_9396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln42_134 = trunc i32 %mul_ln73_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'trunc' 'trunc_ln42_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.71ns)   --->   "%icmp_ln42_486 = icmp_ne  i9 %trunc_ln42_134, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'icmp' 'icmp_ln42_486' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_856)   --->   "%tmp_9397 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_117, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'bitselect' 'tmp_9397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_117)   --->   "%or_ln42_363 = or i1 %tmp_9395, i1 %icmp_ln42_486" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'or' 'or_ln42_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_117)   --->   "%and_ln42_855 = and i1 %or_ln42_363, i1 %tmp_9396" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'and' 'and_ln42_855' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_117)   --->   "%zext_ln42_117 = zext i1 %and_ln42_855" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'zext' 'zext_ln42_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_117 = add i16 %trunc_ln42_110, i16 %zext_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'add' 'add_ln42_117' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_9398 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_117, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'bitselect' 'tmp_9398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_856)   --->   "%xor_ln42_486 = xor i1 %tmp_9398, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'xor' 'xor_ln42_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_856 = and i1 %tmp_9397, i1 %xor_ln42_486" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'and' 'and_ln42_856' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_3633 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_117, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'partselect' 'tmp_3633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.70ns)   --->   "%icmp_ln42_487 = icmp_eq  i5 %tmp_3633, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'icmp' 'icmp_ln42_487' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_3634 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_117, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'partselect' 'tmp_3634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.70ns)   --->   "%icmp_ln42_488 = icmp_eq  i6 %tmp_3634, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'icmp' 'icmp_ln42_488' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.70ns)   --->   "%icmp_ln42_489 = icmp_eq  i6 %tmp_3634, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'icmp' 'icmp_ln42_489' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln73_118 = sext i16 %weights_34_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'sext' 'sext_ln73_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (1.94ns)   --->   "%mul_ln73_118 = mul i32 %conv_i_i_2, i32 %sext_ln73_118" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'mul' 'mul_ln73_118' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_9400 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_118, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'bitselect' 'tmp_9400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_118)   --->   "%trunc_ln42_111 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_118, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'partselect' 'trunc_ln42_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_118)   --->   "%tmp_9401 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_118, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'bitselect' 'tmp_9401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_118)   --->   "%tmp_9402 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_118, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'bitselect' 'tmp_9402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln42_135 = trunc i32 %mul_ln73_118" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'trunc' 'trunc_ln42_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.71ns)   --->   "%icmp_ln42_490 = icmp_ne  i9 %trunc_ln42_135, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'icmp' 'icmp_ln42_490' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_863)   --->   "%tmp_9403 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_118, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'bitselect' 'tmp_9403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_118)   --->   "%or_ln42_366 = or i1 %tmp_9401, i1 %icmp_ln42_490" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'or' 'or_ln42_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_118)   --->   "%and_ln42_862 = and i1 %or_ln42_366, i1 %tmp_9402" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'and' 'and_ln42_862' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_118)   --->   "%zext_ln42_118 = zext i1 %and_ln42_862" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'zext' 'zext_ln42_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_118 = add i16 %trunc_ln42_111, i16 %zext_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'add' 'add_ln42_118' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_9404 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_118, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'bitselect' 'tmp_9404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_863)   --->   "%xor_ln42_490 = xor i1 %tmp_9404, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'xor' 'xor_ln42_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 388 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_863 = and i1 %tmp_9403, i1 %xor_ln42_490" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'and' 'and_ln42_863' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_3635 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_118, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'partselect' 'tmp_3635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.70ns)   --->   "%icmp_ln42_491 = icmp_eq  i5 %tmp_3635, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'icmp' 'icmp_ln42_491' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_3636 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_118, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'partselect' 'tmp_3636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.70ns)   --->   "%icmp_ln42_492 = icmp_eq  i6 %tmp_3636, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'icmp' 'icmp_ln42_492' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 393 [1/1] (0.70ns)   --->   "%icmp_ln42_493 = icmp_eq  i6 %tmp_3636, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'icmp' 'icmp_ln42_493' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln73_119 = sext i16 %weights_35_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'sext' 'sext_ln73_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (1.94ns)   --->   "%mul_ln73_119 = mul i32 %conv_i_i_2, i32 %sext_ln73_119" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'mul' 'mul_ln73_119' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_9406 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_119, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'bitselect' 'tmp_9406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_119)   --->   "%trunc_ln42_112 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_119, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'partselect' 'trunc_ln42_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_119)   --->   "%tmp_9407 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_119, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'bitselect' 'tmp_9407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_119)   --->   "%tmp_9408 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_119, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'bitselect' 'tmp_9408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln42_136 = trunc i32 %mul_ln73_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'trunc' 'trunc_ln42_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.71ns)   --->   "%icmp_ln42_494 = icmp_ne  i9 %trunc_ln42_136, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'icmp' 'icmp_ln42_494' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_870)   --->   "%tmp_9409 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_119, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'bitselect' 'tmp_9409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_119)   --->   "%or_ln42_369 = or i1 %tmp_9407, i1 %icmp_ln42_494" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'or' 'or_ln42_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_119)   --->   "%and_ln42_869 = and i1 %or_ln42_369, i1 %tmp_9408" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'and' 'and_ln42_869' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_119)   --->   "%zext_ln42_119 = zext i1 %and_ln42_869" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'zext' 'zext_ln42_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_119 = add i16 %trunc_ln42_112, i16 %zext_ln42_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'add' 'add_ln42_119' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_9410 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_119, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'bitselect' 'tmp_9410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_870)   --->   "%xor_ln42_494 = xor i1 %tmp_9410, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'xor' 'xor_ln42_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_870 = and i1 %tmp_9409, i1 %xor_ln42_494" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'and' 'and_ln42_870' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_3637 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_119, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'partselect' 'tmp_3637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.70ns)   --->   "%icmp_ln42_495 = icmp_eq  i5 %tmp_3637, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'icmp' 'icmp_ln42_495' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_3638 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_119, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'partselect' 'tmp_3638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.70ns)   --->   "%icmp_ln42_496 = icmp_eq  i6 %tmp_3638, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'icmp' 'icmp_ln42_496' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.70ns)   --->   "%icmp_ln42_497 = icmp_eq  i6 %tmp_3638, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'icmp' 'icmp_ln42_497' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 415 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 18, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 416 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_754)   --->   "%select_ln42 = select i1 %and_ln42_751, i1 %icmp_ln42_428, i1 %icmp_ln42_429" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_755)   --->   "%tmp_9309 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'bitselect' 'tmp_9309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_755)   --->   "%xor_ln42_498 = xor i1 %tmp_9309, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'xor' 'xor_ln42_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_755)   --->   "%and_ln42_752 = and i1 %icmp_ln42_427, i1 %xor_ln42_498" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'and' 'and_ln42_752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_755)   --->   "%select_ln42_427 = select i1 %and_ln42_751, i1 %and_ln42_752, i1 %icmp_ln42_428" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'select' 'select_ln42_427' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_320)   --->   "%and_ln42_753 = and i1 %and_ln42_751, i1 %icmp_ln42_428" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'and' 'and_ln42_753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_754)   --->   "%xor_ln42_427 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'xor' 'xor_ln42_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_754)   --->   "%or_ln42_319 = or i1 %tmp_9308, i1 %xor_ln42_427" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'or' 'or_ln42_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_754)   --->   "%xor_ln42_428 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'xor' 'xor_ln42_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 426 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_754 = and i1 %or_ln42_319, i1 %xor_ln42_428" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'and' 'and_ln42_754' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_755 = and i1 %tmp_9308, i1 %select_ln42_427" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'and' 'and_ln42_755' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_320)   --->   "%or_ln42_372 = or i1 %and_ln42_753, i1 %and_ln42_755" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'or' 'or_ln42_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_320)   --->   "%xor_ln42_429 = xor i1 %or_ln42_372, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'xor' 'xor_ln42_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_320)   --->   "%and_ln42_756 = and i1 %tmp, i1 %xor_ln42_429" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'and' 'and_ln42_756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_429)   --->   "%select_ln42_428 = select i1 %and_ln42_754, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'select' 'select_ln42_428' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_320 = or i1 %and_ln42_754, i1 %and_ln42_756" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'or' 'or_ln42_320' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_429 = select i1 %or_ln42_320, i16 %select_ln42_428, i16 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'select' 'select_ln42_429' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_761)   --->   "%select_ln42_430 = select i1 %and_ln42_758, i1 %icmp_ln42_432, i1 %icmp_ln42_433" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'select' 'select_ln42_430' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_762)   --->   "%tmp_9315 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_103, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'bitselect' 'tmp_9315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_762)   --->   "%xor_ln42_499 = xor i1 %tmp_9315, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'xor' 'xor_ln42_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_762)   --->   "%and_ln42_759 = and i1 %icmp_ln42_431, i1 %xor_ln42_499" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'and' 'and_ln42_759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_762)   --->   "%select_ln42_431 = select i1 %and_ln42_758, i1 %and_ln42_759, i1 %icmp_ln42_432" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'select' 'select_ln42_431' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_323)   --->   "%and_ln42_760 = and i1 %and_ln42_758, i1 %icmp_ln42_432" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'and' 'and_ln42_760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_761)   --->   "%xor_ln42_431 = xor i1 %select_ln42_430, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'xor' 'xor_ln42_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_761)   --->   "%or_ln42_322 = or i1 %tmp_9314, i1 %xor_ln42_431" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'or' 'or_ln42_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_761)   --->   "%xor_ln42_432 = xor i1 %tmp_9310, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'xor' 'xor_ln42_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_761 = and i1 %or_ln42_322, i1 %xor_ln42_432" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'and' 'and_ln42_761' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_762 = and i1 %tmp_9314, i1 %select_ln42_431" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'and' 'and_ln42_762' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_323)   --->   "%or_ln42_373 = or i1 %and_ln42_760, i1 %and_ln42_762" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'or' 'or_ln42_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_323)   --->   "%xor_ln42_433 = xor i1 %or_ln42_373, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'xor' 'xor_ln42_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_323)   --->   "%and_ln42_763 = and i1 %tmp_9310, i1 %xor_ln42_433" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'and' 'and_ln42_763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_433)   --->   "%select_ln42_432 = select i1 %and_ln42_761, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'select' 'select_ln42_432' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 449 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_323 = or i1 %and_ln42_761, i1 %and_ln42_763" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'or' 'or_ln42_323' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 450 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_433 = select i1 %or_ln42_323, i16 %select_ln42_432, i16 %add_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'select' 'select_ln42_433' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_768)   --->   "%select_ln42_434 = select i1 %and_ln42_765, i1 %icmp_ln42_436, i1 %icmp_ln42_437" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'select' 'select_ln42_434' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_769)   --->   "%tmp_9321 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_104, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'bitselect' 'tmp_9321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_769)   --->   "%xor_ln42_500 = xor i1 %tmp_9321, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'xor' 'xor_ln42_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_769)   --->   "%and_ln42_766 = and i1 %icmp_ln42_435, i1 %xor_ln42_500" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'and' 'and_ln42_766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_769)   --->   "%select_ln42_435 = select i1 %and_ln42_765, i1 %and_ln42_766, i1 %icmp_ln42_436" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'select' 'select_ln42_435' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_326)   --->   "%and_ln42_767 = and i1 %and_ln42_765, i1 %icmp_ln42_436" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'and' 'and_ln42_767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_768)   --->   "%xor_ln42_435 = xor i1 %select_ln42_434, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'xor' 'xor_ln42_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_768)   --->   "%or_ln42_325 = or i1 %tmp_9320, i1 %xor_ln42_435" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'or' 'or_ln42_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_768)   --->   "%xor_ln42_436 = xor i1 %tmp_9316, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'xor' 'xor_ln42_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_768 = and i1 %or_ln42_325, i1 %xor_ln42_436" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'and' 'and_ln42_768' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_769 = and i1 %tmp_9320, i1 %select_ln42_435" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'and' 'and_ln42_769' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_326)   --->   "%or_ln42_374 = or i1 %and_ln42_767, i1 %and_ln42_769" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'or' 'or_ln42_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_326)   --->   "%xor_ln42_437 = xor i1 %or_ln42_374, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'xor' 'xor_ln42_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_326)   --->   "%and_ln42_770 = and i1 %tmp_9316, i1 %xor_ln42_437" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'and' 'and_ln42_770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_437)   --->   "%select_ln42_436 = select i1 %and_ln42_768, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'select' 'select_ln42_436' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_326 = or i1 %and_ln42_768, i1 %and_ln42_770" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'or' 'or_ln42_326' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_437 = select i1 %or_ln42_326, i16 %select_ln42_436, i16 %add_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'select' 'select_ln42_437' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_775)   --->   "%select_ln42_438 = select i1 %and_ln42_772, i1 %icmp_ln42_440, i1 %icmp_ln42_441" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'select' 'select_ln42_438' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_776)   --->   "%tmp_9327 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_105, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'bitselect' 'tmp_9327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_776)   --->   "%xor_ln42_501 = xor i1 %tmp_9327, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'xor' 'xor_ln42_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_776)   --->   "%and_ln42_773 = and i1 %icmp_ln42_439, i1 %xor_ln42_501" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'and' 'and_ln42_773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_776)   --->   "%select_ln42_439 = select i1 %and_ln42_772, i1 %and_ln42_773, i1 %icmp_ln42_440" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'select' 'select_ln42_439' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_329)   --->   "%and_ln42_774 = and i1 %and_ln42_772, i1 %icmp_ln42_440" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'and' 'and_ln42_774' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_775)   --->   "%xor_ln42_439 = xor i1 %select_ln42_438, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'xor' 'xor_ln42_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_775)   --->   "%or_ln42_328 = or i1 %tmp_9326, i1 %xor_ln42_439" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'or' 'or_ln42_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_775)   --->   "%xor_ln42_440 = xor i1 %tmp_9322, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'xor' 'xor_ln42_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_775 = and i1 %or_ln42_328, i1 %xor_ln42_440" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'and' 'and_ln42_775' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_776 = and i1 %tmp_9326, i1 %select_ln42_439" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'and' 'and_ln42_776' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_329)   --->   "%or_ln42_375 = or i1 %and_ln42_774, i1 %and_ln42_776" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'or' 'or_ln42_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_329)   --->   "%xor_ln42_441 = xor i1 %or_ln42_375, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'xor' 'xor_ln42_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_329)   --->   "%and_ln42_777 = and i1 %tmp_9322, i1 %xor_ln42_441" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'and' 'and_ln42_777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_441)   --->   "%select_ln42_440 = select i1 %and_ln42_775, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'select' 'select_ln42_440' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 483 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_329 = or i1 %and_ln42_775, i1 %and_ln42_777" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'or' 'or_ln42_329' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 484 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_441 = select i1 %or_ln42_329, i16 %select_ln42_440, i16 %add_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'select' 'select_ln42_441' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_782)   --->   "%select_ln42_442 = select i1 %and_ln42_779, i1 %icmp_ln42_444, i1 %icmp_ln42_445" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'select' 'select_ln42_442' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_783)   --->   "%tmp_9333 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_106, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'bitselect' 'tmp_9333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_783)   --->   "%xor_ln42_502 = xor i1 %tmp_9333, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'xor' 'xor_ln42_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_783)   --->   "%and_ln42_780 = and i1 %icmp_ln42_443, i1 %xor_ln42_502" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'and' 'and_ln42_780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_783)   --->   "%select_ln42_443 = select i1 %and_ln42_779, i1 %and_ln42_780, i1 %icmp_ln42_444" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'select' 'select_ln42_443' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_332)   --->   "%and_ln42_781 = and i1 %and_ln42_779, i1 %icmp_ln42_444" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'and' 'and_ln42_781' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_782)   --->   "%xor_ln42_443 = xor i1 %select_ln42_442, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'xor' 'xor_ln42_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_782)   --->   "%or_ln42_331 = or i1 %tmp_9332, i1 %xor_ln42_443" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'or' 'or_ln42_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_782)   --->   "%xor_ln42_444 = xor i1 %tmp_9328, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'xor' 'xor_ln42_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_782 = and i1 %or_ln42_331, i1 %xor_ln42_444" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'and' 'and_ln42_782' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_783 = and i1 %tmp_9332, i1 %select_ln42_443" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'and' 'and_ln42_783' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_332)   --->   "%or_ln42_376 = or i1 %and_ln42_781, i1 %and_ln42_783" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'or' 'or_ln42_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_332)   --->   "%xor_ln42_445 = xor i1 %or_ln42_376, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'xor' 'xor_ln42_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_332)   --->   "%and_ln42_784 = and i1 %tmp_9328, i1 %xor_ln42_445" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'and' 'and_ln42_784' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_445)   --->   "%select_ln42_444 = select i1 %and_ln42_782, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'select' 'select_ln42_444' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_332 = or i1 %and_ln42_782, i1 %and_ln42_784" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'or' 'or_ln42_332' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_445 = select i1 %or_ln42_332, i16 %select_ln42_444, i16 %add_ln42_106" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'select' 'select_ln42_445' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_789)   --->   "%select_ln42_446 = select i1 %and_ln42_786, i1 %icmp_ln42_448, i1 %icmp_ln42_449" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'select' 'select_ln42_446' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_790)   --->   "%tmp_9339 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_107, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'bitselect' 'tmp_9339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_790)   --->   "%xor_ln42_503 = xor i1 %tmp_9339, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'xor' 'xor_ln42_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_790)   --->   "%and_ln42_787 = and i1 %icmp_ln42_447, i1 %xor_ln42_503" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'and' 'and_ln42_787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_790)   --->   "%select_ln42_447 = select i1 %and_ln42_786, i1 %and_ln42_787, i1 %icmp_ln42_448" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'select' 'select_ln42_447' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_335)   --->   "%and_ln42_788 = and i1 %and_ln42_786, i1 %icmp_ln42_448" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'and' 'and_ln42_788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_789)   --->   "%xor_ln42_447 = xor i1 %select_ln42_446, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'xor' 'xor_ln42_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_789)   --->   "%or_ln42_334 = or i1 %tmp_9338, i1 %xor_ln42_447" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'or' 'or_ln42_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_789)   --->   "%xor_ln42_448 = xor i1 %tmp_9334, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'xor' 'xor_ln42_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_789 = and i1 %or_ln42_334, i1 %xor_ln42_448" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'and' 'and_ln42_789' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 512 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_790 = and i1 %tmp_9338, i1 %select_ln42_447" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'and' 'and_ln42_790' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_335)   --->   "%or_ln42_377 = or i1 %and_ln42_788, i1 %and_ln42_790" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'or' 'or_ln42_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_335)   --->   "%xor_ln42_449 = xor i1 %or_ln42_377, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'xor' 'xor_ln42_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_335)   --->   "%and_ln42_791 = and i1 %tmp_9334, i1 %xor_ln42_449" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'and' 'and_ln42_791' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_449)   --->   "%select_ln42_448 = select i1 %and_ln42_789, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'select' 'select_ln42_448' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_335 = or i1 %and_ln42_789, i1 %and_ln42_791" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'or' 'or_ln42_335' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_449 = select i1 %or_ln42_335, i16 %select_ln42_448, i16 %add_ln42_107" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'select' 'select_ln42_449' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_796)   --->   "%select_ln42_450 = select i1 %and_ln42_793, i1 %icmp_ln42_452, i1 %icmp_ln42_453" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'select' 'select_ln42_450' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_797)   --->   "%tmp_9345 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_108, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'bitselect' 'tmp_9345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_797)   --->   "%xor_ln42_504 = xor i1 %tmp_9345, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'xor' 'xor_ln42_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_797)   --->   "%and_ln42_794 = and i1 %icmp_ln42_451, i1 %xor_ln42_504" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'and' 'and_ln42_794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_797)   --->   "%select_ln42_451 = select i1 %and_ln42_793, i1 %and_ln42_794, i1 %icmp_ln42_452" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'select' 'select_ln42_451' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_338)   --->   "%and_ln42_795 = and i1 %and_ln42_793, i1 %icmp_ln42_452" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'and' 'and_ln42_795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_796)   --->   "%xor_ln42_451 = xor i1 %select_ln42_450, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'xor' 'xor_ln42_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_796)   --->   "%or_ln42_337 = or i1 %tmp_9344, i1 %xor_ln42_451" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'or' 'or_ln42_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_796)   --->   "%xor_ln42_452 = xor i1 %tmp_9340, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'xor' 'xor_ln42_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_796 = and i1 %or_ln42_337, i1 %xor_ln42_452" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'and' 'and_ln42_796' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_797 = and i1 %tmp_9344, i1 %select_ln42_451" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'and' 'and_ln42_797' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_338)   --->   "%or_ln42_378 = or i1 %and_ln42_795, i1 %and_ln42_797" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'or' 'or_ln42_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_338)   --->   "%xor_ln42_453 = xor i1 %or_ln42_378, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'xor' 'xor_ln42_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_338)   --->   "%and_ln42_798 = and i1 %tmp_9340, i1 %xor_ln42_453" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'and' 'and_ln42_798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_453)   --->   "%select_ln42_452 = select i1 %and_ln42_796, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'select' 'select_ln42_452' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_338 = or i1 %and_ln42_796, i1 %and_ln42_798" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'or' 'or_ln42_338' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_453 = select i1 %or_ln42_338, i16 %select_ln42_452, i16 %add_ln42_108" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'select' 'select_ln42_453' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_803)   --->   "%select_ln42_454 = select i1 %and_ln42_800, i1 %icmp_ln42_456, i1 %icmp_ln42_457" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'select' 'select_ln42_454' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_804)   --->   "%tmp_9351 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_109, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'bitselect' 'tmp_9351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_804)   --->   "%xor_ln42_505 = xor i1 %tmp_9351, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'xor' 'xor_ln42_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_804)   --->   "%and_ln42_801 = and i1 %icmp_ln42_455, i1 %xor_ln42_505" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'and' 'and_ln42_801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_804)   --->   "%select_ln42_455 = select i1 %and_ln42_800, i1 %and_ln42_801, i1 %icmp_ln42_456" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'select' 'select_ln42_455' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_341)   --->   "%and_ln42_802 = and i1 %and_ln42_800, i1 %icmp_ln42_456" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'and' 'and_ln42_802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_803)   --->   "%xor_ln42_455 = xor i1 %select_ln42_454, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'xor' 'xor_ln42_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_803)   --->   "%or_ln42_340 = or i1 %tmp_9350, i1 %xor_ln42_455" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'or' 'or_ln42_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_803)   --->   "%xor_ln42_456 = xor i1 %tmp_9346, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'xor' 'xor_ln42_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_803 = and i1 %or_ln42_340, i1 %xor_ln42_456" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'and' 'and_ln42_803' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_804 = and i1 %tmp_9350, i1 %select_ln42_455" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'and' 'and_ln42_804' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_341)   --->   "%or_ln42_379 = or i1 %and_ln42_802, i1 %and_ln42_804" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'or' 'or_ln42_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_341)   --->   "%xor_ln42_457 = xor i1 %or_ln42_379, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'xor' 'xor_ln42_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_341)   --->   "%and_ln42_805 = and i1 %tmp_9346, i1 %xor_ln42_457" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'and' 'and_ln42_805' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_457)   --->   "%select_ln42_456 = select i1 %and_ln42_803, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'select' 'select_ln42_456' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_341 = or i1 %and_ln42_803, i1 %and_ln42_805" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'or' 'or_ln42_341' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_457 = select i1 %or_ln42_341, i16 %select_ln42_456, i16 %add_ln42_109" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'select' 'select_ln42_457' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_810)   --->   "%select_ln42_458 = select i1 %and_ln42_807, i1 %icmp_ln42_460, i1 %icmp_ln42_461" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'select' 'select_ln42_458' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_811)   --->   "%tmp_9357 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_110, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'bitselect' 'tmp_9357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_811)   --->   "%xor_ln42_506 = xor i1 %tmp_9357, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'xor' 'xor_ln42_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_811)   --->   "%and_ln42_808 = and i1 %icmp_ln42_459, i1 %xor_ln42_506" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'and' 'and_ln42_808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_811)   --->   "%select_ln42_459 = select i1 %and_ln42_807, i1 %and_ln42_808, i1 %icmp_ln42_460" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'select' 'select_ln42_459' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_344)   --->   "%and_ln42_809 = and i1 %and_ln42_807, i1 %icmp_ln42_460" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'and' 'and_ln42_809' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_810)   --->   "%xor_ln42_459 = xor i1 %select_ln42_458, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'xor' 'xor_ln42_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_810)   --->   "%or_ln42_343 = or i1 %tmp_9356, i1 %xor_ln42_459" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'or' 'or_ln42_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_810)   --->   "%xor_ln42_460 = xor i1 %tmp_9352, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'xor' 'xor_ln42_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_810 = and i1 %or_ln42_343, i1 %xor_ln42_460" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'and' 'and_ln42_810' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_811 = and i1 %tmp_9356, i1 %select_ln42_459" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'and' 'and_ln42_811' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_344)   --->   "%or_ln42_380 = or i1 %and_ln42_809, i1 %and_ln42_811" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'or' 'or_ln42_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_344)   --->   "%xor_ln42_461 = xor i1 %or_ln42_380, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'xor' 'xor_ln42_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_344)   --->   "%and_ln42_812 = and i1 %tmp_9352, i1 %xor_ln42_461" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'and' 'and_ln42_812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_461)   --->   "%select_ln42_460 = select i1 %and_ln42_810, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'select' 'select_ln42_460' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_344 = or i1 %and_ln42_810, i1 %and_ln42_812" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'or' 'or_ln42_344' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_461 = select i1 %or_ln42_344, i16 %select_ln42_460, i16 %add_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'select' 'select_ln42_461' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_817)   --->   "%select_ln42_462 = select i1 %and_ln42_814, i1 %icmp_ln42_464, i1 %icmp_ln42_465" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'select' 'select_ln42_462' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_818)   --->   "%tmp_9363 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_111, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'bitselect' 'tmp_9363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_818)   --->   "%xor_ln42_507 = xor i1 %tmp_9363, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'xor' 'xor_ln42_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_818)   --->   "%and_ln42_815 = and i1 %icmp_ln42_463, i1 %xor_ln42_507" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'and' 'and_ln42_815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_818)   --->   "%select_ln42_463 = select i1 %and_ln42_814, i1 %and_ln42_815, i1 %icmp_ln42_464" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'select' 'select_ln42_463' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_347)   --->   "%and_ln42_816 = and i1 %and_ln42_814, i1 %icmp_ln42_464" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'and' 'and_ln42_816' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_817)   --->   "%xor_ln42_463 = xor i1 %select_ln42_462, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'xor' 'xor_ln42_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_817)   --->   "%or_ln42_346 = or i1 %tmp_9362, i1 %xor_ln42_463" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'or' 'or_ln42_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_817)   --->   "%xor_ln42_464 = xor i1 %tmp_9358, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'xor' 'xor_ln42_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_817 = and i1 %or_ln42_346, i1 %xor_ln42_464" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 579 'and' 'and_ln42_817' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 580 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_818 = and i1 %tmp_9362, i1 %select_ln42_463" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 580 'and' 'and_ln42_818' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_347)   --->   "%or_ln42_381 = or i1 %and_ln42_816, i1 %and_ln42_818" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 581 'or' 'or_ln42_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_347)   --->   "%xor_ln42_465 = xor i1 %or_ln42_381, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 582 'xor' 'xor_ln42_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_347)   --->   "%and_ln42_819 = and i1 %tmp_9358, i1 %xor_ln42_465" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 583 'and' 'and_ln42_819' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_465)   --->   "%select_ln42_464 = select i1 %and_ln42_817, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 584 'select' 'select_ln42_464' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_347 = or i1 %and_ln42_817, i1 %and_ln42_819" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 585 'or' 'or_ln42_347' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_465 = select i1 %or_ln42_347, i16 %select_ln42_464, i16 %add_ln42_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 586 'select' 'select_ln42_465' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_824)   --->   "%select_ln42_466 = select i1 %and_ln42_821, i1 %icmp_ln42_468, i1 %icmp_ln42_469" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 587 'select' 'select_ln42_466' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_825)   --->   "%tmp_9369 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_112, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 588 'bitselect' 'tmp_9369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_825)   --->   "%xor_ln42_508 = xor i1 %tmp_9369, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 589 'xor' 'xor_ln42_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_825)   --->   "%and_ln42_822 = and i1 %icmp_ln42_467, i1 %xor_ln42_508" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 590 'and' 'and_ln42_822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_825)   --->   "%select_ln42_467 = select i1 %and_ln42_821, i1 %and_ln42_822, i1 %icmp_ln42_468" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 591 'select' 'select_ln42_467' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_350)   --->   "%and_ln42_823 = and i1 %and_ln42_821, i1 %icmp_ln42_468" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 592 'and' 'and_ln42_823' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_824)   --->   "%xor_ln42_467 = xor i1 %select_ln42_466, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 593 'xor' 'xor_ln42_467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_824)   --->   "%or_ln42_349 = or i1 %tmp_9368, i1 %xor_ln42_467" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 594 'or' 'or_ln42_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_824)   --->   "%xor_ln42_468 = xor i1 %tmp_9364, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 595 'xor' 'xor_ln42_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_824 = and i1 %or_ln42_349, i1 %xor_ln42_468" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 596 'and' 'and_ln42_824' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_825 = and i1 %tmp_9368, i1 %select_ln42_467" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 597 'and' 'and_ln42_825' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_350)   --->   "%or_ln42_382 = or i1 %and_ln42_823, i1 %and_ln42_825" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 598 'or' 'or_ln42_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_350)   --->   "%xor_ln42_469 = xor i1 %or_ln42_382, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 599 'xor' 'xor_ln42_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_350)   --->   "%and_ln42_826 = and i1 %tmp_9364, i1 %xor_ln42_469" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 600 'and' 'and_ln42_826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_469)   --->   "%select_ln42_468 = select i1 %and_ln42_824, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 601 'select' 'select_ln42_468' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_350 = or i1 %and_ln42_824, i1 %and_ln42_826" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 602 'or' 'or_ln42_350' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_469 = select i1 %or_ln42_350, i16 %select_ln42_468, i16 %add_ln42_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 603 'select' 'select_ln42_469' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_831)   --->   "%select_ln42_470 = select i1 %and_ln42_828, i1 %icmp_ln42_472, i1 %icmp_ln42_473" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 604 'select' 'select_ln42_470' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_832)   --->   "%tmp_9375 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_113, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 605 'bitselect' 'tmp_9375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_832)   --->   "%xor_ln42_509 = xor i1 %tmp_9375, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 606 'xor' 'xor_ln42_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_832)   --->   "%and_ln42_829 = and i1 %icmp_ln42_471, i1 %xor_ln42_509" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 607 'and' 'and_ln42_829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_832)   --->   "%select_ln42_471 = select i1 %and_ln42_828, i1 %and_ln42_829, i1 %icmp_ln42_472" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 608 'select' 'select_ln42_471' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_353)   --->   "%and_ln42_830 = and i1 %and_ln42_828, i1 %icmp_ln42_472" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 609 'and' 'and_ln42_830' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_831)   --->   "%xor_ln42_471 = xor i1 %select_ln42_470, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 610 'xor' 'xor_ln42_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_831)   --->   "%or_ln42_352 = or i1 %tmp_9374, i1 %xor_ln42_471" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 611 'or' 'or_ln42_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_831)   --->   "%xor_ln42_472 = xor i1 %tmp_9370, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 612 'xor' 'xor_ln42_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_831 = and i1 %or_ln42_352, i1 %xor_ln42_472" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 613 'and' 'and_ln42_831' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_832 = and i1 %tmp_9374, i1 %select_ln42_471" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 614 'and' 'and_ln42_832' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_353)   --->   "%or_ln42_383 = or i1 %and_ln42_830, i1 %and_ln42_832" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 615 'or' 'or_ln42_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_353)   --->   "%xor_ln42_473 = xor i1 %or_ln42_383, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 616 'xor' 'xor_ln42_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_353)   --->   "%and_ln42_833 = and i1 %tmp_9370, i1 %xor_ln42_473" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 617 'and' 'and_ln42_833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_473)   --->   "%select_ln42_472 = select i1 %and_ln42_831, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 618 'select' 'select_ln42_472' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_353 = or i1 %and_ln42_831, i1 %and_ln42_833" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 619 'or' 'or_ln42_353' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_473 = select i1 %or_ln42_353, i16 %select_ln42_472, i16 %add_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 620 'select' 'select_ln42_473' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_838)   --->   "%select_ln42_474 = select i1 %and_ln42_835, i1 %icmp_ln42_476, i1 %icmp_ln42_477" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 621 'select' 'select_ln42_474' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_839)   --->   "%tmp_9381 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_114, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 622 'bitselect' 'tmp_9381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_839)   --->   "%xor_ln42_510 = xor i1 %tmp_9381, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 623 'xor' 'xor_ln42_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_839)   --->   "%and_ln42_836 = and i1 %icmp_ln42_475, i1 %xor_ln42_510" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 624 'and' 'and_ln42_836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_839)   --->   "%select_ln42_475 = select i1 %and_ln42_835, i1 %and_ln42_836, i1 %icmp_ln42_476" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 625 'select' 'select_ln42_475' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_356)   --->   "%and_ln42_837 = and i1 %and_ln42_835, i1 %icmp_ln42_476" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 626 'and' 'and_ln42_837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_838)   --->   "%xor_ln42_475 = xor i1 %select_ln42_474, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 627 'xor' 'xor_ln42_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_838)   --->   "%or_ln42_355 = or i1 %tmp_9380, i1 %xor_ln42_475" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 628 'or' 'or_ln42_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_838)   --->   "%xor_ln42_476 = xor i1 %tmp_9376, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 629 'xor' 'xor_ln42_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_838 = and i1 %or_ln42_355, i1 %xor_ln42_476" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 630 'and' 'and_ln42_838' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_839 = and i1 %tmp_9380, i1 %select_ln42_475" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 631 'and' 'and_ln42_839' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_356)   --->   "%or_ln42_384 = or i1 %and_ln42_837, i1 %and_ln42_839" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 632 'or' 'or_ln42_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_356)   --->   "%xor_ln42_477 = xor i1 %or_ln42_384, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 633 'xor' 'xor_ln42_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_356)   --->   "%and_ln42_840 = and i1 %tmp_9376, i1 %xor_ln42_477" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 634 'and' 'and_ln42_840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_477)   --->   "%select_ln42_476 = select i1 %and_ln42_838, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 635 'select' 'select_ln42_476' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_356 = or i1 %and_ln42_838, i1 %and_ln42_840" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 636 'or' 'or_ln42_356' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_477 = select i1 %or_ln42_356, i16 %select_ln42_476, i16 %add_ln42_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 637 'select' 'select_ln42_477' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_845)   --->   "%select_ln42_478 = select i1 %and_ln42_842, i1 %icmp_ln42_480, i1 %icmp_ln42_481" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 638 'select' 'select_ln42_478' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_846)   --->   "%tmp_9387 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_115, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 639 'bitselect' 'tmp_9387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_846)   --->   "%xor_ln42_511 = xor i1 %tmp_9387, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 640 'xor' 'xor_ln42_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_846)   --->   "%and_ln42_843 = and i1 %icmp_ln42_479, i1 %xor_ln42_511" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 641 'and' 'and_ln42_843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_846)   --->   "%select_ln42_479 = select i1 %and_ln42_842, i1 %and_ln42_843, i1 %icmp_ln42_480" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 642 'select' 'select_ln42_479' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_359)   --->   "%and_ln42_844 = and i1 %and_ln42_842, i1 %icmp_ln42_480" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 643 'and' 'and_ln42_844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_845)   --->   "%xor_ln42_479 = xor i1 %select_ln42_478, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 644 'xor' 'xor_ln42_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_845)   --->   "%or_ln42_358 = or i1 %tmp_9386, i1 %xor_ln42_479" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 645 'or' 'or_ln42_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_845)   --->   "%xor_ln42_480 = xor i1 %tmp_9382, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 646 'xor' 'xor_ln42_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 647 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_845 = and i1 %or_ln42_358, i1 %xor_ln42_480" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 647 'and' 'and_ln42_845' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_846 = and i1 %tmp_9386, i1 %select_ln42_479" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 648 'and' 'and_ln42_846' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_359)   --->   "%or_ln42_385 = or i1 %and_ln42_844, i1 %and_ln42_846" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 649 'or' 'or_ln42_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_359)   --->   "%xor_ln42_481 = xor i1 %or_ln42_385, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 650 'xor' 'xor_ln42_481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_359)   --->   "%and_ln42_847 = and i1 %tmp_9382, i1 %xor_ln42_481" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 651 'and' 'and_ln42_847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_481)   --->   "%select_ln42_480 = select i1 %and_ln42_845, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 652 'select' 'select_ln42_480' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_359 = or i1 %and_ln42_845, i1 %and_ln42_847" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 653 'or' 'or_ln42_359' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 654 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_481 = select i1 %or_ln42_359, i16 %select_ln42_480, i16 %add_ln42_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 654 'select' 'select_ln42_481' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_852)   --->   "%select_ln42_482 = select i1 %and_ln42_849, i1 %icmp_ln42_484, i1 %icmp_ln42_485" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 655 'select' 'select_ln42_482' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_853)   --->   "%tmp_9393 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_116, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 656 'bitselect' 'tmp_9393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_853)   --->   "%xor_ln42_512 = xor i1 %tmp_9393, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 657 'xor' 'xor_ln42_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_853)   --->   "%and_ln42_850 = and i1 %icmp_ln42_483, i1 %xor_ln42_512" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 658 'and' 'and_ln42_850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_853)   --->   "%select_ln42_483 = select i1 %and_ln42_849, i1 %and_ln42_850, i1 %icmp_ln42_484" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 659 'select' 'select_ln42_483' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_362)   --->   "%and_ln42_851 = and i1 %and_ln42_849, i1 %icmp_ln42_484" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 660 'and' 'and_ln42_851' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_852)   --->   "%xor_ln42_483 = xor i1 %select_ln42_482, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 661 'xor' 'xor_ln42_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_852)   --->   "%or_ln42_361 = or i1 %tmp_9392, i1 %xor_ln42_483" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 662 'or' 'or_ln42_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_852)   --->   "%xor_ln42_484 = xor i1 %tmp_9388, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 663 'xor' 'xor_ln42_484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 664 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_852 = and i1 %or_ln42_361, i1 %xor_ln42_484" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 664 'and' 'and_ln42_852' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_853 = and i1 %tmp_9392, i1 %select_ln42_483" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 665 'and' 'and_ln42_853' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_362)   --->   "%or_ln42_386 = or i1 %and_ln42_851, i1 %and_ln42_853" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 666 'or' 'or_ln42_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_362)   --->   "%xor_ln42_485 = xor i1 %or_ln42_386, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 667 'xor' 'xor_ln42_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_362)   --->   "%and_ln42_854 = and i1 %tmp_9388, i1 %xor_ln42_485" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 668 'and' 'and_ln42_854' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_485)   --->   "%select_ln42_484 = select i1 %and_ln42_852, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 669 'select' 'select_ln42_484' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 670 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_362 = or i1 %and_ln42_852, i1 %and_ln42_854" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 670 'or' 'or_ln42_362' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_485 = select i1 %or_ln42_362, i16 %select_ln42_484, i16 %add_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 671 'select' 'select_ln42_485' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_859)   --->   "%select_ln42_486 = select i1 %and_ln42_856, i1 %icmp_ln42_488, i1 %icmp_ln42_489" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 672 'select' 'select_ln42_486' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_860)   --->   "%tmp_9399 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_117, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 673 'bitselect' 'tmp_9399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_860)   --->   "%xor_ln42_513 = xor i1 %tmp_9399, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 674 'xor' 'xor_ln42_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_860)   --->   "%and_ln42_857 = and i1 %icmp_ln42_487, i1 %xor_ln42_513" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 675 'and' 'and_ln42_857' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_860)   --->   "%select_ln42_487 = select i1 %and_ln42_856, i1 %and_ln42_857, i1 %icmp_ln42_488" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 676 'select' 'select_ln42_487' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_365)   --->   "%and_ln42_858 = and i1 %and_ln42_856, i1 %icmp_ln42_488" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 677 'and' 'and_ln42_858' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_859)   --->   "%xor_ln42_487 = xor i1 %select_ln42_486, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 678 'xor' 'xor_ln42_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_859)   --->   "%or_ln42_364 = or i1 %tmp_9398, i1 %xor_ln42_487" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 679 'or' 'or_ln42_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_859)   --->   "%xor_ln42_488 = xor i1 %tmp_9394, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 680 'xor' 'xor_ln42_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_859 = and i1 %or_ln42_364, i1 %xor_ln42_488" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 681 'and' 'and_ln42_859' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 682 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_860 = and i1 %tmp_9398, i1 %select_ln42_487" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 682 'and' 'and_ln42_860' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_365)   --->   "%or_ln42_387 = or i1 %and_ln42_858, i1 %and_ln42_860" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 683 'or' 'or_ln42_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_365)   --->   "%xor_ln42_489 = xor i1 %or_ln42_387, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 684 'xor' 'xor_ln42_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_365)   --->   "%and_ln42_861 = and i1 %tmp_9394, i1 %xor_ln42_489" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 685 'and' 'and_ln42_861' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_489)   --->   "%select_ln42_488 = select i1 %and_ln42_859, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 686 'select' 'select_ln42_488' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 687 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_365 = or i1 %and_ln42_859, i1 %and_ln42_861" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 687 'or' 'or_ln42_365' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 688 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_489 = select i1 %or_ln42_365, i16 %select_ln42_488, i16 %add_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 688 'select' 'select_ln42_489' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_866)   --->   "%select_ln42_490 = select i1 %and_ln42_863, i1 %icmp_ln42_492, i1 %icmp_ln42_493" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 689 'select' 'select_ln42_490' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_867)   --->   "%tmp_9405 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_118, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 690 'bitselect' 'tmp_9405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_867)   --->   "%xor_ln42_514 = xor i1 %tmp_9405, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 691 'xor' 'xor_ln42_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_867)   --->   "%and_ln42_864 = and i1 %icmp_ln42_491, i1 %xor_ln42_514" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 692 'and' 'and_ln42_864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_867)   --->   "%select_ln42_491 = select i1 %and_ln42_863, i1 %and_ln42_864, i1 %icmp_ln42_492" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 693 'select' 'select_ln42_491' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_368)   --->   "%and_ln42_865 = and i1 %and_ln42_863, i1 %icmp_ln42_492" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 694 'and' 'and_ln42_865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_866)   --->   "%xor_ln42_491 = xor i1 %select_ln42_490, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 695 'xor' 'xor_ln42_491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_866)   --->   "%or_ln42_367 = or i1 %tmp_9404, i1 %xor_ln42_491" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 696 'or' 'or_ln42_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_866)   --->   "%xor_ln42_492 = xor i1 %tmp_9400, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 697 'xor' 'xor_ln42_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_866 = and i1 %or_ln42_367, i1 %xor_ln42_492" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 698 'and' 'and_ln42_866' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_867 = and i1 %tmp_9404, i1 %select_ln42_491" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 699 'and' 'and_ln42_867' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_368)   --->   "%or_ln42_388 = or i1 %and_ln42_865, i1 %and_ln42_867" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 700 'or' 'or_ln42_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_368)   --->   "%xor_ln42_493 = xor i1 %or_ln42_388, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 701 'xor' 'xor_ln42_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_368)   --->   "%and_ln42_868 = and i1 %tmp_9400, i1 %xor_ln42_493" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 702 'and' 'and_ln42_868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_493)   --->   "%select_ln42_492 = select i1 %and_ln42_866, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 703 'select' 'select_ln42_492' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 704 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_368 = or i1 %and_ln42_866, i1 %and_ln42_868" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 704 'or' 'or_ln42_368' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_493 = select i1 %or_ln42_368, i16 %select_ln42_492, i16 %add_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 705 'select' 'select_ln42_493' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_873)   --->   "%select_ln42_494 = select i1 %and_ln42_870, i1 %icmp_ln42_496, i1 %icmp_ln42_497" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 706 'select' 'select_ln42_494' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_874)   --->   "%tmp_9411 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_119, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 707 'bitselect' 'tmp_9411' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_874)   --->   "%xor_ln42_515 = xor i1 %tmp_9411, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 708 'xor' 'xor_ln42_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_874)   --->   "%and_ln42_871 = and i1 %icmp_ln42_495, i1 %xor_ln42_515" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 709 'and' 'and_ln42_871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_874)   --->   "%select_ln42_495 = select i1 %and_ln42_870, i1 %and_ln42_871, i1 %icmp_ln42_496" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 710 'select' 'select_ln42_495' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_371)   --->   "%and_ln42_872 = and i1 %and_ln42_870, i1 %icmp_ln42_496" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 711 'and' 'and_ln42_872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_873)   --->   "%xor_ln42_495 = xor i1 %select_ln42_494, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 712 'xor' 'xor_ln42_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_873)   --->   "%or_ln42_370 = or i1 %tmp_9410, i1 %xor_ln42_495" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 713 'or' 'or_ln42_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_873)   --->   "%xor_ln42_496 = xor i1 %tmp_9406, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 714 'xor' 'xor_ln42_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 715 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_873 = and i1 %or_ln42_370, i1 %xor_ln42_496" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 715 'and' 'and_ln42_873' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 716 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_874 = and i1 %tmp_9410, i1 %select_ln42_495" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 716 'and' 'and_ln42_874' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_371)   --->   "%or_ln42_389 = or i1 %and_ln42_872, i1 %and_ln42_874" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 717 'or' 'or_ln42_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_371)   --->   "%xor_ln42_497 = xor i1 %or_ln42_389, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 718 'xor' 'xor_ln42_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_371)   --->   "%and_ln42_875 = and i1 %tmp_9406, i1 %xor_ln42_497" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 719 'and' 'and_ln42_875' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_497)   --->   "%select_ln42_496 = select i1 %and_ln42_873, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 720 'select' 'select_ln42_496' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 721 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_371 = or i1 %and_ln42_873, i1 %and_ln42_875" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 721 'or' 'or_ln42_371' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 722 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_497 = select i1 %or_ln42_371, i16 %select_ln42_496, i16 %add_ln42_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 722 'select' 'select_ln42_497' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i16 %select_ln42_429" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 723 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln58_139 = sext i16 %select_ln42_453" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 724 'sext' 'sext_ln58_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 725 [1/1] (0.78ns)   --->   "%add_ln58_84 = add i16 %select_ln42_453, i16 %select_ln42_429" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 725 'add' 'add_ln58_84' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.78ns)   --->   "%add_ln58 = add i17 %sext_ln58_139, i17 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 726 'add' 'add_ln58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_9412 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 727 'bitselect' 'tmp_9412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_9413 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_84, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 728 'bitselect' 'tmp_9413' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_212)   --->   "%xor_ln58 = xor i1 %tmp_9412, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 729 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_212)   --->   "%and_ln58 = and i1 %tmp_9413, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 730 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_211)   --->   "%xor_ln58_283 = xor i1 %tmp_9413, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 731 'xor' 'xor_ln58_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_211)   --->   "%and_ln58_139 = and i1 %tmp_9412, i1 %xor_ln58_283" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 732 'and' 'and_ln58_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.12ns)   --->   "%xor_ln58_284 = xor i1 %tmp_9412, i1 %tmp_9413" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 733 'xor' 'xor_ln58_284' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_212)   --->   "%xor_ln58_285 = xor i1 %xor_ln58_284, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 734 'xor' 'xor_ln58_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_212)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_285" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 735 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_212)   --->   "%select_ln58 = select i1 %xor_ln58_284, i16 32767, i16 %add_ln58_84" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 736 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_211 = select i1 %and_ln58_139, i16 32768, i16 %add_ln58_84" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 737 'select' 'select_ln58_211' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 738 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_212 = select i1 %or_ln58, i16 %select_ln58, i16 %select_ln58_211" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 738 'select' 'select_ln58_212' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln58_140 = sext i16 %select_ln42_433" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 739 'sext' 'sext_ln58_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln58_141 = sext i16 %select_ln42_457" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 740 'sext' 'sext_ln58_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 741 [1/1] (0.78ns)   --->   "%add_ln58_85 = add i16 %select_ln42_457, i16 %select_ln42_433" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 741 'add' 'add_ln58_85' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 742 [1/1] (0.78ns)   --->   "%add_ln58_67 = add i17 %sext_ln58_141, i17 %sext_ln58_140" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 742 'add' 'add_ln58_67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_9414 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_67, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 743 'bitselect' 'tmp_9414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_9415 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_85, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 744 'bitselect' 'tmp_9415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_215)   --->   "%xor_ln58_286 = xor i1 %tmp_9414, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 745 'xor' 'xor_ln58_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_215)   --->   "%and_ln58_140 = and i1 %tmp_9415, i1 %xor_ln58_286" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 746 'and' 'and_ln58_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_214)   --->   "%xor_ln58_287 = xor i1 %tmp_9415, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 747 'xor' 'xor_ln58_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_214)   --->   "%and_ln58_141 = and i1 %tmp_9414, i1 %xor_ln58_287" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 748 'and' 'and_ln58_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 749 [1/1] (0.12ns)   --->   "%xor_ln58_288 = xor i1 %tmp_9414, i1 %tmp_9415" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 749 'xor' 'xor_ln58_288' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_215)   --->   "%xor_ln58_289 = xor i1 %xor_ln58_288, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 750 'xor' 'xor_ln58_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_215)   --->   "%or_ln58_67 = or i1 %and_ln58_140, i1 %xor_ln58_289" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 751 'or' 'or_ln58_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_215)   --->   "%select_ln58_213 = select i1 %xor_ln58_288, i16 32767, i16 %add_ln58_85" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 752 'select' 'select_ln58_213' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_214 = select i1 %and_ln58_141, i16 32768, i16 %add_ln58_85" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 753 'select' 'select_ln58_214' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 754 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_215 = select i1 %or_ln58_67, i16 %select_ln58_213, i16 %select_ln58_214" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 754 'select' 'select_ln58_215' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln58_142 = sext i16 %select_ln42_437" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 755 'sext' 'sext_ln58_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln58_143 = sext i16 %select_ln42_461" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 756 'sext' 'sext_ln58_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.78ns)   --->   "%add_ln58_86 = add i16 %select_ln42_461, i16 %select_ln42_437" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 757 'add' 'add_ln58_86' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 758 [1/1] (0.78ns)   --->   "%add_ln58_68 = add i17 %sext_ln58_143, i17 %sext_ln58_142" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 758 'add' 'add_ln58_68' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_9416 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_68, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 759 'bitselect' 'tmp_9416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_9417 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_86, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 760 'bitselect' 'tmp_9417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_218)   --->   "%xor_ln58_290 = xor i1 %tmp_9416, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 761 'xor' 'xor_ln58_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_218)   --->   "%and_ln58_142 = and i1 %tmp_9417, i1 %xor_ln58_290" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 762 'and' 'and_ln58_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_217)   --->   "%xor_ln58_291 = xor i1 %tmp_9417, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 763 'xor' 'xor_ln58_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_217)   --->   "%and_ln58_143 = and i1 %tmp_9416, i1 %xor_ln58_291" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 764 'and' 'and_ln58_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.12ns)   --->   "%xor_ln58_292 = xor i1 %tmp_9416, i1 %tmp_9417" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 765 'xor' 'xor_ln58_292' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_218)   --->   "%xor_ln58_293 = xor i1 %xor_ln58_292, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 766 'xor' 'xor_ln58_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_218)   --->   "%or_ln58_68 = or i1 %and_ln58_142, i1 %xor_ln58_293" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 767 'or' 'or_ln58_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_218)   --->   "%select_ln58_216 = select i1 %xor_ln58_292, i16 32767, i16 %add_ln58_86" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 768 'select' 'select_ln58_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 769 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_217 = select i1 %and_ln58_143, i16 32768, i16 %add_ln58_86" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 769 'select' 'select_ln58_217' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 770 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_218 = select i1 %or_ln58_68, i16 %select_ln58_216, i16 %select_ln58_217" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 770 'select' 'select_ln58_218' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln58_144 = sext i16 %select_ln42_441" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 771 'sext' 'sext_ln58_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln58_145 = sext i16 %select_ln42_465" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 772 'sext' 'sext_ln58_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (0.78ns)   --->   "%add_ln58_87 = add i16 %select_ln42_465, i16 %select_ln42_441" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 773 'add' 'add_ln58_87' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.78ns)   --->   "%add_ln58_69 = add i17 %sext_ln58_145, i17 %sext_ln58_144" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 774 'add' 'add_ln58_69' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_9418 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_69, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 775 'bitselect' 'tmp_9418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_9419 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_87, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 776 'bitselect' 'tmp_9419' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_221)   --->   "%xor_ln58_294 = xor i1 %tmp_9418, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 777 'xor' 'xor_ln58_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_221)   --->   "%and_ln58_144 = and i1 %tmp_9419, i1 %xor_ln58_294" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 778 'and' 'and_ln58_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_220)   --->   "%xor_ln58_295 = xor i1 %tmp_9419, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 779 'xor' 'xor_ln58_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_220)   --->   "%and_ln58_145 = and i1 %tmp_9418, i1 %xor_ln58_295" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 780 'and' 'and_ln58_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.12ns)   --->   "%xor_ln58_296 = xor i1 %tmp_9418, i1 %tmp_9419" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 781 'xor' 'xor_ln58_296' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_221)   --->   "%xor_ln58_297 = xor i1 %xor_ln58_296, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 782 'xor' 'xor_ln58_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_221)   --->   "%or_ln58_69 = or i1 %and_ln58_144, i1 %xor_ln58_297" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 783 'or' 'or_ln58_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_221)   --->   "%select_ln58_219 = select i1 %xor_ln58_296, i16 32767, i16 %add_ln58_87" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 784 'select' 'select_ln58_219' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 785 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_220 = select i1 %and_ln58_145, i16 32768, i16 %add_ln58_87" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 785 'select' 'select_ln58_220' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 786 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_221 = select i1 %or_ln58_69, i16 %select_ln58_219, i16 %select_ln58_220" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 786 'select' 'select_ln58_221' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln58_146 = sext i16 %select_ln42_445" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 787 'sext' 'sext_ln58_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln58_147 = sext i16 %select_ln42_469" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 788 'sext' 'sext_ln58_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.78ns)   --->   "%add_ln58_88 = add i16 %select_ln42_469, i16 %select_ln42_445" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 789 'add' 'add_ln58_88' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 790 [1/1] (0.78ns)   --->   "%add_ln58_70 = add i17 %sext_ln58_147, i17 %sext_ln58_146" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 790 'add' 'add_ln58_70' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_9420 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_70, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 791 'bitselect' 'tmp_9420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_9421 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_88, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 792 'bitselect' 'tmp_9421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_224)   --->   "%xor_ln58_298 = xor i1 %tmp_9420, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 793 'xor' 'xor_ln58_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_224)   --->   "%and_ln58_146 = and i1 %tmp_9421, i1 %xor_ln58_298" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 794 'and' 'and_ln58_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_223)   --->   "%xor_ln58_299 = xor i1 %tmp_9421, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 795 'xor' 'xor_ln58_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_223)   --->   "%and_ln58_147 = and i1 %tmp_9420, i1 %xor_ln58_299" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 796 'and' 'and_ln58_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 797 [1/1] (0.12ns)   --->   "%xor_ln58_300 = xor i1 %tmp_9420, i1 %tmp_9421" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 797 'xor' 'xor_ln58_300' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_224)   --->   "%xor_ln58_301 = xor i1 %xor_ln58_300, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 798 'xor' 'xor_ln58_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_224)   --->   "%or_ln58_70 = or i1 %and_ln58_146, i1 %xor_ln58_301" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 799 'or' 'or_ln58_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_224)   --->   "%select_ln58_222 = select i1 %xor_ln58_300, i16 32767, i16 %add_ln58_88" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 800 'select' 'select_ln58_222' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 801 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_223 = select i1 %and_ln58_147, i16 32768, i16 %add_ln58_88" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 801 'select' 'select_ln58_223' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 802 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_224 = select i1 %or_ln58_70, i16 %select_ln58_222, i16 %select_ln58_223" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 802 'select' 'select_ln58_224' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln58_148 = sext i16 %select_ln42_449" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 803 'sext' 'sext_ln58_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln58_149 = sext i16 %select_ln42_473" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 804 'sext' 'sext_ln58_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 805 [1/1] (0.78ns)   --->   "%add_ln58_89 = add i16 %select_ln42_473, i16 %select_ln42_449" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 805 'add' 'add_ln58_89' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (0.78ns)   --->   "%add_ln58_71 = add i17 %sext_ln58_149, i17 %sext_ln58_148" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 806 'add' 'add_ln58_71' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_9422 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_71, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 807 'bitselect' 'tmp_9422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_9423 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_89, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 808 'bitselect' 'tmp_9423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_227)   --->   "%xor_ln58_302 = xor i1 %tmp_9422, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 809 'xor' 'xor_ln58_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_227)   --->   "%and_ln58_148 = and i1 %tmp_9423, i1 %xor_ln58_302" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 810 'and' 'and_ln58_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_226)   --->   "%xor_ln58_303 = xor i1 %tmp_9423, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 811 'xor' 'xor_ln58_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_226)   --->   "%and_ln58_149 = and i1 %tmp_9422, i1 %xor_ln58_303" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 812 'and' 'and_ln58_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 813 [1/1] (0.12ns)   --->   "%xor_ln58_304 = xor i1 %tmp_9422, i1 %tmp_9423" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 813 'xor' 'xor_ln58_304' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_227)   --->   "%xor_ln58_305 = xor i1 %xor_ln58_304, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 814 'xor' 'xor_ln58_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_227)   --->   "%or_ln58_71 = or i1 %and_ln58_148, i1 %xor_ln58_305" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 815 'or' 'or_ln58_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_227)   --->   "%select_ln58_225 = select i1 %xor_ln58_304, i16 32767, i16 %add_ln58_89" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 816 'select' 'select_ln58_225' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 817 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_226 = select i1 %and_ln58_149, i16 32768, i16 %add_ln58_89" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 817 'select' 'select_ln58_226' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_227 = select i1 %or_ln58_71, i16 %select_ln58_225, i16 %select_ln58_226" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 818 'select' 'select_ln58_227' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln58_150 = sext i16 %select_ln58_212" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 819 'sext' 'sext_ln58_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln58_151 = sext i16 %select_ln42_477" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 820 'sext' 'sext_ln58_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [1/1] (0.78ns)   --->   "%add_ln58_90 = add i16 %select_ln42_477, i16 %select_ln58_212" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 821 'add' 'add_ln58_90' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 822 [1/1] (0.78ns)   --->   "%add_ln58_72 = add i17 %sext_ln58_151, i17 %sext_ln58_150" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 822 'add' 'add_ln58_72' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 823 [1/1] (0.00ns)   --->   "%tmp_9424 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_72, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 823 'bitselect' 'tmp_9424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_9425 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_90, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 824 'bitselect' 'tmp_9425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_230)   --->   "%xor_ln58_306 = xor i1 %tmp_9424, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 825 'xor' 'xor_ln58_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_230)   --->   "%and_ln58_150 = and i1 %tmp_9425, i1 %xor_ln58_306" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 826 'and' 'and_ln58_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_229)   --->   "%xor_ln58_307 = xor i1 %tmp_9425, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 827 'xor' 'xor_ln58_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_229)   --->   "%and_ln58_151 = and i1 %tmp_9424, i1 %xor_ln58_307" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 828 'and' 'and_ln58_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 829 [1/1] (0.12ns)   --->   "%xor_ln58_308 = xor i1 %tmp_9424, i1 %tmp_9425" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 829 'xor' 'xor_ln58_308' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_230)   --->   "%xor_ln58_309 = xor i1 %xor_ln58_308, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 830 'xor' 'xor_ln58_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_230)   --->   "%or_ln58_72 = or i1 %and_ln58_150, i1 %xor_ln58_309" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 831 'or' 'or_ln58_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_230)   --->   "%select_ln58_228 = select i1 %xor_ln58_308, i16 32767, i16 %add_ln58_90" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 832 'select' 'select_ln58_228' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_229 = select i1 %and_ln58_151, i16 32768, i16 %add_ln58_90" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 833 'select' 'select_ln58_229' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 834 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_230 = select i1 %or_ln58_72, i16 %select_ln58_228, i16 %select_ln58_229" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 834 'select' 'select_ln58_230' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln58_152 = sext i16 %select_ln58_215" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 835 'sext' 'sext_ln58_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln58_153 = sext i16 %select_ln42_481" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 836 'sext' 'sext_ln58_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 837 [1/1] (0.78ns)   --->   "%add_ln58_91 = add i16 %select_ln42_481, i16 %select_ln58_215" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 837 'add' 'add_ln58_91' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 838 [1/1] (0.78ns)   --->   "%add_ln58_73 = add i17 %sext_ln58_153, i17 %sext_ln58_152" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 838 'add' 'add_ln58_73' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns)   --->   "%tmp_9426 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_73, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 839 'bitselect' 'tmp_9426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_9427 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_91, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 840 'bitselect' 'tmp_9427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_233)   --->   "%xor_ln58_310 = xor i1 %tmp_9426, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 841 'xor' 'xor_ln58_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_233)   --->   "%and_ln58_152 = and i1 %tmp_9427, i1 %xor_ln58_310" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 842 'and' 'and_ln58_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_232)   --->   "%xor_ln58_311 = xor i1 %tmp_9427, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 843 'xor' 'xor_ln58_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_232)   --->   "%and_ln58_153 = and i1 %tmp_9426, i1 %xor_ln58_311" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 844 'and' 'and_ln58_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 845 [1/1] (0.12ns)   --->   "%xor_ln58_312 = xor i1 %tmp_9426, i1 %tmp_9427" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 845 'xor' 'xor_ln58_312' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_233)   --->   "%xor_ln58_313 = xor i1 %xor_ln58_312, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 846 'xor' 'xor_ln58_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_233)   --->   "%or_ln58_73 = or i1 %and_ln58_152, i1 %xor_ln58_313" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 847 'or' 'or_ln58_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_233)   --->   "%select_ln58_231 = select i1 %xor_ln58_312, i16 32767, i16 %add_ln58_91" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 848 'select' 'select_ln58_231' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 849 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_232 = select i1 %and_ln58_153, i16 32768, i16 %add_ln58_91" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 849 'select' 'select_ln58_232' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 850 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_233 = select i1 %or_ln58_73, i16 %select_ln58_231, i16 %select_ln58_232" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 850 'select' 'select_ln58_233' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln58_154 = sext i16 %select_ln58_218" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 851 'sext' 'sext_ln58_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln58_155 = sext i16 %select_ln42_485" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 852 'sext' 'sext_ln58_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 853 [1/1] (0.78ns)   --->   "%add_ln58_92 = add i16 %select_ln42_485, i16 %select_ln58_218" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 853 'add' 'add_ln58_92' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 854 [1/1] (0.78ns)   --->   "%add_ln58_74 = add i17 %sext_ln58_155, i17 %sext_ln58_154" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 854 'add' 'add_ln58_74' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_9428 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_74, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 855 'bitselect' 'tmp_9428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_9429 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_92, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 856 'bitselect' 'tmp_9429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_236)   --->   "%xor_ln58_314 = xor i1 %tmp_9428, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 857 'xor' 'xor_ln58_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_236)   --->   "%and_ln58_154 = and i1 %tmp_9429, i1 %xor_ln58_314" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 858 'and' 'and_ln58_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_235)   --->   "%xor_ln58_315 = xor i1 %tmp_9429, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 859 'xor' 'xor_ln58_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_235)   --->   "%and_ln58_155 = and i1 %tmp_9428, i1 %xor_ln58_315" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 860 'and' 'and_ln58_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.12ns)   --->   "%xor_ln58_316 = xor i1 %tmp_9428, i1 %tmp_9429" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 861 'xor' 'xor_ln58_316' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_236)   --->   "%xor_ln58_317 = xor i1 %xor_ln58_316, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 862 'xor' 'xor_ln58_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_236)   --->   "%or_ln58_74 = or i1 %and_ln58_154, i1 %xor_ln58_317" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 863 'or' 'or_ln58_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_236)   --->   "%select_ln58_234 = select i1 %xor_ln58_316, i16 32767, i16 %add_ln58_92" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 864 'select' 'select_ln58_234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 865 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_235 = select i1 %and_ln58_155, i16 32768, i16 %add_ln58_92" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 865 'select' 'select_ln58_235' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_236 = select i1 %or_ln58_74, i16 %select_ln58_234, i16 %select_ln58_235" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 866 'select' 'select_ln58_236' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln58_156 = sext i16 %select_ln58_221" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 867 'sext' 'sext_ln58_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln58_157 = sext i16 %select_ln42_489" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 868 'sext' 'sext_ln58_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 869 [1/1] (0.78ns)   --->   "%add_ln58_93 = add i16 %select_ln42_489, i16 %select_ln58_221" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 869 'add' 'add_ln58_93' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 870 [1/1] (0.78ns)   --->   "%add_ln58_75 = add i17 %sext_ln58_157, i17 %sext_ln58_156" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 870 'add' 'add_ln58_75' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_9430 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_75, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 871 'bitselect' 'tmp_9430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 872 [1/1] (0.00ns)   --->   "%tmp_9431 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_93, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 872 'bitselect' 'tmp_9431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_239)   --->   "%xor_ln58_318 = xor i1 %tmp_9430, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 873 'xor' 'xor_ln58_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_239)   --->   "%and_ln58_156 = and i1 %tmp_9431, i1 %xor_ln58_318" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 874 'and' 'and_ln58_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_238)   --->   "%xor_ln58_319 = xor i1 %tmp_9431, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 875 'xor' 'xor_ln58_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_238)   --->   "%and_ln58_157 = and i1 %tmp_9430, i1 %xor_ln58_319" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 876 'and' 'and_ln58_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 877 [1/1] (0.12ns)   --->   "%xor_ln58_320 = xor i1 %tmp_9430, i1 %tmp_9431" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 877 'xor' 'xor_ln58_320' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_239)   --->   "%xor_ln58_321 = xor i1 %xor_ln58_320, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 878 'xor' 'xor_ln58_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_239)   --->   "%or_ln58_75 = or i1 %and_ln58_156, i1 %xor_ln58_321" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 879 'or' 'or_ln58_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_239)   --->   "%select_ln58_237 = select i1 %xor_ln58_320, i16 32767, i16 %add_ln58_93" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 880 'select' 'select_ln58_237' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 881 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_238 = select i1 %and_ln58_157, i16 32768, i16 %add_ln58_93" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 881 'select' 'select_ln58_238' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 882 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_239 = select i1 %or_ln58_75, i16 %select_ln58_237, i16 %select_ln58_238" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 882 'select' 'select_ln58_239' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln58_158 = sext i16 %select_ln58_224" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 883 'sext' 'sext_ln58_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln58_159 = sext i16 %select_ln42_493" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 884 'sext' 'sext_ln58_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 885 [1/1] (0.78ns)   --->   "%add_ln58_94 = add i16 %select_ln42_493, i16 %select_ln58_224" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 885 'add' 'add_ln58_94' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 886 [1/1] (0.78ns)   --->   "%add_ln58_76 = add i17 %sext_ln58_159, i17 %sext_ln58_158" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 886 'add' 'add_ln58_76' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_9432 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_76, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 887 'bitselect' 'tmp_9432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 888 [1/1] (0.00ns)   --->   "%tmp_9433 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_94, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 888 'bitselect' 'tmp_9433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_242)   --->   "%xor_ln58_322 = xor i1 %tmp_9432, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 889 'xor' 'xor_ln58_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_242)   --->   "%and_ln58_158 = and i1 %tmp_9433, i1 %xor_ln58_322" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 890 'and' 'and_ln58_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_241)   --->   "%xor_ln58_323 = xor i1 %tmp_9433, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 891 'xor' 'xor_ln58_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_241)   --->   "%and_ln58_159 = and i1 %tmp_9432, i1 %xor_ln58_323" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 892 'and' 'and_ln58_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.12ns)   --->   "%xor_ln58_324 = xor i1 %tmp_9432, i1 %tmp_9433" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 893 'xor' 'xor_ln58_324' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_242)   --->   "%xor_ln58_325 = xor i1 %xor_ln58_324, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 894 'xor' 'xor_ln58_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_242)   --->   "%or_ln58_76 = or i1 %and_ln58_158, i1 %xor_ln58_325" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 895 'or' 'or_ln58_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_242)   --->   "%select_ln58_240 = select i1 %xor_ln58_324, i16 32767, i16 %add_ln58_94" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 896 'select' 'select_ln58_240' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 897 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_241 = select i1 %and_ln58_159, i16 32768, i16 %add_ln58_94" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 897 'select' 'select_ln58_241' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_242 = select i1 %or_ln58_76, i16 %select_ln58_240, i16 %select_ln58_241" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 898 'select' 'select_ln58_242' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln58_160 = sext i16 %select_ln58_227" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 899 'sext' 'sext_ln58_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln58_161 = sext i16 %select_ln42_497" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 900 'sext' 'sext_ln58_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 901 [1/1] (0.78ns)   --->   "%add_ln58_95 = add i16 %select_ln42_497, i16 %select_ln58_227" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 901 'add' 'add_ln58_95' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.78ns)   --->   "%add_ln58_77 = add i17 %sext_ln58_161, i17 %sext_ln58_160" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 902 'add' 'add_ln58_77' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_9434 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_77, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 903 'bitselect' 'tmp_9434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_9435 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_95, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 904 'bitselect' 'tmp_9435' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_245)   --->   "%xor_ln58_326 = xor i1 %tmp_9434, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 905 'xor' 'xor_ln58_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_245)   --->   "%and_ln58_160 = and i1 %tmp_9435, i1 %xor_ln58_326" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 906 'and' 'and_ln58_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_244)   --->   "%xor_ln58_327 = xor i1 %tmp_9435, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 907 'xor' 'xor_ln58_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_244)   --->   "%and_ln58_161 = and i1 %tmp_9434, i1 %xor_ln58_327" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 908 'and' 'and_ln58_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 909 [1/1] (0.12ns)   --->   "%xor_ln58_328 = xor i1 %tmp_9434, i1 %tmp_9435" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 909 'xor' 'xor_ln58_328' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_245)   --->   "%xor_ln58_329 = xor i1 %xor_ln58_328, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 910 'xor' 'xor_ln58_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_245)   --->   "%or_ln58_77 = or i1 %and_ln58_160, i1 %xor_ln58_329" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 911 'or' 'or_ln58_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_245)   --->   "%select_ln58_243 = select i1 %xor_ln58_328, i16 32767, i16 %add_ln58_95" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 912 'select' 'select_ln58_243' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 913 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_244 = select i1 %and_ln58_161, i16 32768, i16 %add_ln58_95" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 913 'select' 'select_ln58_244' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 914 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_245 = select i1 %or_ln58_77, i16 %select_ln58_243, i16 %select_ln58_244" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 914 'select' 'select_ln58_245' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 915 [1/1] (0.00ns)   --->   "%mrv = insertvalue i96 <undef>, i16 %select_ln58_230" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 915 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 916 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i96 %mrv, i16 %select_ln58_233" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 916 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 917 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i96 %mrv_1, i16 %select_ln58_236" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 917 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 918 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i96 %mrv_2, i16 %select_ln58_239" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 918 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 919 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i96 %mrv_3, i16 %select_ln58_242" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 919 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 920 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i96 %mrv_4, i16 %select_ln58_245" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 920 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 921 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i96 %mrv_5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 921 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.113ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [31]  (0.000 ns)
	'sparsemux' operation 16 bit ('a') [59]  (0.551 ns)
	'mul' operation 32 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [62]  (1.940 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [68]  (0.715 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [70]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [71]  (0.000 ns)
	'add' operation 16 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [73]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [75]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_751', firmware/nnet_utils/nnet_dense_latency.h:42) [76]  (0.122 ns)

 <State 2>: 3.185ns
The critical path consists of the following:
	'select' operation 1 bit ('select_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [82]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_427', firmware/nnet_utils/nnet_dense_latency.h:42) [88]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_319', firmware/nnet_utils/nnet_dense_latency.h:42) [89]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_754', firmware/nnet_utils/nnet_dense_latency.h:42) [91]  (0.278 ns)
	'or' operation 1 bit ('or_ln42_320', firmware/nnet_utils/nnet_dense_latency.h:42) [97]  (0.122 ns)
	'select' operation 16 bit ('select_ln42_429', firmware/nnet_utils/nnet_dense_latency.h:42) [98]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_84', firmware/nnet_utils/nnet_dense_latency.h:58) [751]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_211', firmware/nnet_utils/nnet_dense_latency.h:58) [763]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_212', firmware/nnet_utils/nnet_dense_latency.h:58) [764]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_90', firmware/nnet_utils/nnet_dense_latency.h:58) [847]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_229', firmware/nnet_utils/nnet_dense_latency.h:58) [859]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_230', firmware/nnet_utils/nnet_dense_latency.h:58) [860]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
