--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml TopMod.twx TopMod.ncd -o TopMod.twr TopMod.pcf -ucf
TopMod.ucf

Design file:              TopMod.ncd
Physical constraint file: TopMod.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
MemDB<0>    |    4.669(R)|   -0.795(R)|clk_BUFGP         |   0.000|
MemDB<1>    |    4.674(R)|   -0.801(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
MemAdr<1>   |    7.765(R)|clk_BUFGP         |   0.000|
MemAdr<2>   |    7.705(R)|clk_BUFGP         |   0.000|
MemAdr<3>   |    8.043(R)|clk_BUFGP         |   0.000|
MemAdr<4>   |    7.422(R)|clk_BUFGP         |   0.000|
MemAdr<5>   |    7.764(R)|clk_BUFGP         |   0.000|
MemAdr<6>   |    7.700(R)|clk_BUFGP         |   0.000|
MemAdr<7>   |    7.132(R)|clk_BUFGP         |   0.000|
MemAdr<8>   |    7.688(R)|clk_BUFGP         |   0.000|
MemAdr<9>   |    8.116(R)|clk_BUFGP         |   0.000|
MemAdr<10>  |    7.945(R)|clk_BUFGP         |   0.000|
MemAdr<11>  |    8.108(R)|clk_BUFGP         |   0.000|
MemAdr<12>  |    7.693(R)|clk_BUFGP         |   0.000|
MemAdr<13>  |    8.014(R)|clk_BUFGP         |   0.000|
MemAdr<14>  |    8.037(R)|clk_BUFGP         |   0.000|
MemAdr<15>  |    8.109(R)|clk_BUFGP         |   0.000|
MemAdr<16>  |    8.739(R)|clk_BUFGP         |   0.000|
MemAdr<17>  |    8.110(R)|clk_BUFGP         |   0.000|
MemAdr<18>  |    8.297(R)|clk_BUFGP         |   0.000|
MemAdr<19>  |    8.434(R)|clk_BUFGP         |   0.000|
MemAdr<20>  |    8.569(R)|clk_BUFGP         |   0.000|
MemAdr<21>  |    8.393(R)|clk_BUFGP         |   0.000|
MemAdr<22>  |    8.571(R)|clk_BUFGP         |   0.000|
MemAdr<23>  |    8.634(R)|clk_BUFGP         |   0.000|
MemDB<0>    |    8.730(R)|clk_BUFGP         |   0.000|
MemDB<1>    |    8.479(R)|clk_BUFGP         |   0.000|
MemDB<2>    |    8.345(R)|clk_BUFGP         |   0.000|
MemDB<3>    |    8.609(R)|clk_BUFGP         |   0.000|
MemDB<4>    |    9.118(R)|clk_BUFGP         |   0.000|
MemDB<5>    |    9.394(R)|clk_BUFGP         |   0.000|
MemDB<6>    |    9.648(R)|clk_BUFGP         |   0.000|
MemDB<7>    |    9.897(R)|clk_BUFGP         |   0.000|
MemDB<8>    |    8.479(R)|clk_BUFGP         |   0.000|
MemDB<9>    |    8.330(R)|clk_BUFGP         |   0.000|
MemDB<10>   |    8.594(R)|clk_BUFGP         |   0.000|
MemDB<11>   |    8.858(R)|clk_BUFGP         |   0.000|
MemDB<12>   |    8.483(R)|clk_BUFGP         |   0.000|
MemDB<13>   |    9.648(R)|clk_BUFGP         |   0.000|
MemDB<14>   |    9.878(R)|clk_BUFGP         |   0.000|
MemDB<15>   |   10.145(R)|clk_BUFGP         |   0.000|
MemOE       |    8.100(R)|clk_BUFGP         |   0.000|
MemWE       |    8.329(R)|clk_BUFGP         |   0.000|
RamCE       |    8.643(R)|clk_BUFGP         |   0.000|
nout<0>     |   16.572(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.300|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
nin<0>         |nout<0>        |   17.361|
---------------+---------------+---------+


Analysis completed Sun Oct 21 01:37:44 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



