/*
 * Copyright (C) 2020 iWave System Technologies Pvt Ltd.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/dts-v1/;

#include "fsl-imx8mn.dtsi"

/ {
	model = "iW-RainboW-G37M-i.MX8MN-SODIMM";
	compatible = "fsl,imx8mn-iwg37m", "fsl,imx8mn";

	aliases { /* SD/MMC: eMMC/SD slot numbering fix */
                mmc0 = &usdhc3;
                mmc1 = &usdhc2;
        };

	chosen {
		bootargs = "console=ttymxc3,115200 earlycon=ec_imx6q,0x30a60000,115200";
		stdout-path = &uart4;
	};

	memory@40000000 { /* RAM: 1GB Memory support */
		device_type = "memory";
		reg = <0x0 0x40000000 0 0x40000000>;
	};

	reserved-memory { /* RAM: 1GB Memory support */
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		/* global autoconfigured region for contiguous allocations */
		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x14000000>;
			alloc-ranges = <0 0x40000000 0 0x30000000>;
			linux,cma-default;
		};

		rpmsg_reserved: rpmsg@0xb8000000 {
			no-map;
			reg = <0 0x78000000 0 0x400000>;
		};
	};

	/* external oscillator node */
	osc: oscillator {
		compatible = "fixed-clock";
		#clock-cells = <1>;
		clock-frequency  = <32768>;
		clock-output-names = "osc";
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_3p3v: 3p3v { /* Fixed Regulator: common 3.3V Fixed regulator */
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};
	};

	pwm_backlight1: pwm-backlight1 { /* PWM: PWM1 backlight Control */
		compatible = "pwm-backlight";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pwm1>;
		pwms = <&pwm1 0 100000 0>;

		brightness-levels = < 0 1 2 3 4 5 6 7 8 9
				10 11 12 13 14 15 16 17 18 19
				20 21 22 23 24 25 26 27 28 29
				30 31 32 33 34 35 36 37 38 39
				40 41 42 43 44 45 46 47 48 49
				50 51 52 53 54 55 56 57 58 59
				60 61 62 63 64 65 66 67 68 69
				70 71 72 73 74 75 76 77 78 79
				80 81 82 83 84 85 86 87 88 89
				90 91 92 93 94 95 96 97 98 99
				100>;
		default-brightness-level = <100>;
		status = "okay";
	};

	pwm_backlight2: pwm-backlight2 { /* PWM: PWM2 backlight Control */
		compatible = "pwm-backlight";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pwm2>;
		pwms = <&pwm2 0 100000 0>;

		brightness-levels = < 0 1 2 3 4 5 6 7 8 9
				10 11 12 13 14 15 16 17 18 19
				20 21 22 23 24 25 26 27 28 29
				30 31 32 33 34 35 36 37 38 39
				40 41 42 43 44 45 46 47 48 49
				50 51 52 53 54 55 56 57 58 59
				60 61 62 63 64 65 66 67 68 69
				70 71 72 73 74 75 76 77 78 79
				80 81 82 83 84 85 86 87 88 89
				90 91 92 93 94 95 96 97 98 99
				100>;
		default-brightness-level = <100>;
		status = "okay";
	};

	iwg37m_common { /* SoC Board Setttings : Board Configuration GPIOs */
		compatible = "iw,iwg37m-com";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_board_cfg>;
		som-rev-gpios = <&gpio1 9 0 &gpio5 1 0 &gpio4 25 0 &gpio4 26 0
				&gpio4 27 0 &gpio2 19 0 &gpio2 20 0 >;
		status = "okay";
	};
};

&iomuxc {

	imx8mn-iwg37m {
		pinctrl_hog: hoggrp { /* iWave hog Pin Configuration */
			fsl,pins = <
				/* GPIO: Expansion Header GPIO IOMUX Pin Configuration */
				MX8MN_IOMUXC_GPIO1_IO06_GPIO1_IO6		0x41
				/* GPIO: GPIO Header GPIO IOMUX Pin Configuration */
				MX8MN_IOMUXC_SAI5_RXFS_GPIO3_IO19		0x41
				MX8MN_IOMUXC_SAI5_RXC_GPIO3_IO20		0x41
			>;
		};

		pinctrl_mipi_dsi_en: mipi_dsi_en { /* MIPI DSI: LCD IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_SAI3_MCLK_GPIO5_IO2		0x16 /* MIPI LCD Reset GPIO */
			>;
		};

		pinctrl_pwm1: pwm1grp { /* PWM: PWM1 IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_I2C4_SDA_PWM1_OUT			0x400001c3
			>;
		};

		pinctrl_pwm2: pwm2grp { /* PWM: PWM2 IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_I2C4_SCL_PWM2_OUT			0x400001c3
			>;
		};

		pinctrl_flexspi0: flexspi0grp { /* QSPI : IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_NAND_ALE_QSPI_A_SCLK 		0x1c4
				MX8MN_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B 		0x84

				MX8MN_IOMUXC_NAND_DATA00_QSPI_A_DATA0 		0x84
				MX8MN_IOMUXC_NAND_DATA01_QSPI_A_DATA1 		0x84
				MX8MN_IOMUXC_NAND_DATA02_QSPI_A_DATA2 		0x84
			>;
		};

		pinctrl_ecspi1: ecspi1grp { /* ECSPI : ECSPI1 IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_ECSPI1_SCLK_ECSPI1_SCLK		0x82
				MX8MN_IOMUXC_ECSPI1_MOSI_ECSPI1_MOSI		0x82
				MX8MN_IOMUXC_ECSPI1_MISO_ECSPI1_MISO		0x82
			>;
		};

		pinctrl_ecspi1_cs: ecspi1cs { /* ECSPI : ECSPI1 SS IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_ECSPI1_SS0_GPIO5_IO9		0x40000
			>;
		};

		pinctrl_ecspi2: ecspi2grp { /* ECSPI : ECSPI2 IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_ECSPI2_SCLK_ECSPI2_SCLK		0x82
				MX8MN_IOMUXC_ECSPI2_MOSI_ECSPI2_MOSI		0x82
				MX8MN_IOMUXC_ECSPI2_MISO_ECSPI2_MISO		0x82
			>;
		};

		pinctrl_ecspi2_cs: ecspi2cs { /* ECSPI : ECSPI2 SS IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_ECSPI2_SS0_GPIO5_IO13		0x40000
			>;
		};

		pinctrl_ecspi3: ecspi3grp { /* ECSPI : ECSPI3 IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_UART1_RXD_ECSPI3_SCLK		0x82
				MX8MN_IOMUXC_UART1_TXD_ECSPI3_MOSI		0x82
				MX8MN_IOMUXC_UART2_RXD_ECSPI3_MISO		0x82
			>;
		};

		pinctrl_ecspi3_cs: ecspi3cs { /* ECSPI : ECSPI2 SS IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_UART2_TXD_GPIO5_IO25		0x40000
			>;
		};

		pinctrl_i2c1: i2c1grp { /* I2C1: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_I2C1_SCL_I2C1_SCL			0x400001c3
				MX8MN_IOMUXC_I2C1_SDA_I2C1_SDA			0x400001c3
			>;
		};

		pinctrl_i2c2: i2c2grp { /* I2C2: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_I2C2_SCL_I2C2_SCL			0x400001c3
				MX8MN_IOMUXC_I2C2_SDA_I2C2_SDA			0x400001c3
			>;
		};

		pinctrl_i2c3: i2c3grp { /* I2C3: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_I2C3_SCL_I2C3_SCL			0x400001c3
				MX8MN_IOMUXC_I2C3_SDA_I2C3_SDA			0x400001c3
			>;
		};

		pinctrl_stmpe: stmpeirq { /* STMPE: IOMUX Pin Configuration */
                        fsl,pins = <
				MX8MN_IOMUXC_GPIO1_IO07_GPIO1_IO7		0x41
                        >;
                };

		pinctrl_pmic: pmicirq { /* PMIC: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_NAND_DQS_GPIO3_IO14		0x41 /* PMIC Interrupt GPIO */
			>;
		};

		pinctrl_uart2: uart2grp { /* UART2: DATA UART: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_SAI3_TXC_UART2_DCE_TX		0x140
				MX8MN_IOMUXC_SAI3_TXFS_UART2_DCE_RX		0x140
				MX8MN_IOMUXC_SAI3_RXC_UART2_DCE_CTS_B		0x140
				MX8MN_IOMUXC_SAI3_RXD_UART2_DCE_RTS_B		0x140
			>;
		};

		pinctrl_uart3: uart3grp { /* UART3: M4 UART: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_UART3_TXD_UART3_DCE_TX		0x140
				MX8MN_IOMUXC_UART3_RXD_UART3_DCE_RX		0x140
			>;
		};

		pinctrl_uart4: uart4grp { /* UART4: Debug UART: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_UART4_RXD_UART4_DCE_RX		0x140
				MX8MN_IOMUXC_UART4_TXD_UART4_DCE_TX		0x140
			>;
		};

		pinctrl_usdhc2_gpio: usdhc2grpgpio { /* USDHC2: Carrier Micro SD: Card Detect GPIO IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_SD2_CD_B_GPIO2_IO12        	0x41 /* SD2 Card Detect GPIO */
			>;
		};

		pinctrl_usdhc2: usdhc2grp { /* USDHC2: Carrier Micro SD: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK			0x190
				MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD			0x1d0
				MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0		0x1d0
				MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1		0x1d0
				MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2		0x1d0
				MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3		0x1d0
				MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT		0x1d0
			>;
		};

		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
			fsl,pins = <
				MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK			0x194
				MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD			0x1d4
				MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0		0x1d4
				MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1		0x1d4
				MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2		0x1d4
				MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3		0x1d4
				MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT		0x1d0
			>;
		};

		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
			fsl,pins = <
				MX8MN_IOMUXC_SD2_CLK_USDHC2_CLK			0x196
				MX8MN_IOMUXC_SD2_CMD_USDHC2_CMD			0x1d6
				MX8MN_IOMUXC_SD2_DATA0_USDHC2_DATA0		0x1d6
				MX8MN_IOMUXC_SD2_DATA1_USDHC2_DATA1		0x1d6
				MX8MN_IOMUXC_SD2_DATA2_USDHC2_DATA2		0x1d6
				MX8MN_IOMUXC_SD2_DATA3_USDHC2_DATA3		0x1d6
				MX8MN_IOMUXC_GPIO1_IO04_USDHC2_VSELECT		0x1d0
			>;
		};

		pinctrl_usdhc3: usdhc3grp { /* USDHC3: EMMC: IOMUX Pin Configuration*/
			fsl,pins = <
				MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK		0x190
				MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d0
				MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d0
				MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d0
				MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d0
				MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d0
				MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d0
				MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d0
				MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d0
				MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d0
				MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x190
			>;
		};

		pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
			fsl,pins = <
				MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK		0x194
				MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d4
				MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d4
				MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d4
				MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d4
				MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d4
				MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d4
				MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d4
				MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d4
				MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d4
				MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x194
			>;
		};

		pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
			fsl,pins = <
				MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK		0x196
				MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d6
				MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d6
				MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d6
				MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d6
				MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d6
				MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d6
				MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d6
				MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d6
				MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d6
				MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE 		0x196
			>;
		};

		pinctrl_board_cfg: brd_cfg { /* SoC Board Settings: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_GPIO1_IO09_GPIO1_IO9		0x1d0
				MX8MN_IOMUXC_SAI3_TXD_GPIO5_IO1			0x1d5
				MX8MN_IOMUXC_SAI2_TXC_GPIO4_IO25		0x1d5
				MX8MN_IOMUXC_SAI2_TXD0_GPIO4_IO26		0x1d5
				MX8MN_IOMUXC_SAI2_MCLK_GPIO4_IO27		0x1d5
				MX8MN_IOMUXC_SD2_RESET_B_GPIO2_IO19		0x1d5
				MX8MN_IOMUXC_SD2_WP_GPIO2_IO20			0x1d5
			>;
		};

		pinctrl_wdog: wdoggrp { /* WATCHDOG: IOMUX Pin Configuration */
			fsl,pins = <
				MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B		0xc6
			>;
		};
	};
};

&flexspi { /* QSPI: SPI */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexspi0>;
	status = "disabled";

	flash0: mt25qu256aba@0 {
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "micron,mt25qu256aba";
		spi-max-frequency = <80000000>;
		spi-nor,ddr-quad-read-dummy = <6>;
	};
};

&ecspi1 { /* QSPI: ECSPI1 */
	#address-cells = <1>;
	#size-cells = <0>;
	fsl,spi-num-chipselects = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1 &pinctrl_ecspi1_cs>;
	cs-gpios = <&gpio5 9 GPIO_ACTIVE_LOW>;
	status = "disabled";
};

&ecspi2 { /* QSPI: ECSPI2 */
	#address-cells = <1>;
	#size-cells = <0>;
	fsl,spi-num-chipselects = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2 &pinctrl_ecspi2_cs>;
	cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>;
	status = "disabled";
};

&ecspi3 { /* QSPI: ECSPI3 */
	#address-cells = <1>;
	#size-cells = <0>;
	fsl,spi-num-chipselects = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi3 &pinctrl_ecspi3_cs>;
	cs-gpios = <&gpio5 25 GPIO_ACTIVE_LOW>;
	status = "disabled";
};

&i2c1 { /* I2C: I2C1 Bus */
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";
	
	pmic: pmic@4b { /* PMIC: PMIC BD71847MWV */
		compatible = "rohm,bd71847";
		reg = <0x4b>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_pmic>;
		interrupt-parent = <&gpio3>;
		interrupts = <14 GPIO_ACTIVE_LOW>;
		interrupt-names = "irq";
		#clock-cells = <0>;
		clocks = <&osc 0>;
		clock-output-names = "bd71837-32k-out";
		rohm,reset-snvs-powered;
		/* <run,idle,susp> */
		rohm,pmic-buck1-dvs-voltage = <850000>, <850000>, <850000>;
		rohm,pmic-buck2-dvs-voltage = <1000000>, <900000>;

		regulators {
			#address-cells = <1>;
			#size-cells = <0>;

			buck1: BUCK1 {
				reg = <0>;
				regulator-name = "buck1";
				regulator-min-microvolt = <805000>;
				regulator-max-microvolt = <900000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <1250>;
				rohm,dvs-run-voltage = <850000>;
				rohm,dvs-idle-voltage = <850000>;
				rohm,dvs-suspend-voltage = <850000>;
			};

			buck2: BUCK2 {
				reg = <1>;
				regulator-name = "buck2";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <1250>;
				rohm,dvs-run-voltage = <1000000>;
				rohm,dvs-idle-voltage = <900000>;
			};

			buck3: BUCK3 {
				reg = <2>;
				regulator-name = "buck3";
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck4: BUCK4 {
				reg = <3>;
				regulator-name = "buck4";
				regulator-min-microvolt = <2600000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck5: BUCK5 {
				reg = <4>;
				regulator-name = "buck5";
				regulator-min-microvolt = <1605000>;
				regulator-max-microvolt = <1995000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck6: BUCK6 {
				reg = <5>;
				regulator-name = "buck6";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo1: LDO1 {
				reg = <6>;
				regulator-name = "ldo1";
				regulator-min-microvolt = <1620000>;
				regulator-max-microvolt = <1980000>;
				regulator-boot-on;
				regulator-always-on;
			};
			ldo2: LDO2 {
				regulator-name = "ldo2";
				regulator-min-microvolt = <760000>;
				regulator-max-microvolt = <900000>;
				regulator-boot-on;
				regulator-always-on;
			};
			ldo3: LDO3 {
				regulator-name = "ldo3";
				regulator-min-microvolt = <1710000>;
				regulator-max-microvolt = <1890000>;
				regulator-always-on;
			};
			ldo4: LDO4 {
				regulator-name = "ldo4";
				regulator-min-microvolt = <850000>;
				regulator-max-microvolt = <1000000>;
				regulator-always-on;
			};
			ldo5: LDO5 {
				regulator-name = "ldo5";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-always-on;
			};
			ldo6: LDO6 {
				regulator-name = "ldo6";
				regulator-min-microvolt = <1140000>;
				regulator-max-microvolt = <1260000>;
				regulator-always-on;
			};
		};
	};
};

&i2c2 { /* I2C: I2C2 Bus */
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	stmpe0: stmpe811@44 { /* STMPE811: Carrier Board GPIO Expander */
                compatible = "st,stmpe811";
		#address-cells = <1>;
                #size-cells = <0>;
                reg = <0x44>;
                pinctrl-names = "default";
                pinctrl-0 = <&pinctrl_stmpe>;
		irq-gpio = <&gpio1 7 IRQ_TYPE_EDGE_RISING>;
	
		stmpe_gpio0: stmpe_gpio {
			compatible = "st,stmpe-gpio";
                        #gpio-cells = <2>;
			gpio-controller;
		};
        };
};

&i2c3 { /* I2C: I2C3 Bus */
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";
};

&pwm1 { /* PWM: PWM1 Control */
        status = "okay";
};

&pwm2 { /* PWM: PWM2 Control */
        status = "okay";
};

&lcdif {
	status = "okay";
};

&mipi_dsi { /* MIPI DSI: 1080p MIPI Display */
	status = "okay";

	panel@0 {
		compatible = "raydium,rm67198";
		reg = <0>;
		pinctrl-0 = <&pinctrl_mipi_dsi_en>;
		reset-gpio = <&gpio5 2 GPIO_ACTIVE_HIGH>;
		dsi-lanes = <4>;
		video-mode = <1>;/* 0: burst mode
				  * 1: non-burst mode with sync event
				  * 2: non-burst mode with sync pulse
				  */
		panel-width-mm = <68>;
		panel-height-mm = <122>;
		status = "okay";
	};
};

&uart2 { /* UART2: Data UART */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	assigned-clocks = <&clk IMX8MN_CLK_UART2>;
	assigned-clock-parents = <&clk IMX8MN_SYS_PLL1_80M>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&uart3 { /* UART3: M4 UART */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&uart4 { /* UART4: Debug UART */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&usdhc2 {  /* USDHC2: Carrier Micro SD */
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
	vmmc-supply = <&reg_3p3v>;
	no-1-8-v;
	cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
	bus-width = <4>;
	status = "okay";
};

&usdhc3 {  /*USDHC3: EMMC */
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc3>;
	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};

&wdog1 { /* Watchdog */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,ext-reset-output;
	status = "okay";
};

&A53_0 { /* A53 CPU Frequency OP */
	operating-points = <
		/* kHz    uV */
		1500000 1000000
		1400000 950000
		1200000 850000
	>;
	arm-supply = <&buck2>;
};

&gpu { /* GPU */
	reg = <0x0 0x38000000 0 0x40000>, <0x0 0x40000000 0x0 0x40000000>, <0x0 0x0 0x0 0x4000000>;
	status = "okay";
};
