use std::sync::atomic::{AtomicU32, Ordering};

// FPCCR bit positions (DDI0553 §D1.2.32). Public so other crate modules
// (exceptions.rs, execute_fpu.rs) can reference them by name.
pub const FPCCR_LSPACT: u32 = 1 << 0;
pub const FPCCR_MMRDY: u32 = 1 << 5;
pub const FPCCR_BFRDY: u32 = 1 << 6;
pub const FPCCR_SPLIMVIOL: u32 = 1 << 9;
pub const FPCCR_LSPEN: u32 = 1 << 30;
pub const FPCCR_ASPEN: u32 = 1 << 31;

// DWT CTRL / DEMCR bit positions (DDI0553 §D1.2.1, §D1.2.22).
const DWT_CTRL_CYCCNTENA: u32 = 1 << 0;
const DEMCR_TRCENA: u32 = 1 << 24;

// SysTick CSR bit positions (ARMv8-M §B11.1).
const SYST_CSR_ENABLE: u32 = 1 << 0;
const SYST_CSR_TICKINT: u32 = 1 << 1;
// CLKSOURCE is used for register round-trip only; scaling is deferred.
#[allow(dead_code)]
const SYST_CSR_CLKSOURCE: u32 = 1 << 2;
const SYST_CSR_COUNTFLAG: u32 = 1 << 16;

/// SysTick CVR is a 24-bit counter.
const SYST_24BIT_MASK: u32 = 0x00FF_FFFF;

// ICSR pending bits (ARMv8-M §B3.2.4). SET bits are W1S (write 1 sets,
// write 0 ignored). CLR bits are W1C for the corresponding SET bit
// (write 1 clears the SET bit, write 0 ignored). Other ICSR bits are
// read-only status; writes are preserved only in storage for round-trip.
pub(crate) const ICSR_NMIPENDSET: u32 = 1 << 31;
pub(crate) const ICSR_PENDSVSET: u32 = 1 << 28;
const ICSR_PENDSVCLR: u32 = 1 << 27;
pub(crate) const ICSR_PENDSTSET: u32 = 1 << 26;
const ICSR_PENDSTCLR: u32 = 1 << 25;

/// M33 implements 3 bits of priority — bits [7:5] of each priority
/// byte. 8 architectural levels; the remaining bits are RES0 and read
/// back as zero. Used for both system-handler priority bytes (SHPR) and
/// external-IRQ priority bytes (IPR).
pub(crate) const NVIC_PRIORITY_MASK: u8 = 0xE0;

/// Number of 32-bit IRQ-bit words needed to cover 52 IRQ inputs.
/// `ceil(52/32) = 2` — matches RP2350 datasheet §3.2 which reserves
/// NVIC_ISER0..1 / ICER0..1 / ISPR0..1 / ICPR0..1 / IABR0..1.
pub(crate) const NVIC_BIT_WORDS: usize = 2;

/// Number of 32-bit IPR words needed to cover 52 × 8-bit priority
/// lanes. `ceil(52/4) = 13` — NVIC_IPR0..12. The high lanes of IPR12
/// are unused (IRQs 52..55 do not exist).
pub(crate) const NVIC_IPR_WORDS: usize = 13;

/// Per-core Private Peripheral Bus state (NVIC, SCB, SysTick stubs).
/// Phase 3: slim — only what the bootrom needs.
pub struct Ppb {
    // SCB registers
    pub vtor: u32,      // Vector Table Offset (0xE000ED08, reset: 0)
    pub aircr: u32,     // App Interrupt/Reset Control (0xE000ED0C)
    pub scr: u32,       // System Control (0xE000ED10)
    pub ccr: u32,       // Configuration Control (0xE000ED14, reset: 0x200)
    pub shpr: [u8; 12], // System Handler Priority, exceptions 4-15 (0xE000ED18-ED20)
    pub shcsr: u32,     // System Handler Control/Status (0xE000ED24)
    pub cfsr: u32,      // Configurable Fault Status (0xE000ED28)
    pub hfsr: u32,      // Hard Fault Status (0xE000ED2C)
    pub mmfar: u32,     // MemManage Fault Address (0xE000ED34)
    pub bfar: u32,      // Bus Fault Address (0xE000ED38)
    pub cpacr: u32,     // Coprocessor Access Control (0xE000ED88)
    pub icsr: u32,      // Interrupt Control/State (0xE000ED04)

    // FP extension registers (Phase 7 Stage B — DDI0553 §D1.2.32-34)
    //
    // Invariants enforced by the emulator:
    //   1. CONTROL.FPCA=1 ⇒ S0-S31 + FPSCR are live thread-mode state.
    //   2. FPCCR.LSPACT=1 ⇒ FPCAR points at a reserved FP frame; S0-S15
    //      and FPSCR are still the pre-exception values, not yet written.
    //   3. EXC_RETURN[4]=0 ⇒ exception entry reserved 18 words above the
    //      basic frame.
    //   4. Only fpu_execute writes FPCA=1; only enter_exception/
    //      exit_exception write FPCA=0 / restore it.
    //
    /// FP Context Control Register. Reset 0xC000_0000 (ASPEN=1, LSPEN=1).
    /// Bit layout per DDI0553 §D1.2.32:
    ///   [0] LSPACT   [1] USER     [2] S        [3] THREAD
    ///   [4] HFRDY    [5] MMRDY    [6] BFRDY    [7] SFRDY
    ///   [8] MONRDY   [9] SPLIMVIOL [10] UFRDY  (11-25 reserved)
    ///   [26] TS      [27] CLRONRETS [28] CLRONRET
    ///   [29] LSPENS  [30] LSPEN   [31] ASPEN
    /// Emulator actively models: ASPEN, LSPEN, LSPACT, SPLIMVIOL,
    /// MMRDY, BFRDY. Others are RW storage but inert.
    pub fpccr: u32,
    /// FP Context Address Register. Writes mask bits [2:0] to 0
    /// (8-byte alignment).
    pub fpcar: u32,
    /// FP Default Status Control. Template for FPSCR at exception entry;
    /// active bits are AHP (26), DN (25), FZ (24), RMODE (23:22).
    pub fpdscr: u32,

    // MPU (0xE000ED94-0xE000EDA0)
    pub mpu_ctrl: u32,                 // MPU Control (0xE000ED94)
    pub mpu_rnr: u32,                  // MPU Region Number (0xE000ED98)
    pub mpu_regions: [(u32, u32); 16], // 16 regions: (RBAR, RLAR) pairs

    // SAU (0xE000EDD0-0xE000EDE0)
    pub sau_ctrl: u32,                // SAU Control (bit 0 = enable, bit 1 = ALLNS)
    pub sau_rnr: u32,                 // Region Number Register (selects active region)
    pub sau_regions: [(u32, u32); 8], // 8 regions: (RBAR, RLAR) pairs

    // DWT (Quantum Execution Model Stage 2)
    //
    // Backing for CYCCNT is the `dwt_cyccnt_base` offset: firmware-visible
    // CYCCNT = (core.cycles as u32).wrapping_add(base) when DWT is enabled
    // (DEMCR.TRCENA AND DWT_CTRL.CYCCNTENA), else just `base`. Write to
    // CYCCNT stores `written - core.cycles` so the next live read returns
    // `written + cycles_elapsed_since_write`.
    /// DWT_CTRL at 0xE000_1000 — bit 0 is CYCCNTENA.
    pub dwt_ctrl: u32,
    /// Offset applied to live core cycles to produce CYCCNT reads.
    pub dwt_cyccnt_base: u32,
    /// DEMCR at 0xE000_EDFC — bit 24 is TRCENA (gates DWT entirely).
    pub demcr: u32,
    /// Latest published per-core cycle count. Refreshed by the scheduler
    /// before each core runs so CYCCNT read/write paths can compute against
    /// a recent snapshot without threading `core.cycles` through every bus
    /// access. Staleness is bounded by a single instruction.
    pub(crate) latest_cycles: u64,

    // SysTick (Quantum Execution Model Stage 2) — per-core, 24-bit down-counter.
    /// SYST_CSR at 0xE000_E010.
    pub syst_csr: u32,
    /// SYST_RVR at 0xE000_E014 — reload value (24-bit).
    pub syst_rvr: u32,
    /// SYST_CVR at 0xE000_E018 — current value (24-bit).
    pub syst_cvr: u32,
    /// Snapshot of the owning core's `cycles` at the last `systick_advance`.
    /// Delta since the previous tick is computed as
    /// `core.cycles - last_systick_cycles` and then subtracted from CVR.
    pub last_systick_cycles: u64,

    // NVIC — Nested Vectored Interrupt Controller, per-core on M33
    // (ARMv8-M §B3.4). 52 input lines (RP2350 datasheet §3.2).
    //
    // Each of the bitmap registers is a 2×u32 word-array covering IRQs
    // [0..32] in word 0 and [32..52] in word 1. Bits 52..63 of word 1
    // are RES0 — writes ignored, reads return 0.
    //
    // IPR is 13×u32 covering 52 × 8-bit priority bytes (4 bytes per
    // word). M33 implements bits [7:5] of each byte; [4:0] are RES0.
    //
    // IABR (active-bit register) tracks which external IRQ's handler is
    // currently executing. Set by exception entry, cleared on return.
    // Managed alongside the ICSR/IPSR active state on the core.
    /// NVIC_ISER0..1 — interrupt set-enable.
    /// Writes are W1S; ICER writes clear the same state. Read returns
    /// the unified enable mask.
    /// `AtomicU32` for threading readiness (Phase 0b.3).
    pub nvic_iser: [AtomicU32; NVIC_BIT_WORDS],
    /// NVIC_ISPR0..1 — interrupt set-pending. All 52 bits are writable
    /// via software; peripherals drive only 0..=45. `NVIC_ISPR` accepts
    /// software-writes to 46..=51 and they latch (RP2350 datasheet §3.2
    /// note following Table 95).
    /// `AtomicU32` for threading readiness (Phase 0b.3).
    pub nvic_ispr: [AtomicU32; NVIC_BIT_WORDS],
    /// NVIC_IABR0..1 — interrupt active. Bit N set iff external IRQ N's
    /// handler is currently the active exception. Exception entry sets
    /// the bit; exit clears it.
    /// `AtomicU32` for threading readiness (Phase 0b.3).
    pub nvic_iabr: [AtomicU32; NVIC_BIT_WORDS],
    /// NVIC_IPR0..12 — priority bytes, packed 4 per word. Each byte is
    /// masked to [`NVIC_PRIORITY_MASK`] (bits [7:5], 8 levels).
    pub nvic_ipr: [u32; NVIC_IPR_WORDS],
}

impl Default for Ppb {
    fn default() -> Self {
        Self {
            vtor: 0,
            aircr: 0,
            scr: 0,
            ccr: 0x0000_0200, // STKALIGN=1
            shpr: [0; 12],
            shcsr: 0,
            cfsr: 0,
            hfsr: 0,
            mmfar: 0,
            bfar: 0,
            cpacr: 0x00F0_0000, // CP10/11 (FPU) full access
            icsr: 0,
            // ASPEN=1 (auto FP context save), LSPEN=1 (lazy enabled).
            fpccr: 0xC000_0000,
            fpcar: 0,
            fpdscr: 0,
            mpu_ctrl: 0,
            mpu_rnr: 0,
            mpu_regions: [(0, 0); 16],
            sau_ctrl: 0,
            sau_rnr: 0,
            sau_regions: [(0, 0); 8],
            dwt_ctrl: 0,
            dwt_cyccnt_base: 0,
            demcr: 0,
            latest_cycles: 0,
            syst_csr: 0,
            syst_rvr: 0,
            syst_cvr: 0,
            last_systick_cycles: 0,
            nvic_iser: [AtomicU32::new(0), AtomicU32::new(0)],
            nvic_ispr: [AtomicU32::new(0), AtomicU32::new(0)],
            nvic_iabr: [AtomicU32::new(0), AtomicU32::new(0)],
            nvic_ipr: [0; NVIC_IPR_WORDS],
        }
    }
}

impl Ppb {
    /// Pack 4 consecutive SHPR bytes into a u32 (little-endian).
    fn pack_shpr(&self, start: usize) -> u32 {
        u32::from_le_bytes([
            self.shpr[start],
            self.shpr[start + 1],
            self.shpr[start + 2],
            self.shpr[start + 3],
        ])
    }

    /// Unpack a u32 into 4 consecutive SHPR bytes.
    /// Only bits [7:5] per byte are implemented on Cortex-M33.
    fn unpack_shpr(&mut self, start: usize, val: u32) {
        let bytes = val.to_le_bytes();
        for i in 0..4 {
            self.shpr[start + i] = bytes[i] & 0xE0;
        }
    }

    pub fn read32(&mut self, addr: u32) -> u32 {
        match addr & 0xFFFF {
            // ICTR — Interrupt Controller Type: 64 external IRQ lines
            0xE004 => 1,

            // SYST_CSR — return current CSR value and clear COUNTFLAG as a
            // side effect (ARMv8-M spec: COUNTFLAG reads as 1 since the last
            // time it was read). Taking `&mut self` lets us implement this
            // without a shadow-read path.
            0xE010 => {
                let out = self.syst_csr;
                self.syst_csr &= !SYST_CSR_COUNTFLAG;
                out
            }
            // SYST_RVR — 24-bit reload value.
            0xE014 => self.syst_rvr & SYST_24BIT_MASK,
            // SYST_CVR — 24-bit current value.
            0xE018 => self.syst_cvr & SYST_24BIT_MASK,
            // SYST_CALIB — RP2350 doesn't expose calibration; return 0.
            0xE01C => 0,

            // NVIC — 52 IRQ lines, per-core banks.
            //
            // Address map (ARMv8-M §B3.4.x):
            //   NVIC_ISER0..1 : 0xE100, 0xE104  — read enable mask
            //   NVIC_ICER0..1 : 0xE180, 0xE184  — read enable mask (mirror)
            //   NVIC_ISPR0..1 : 0xE200, 0xE204  — read pending mask
            //   NVIC_ICPR0..1 : 0xE280, 0xE284  — read pending mask (mirror)
            //   NVIC_IABR0..1 : 0xE300, 0xE304  — read active mask
            //   NVIC_IPR0..12 : 0xE400..0xE430  — priority bytes
            // Any other address in 0xE100..=0xE4FF (reserved / non-existent
            // registers) reads as 0.
            0xE100 | 0xE180 => self.nvic_iser[0].load(Ordering::Relaxed),
            0xE104 | 0xE184 => self.nvic_iser[1].load(Ordering::Relaxed),
            0xE200 | 0xE280 => self.nvic_ispr[0].load(Ordering::Relaxed),
            0xE204 | 0xE284 => self.nvic_ispr[1].load(Ordering::Relaxed),
            0xE300 => self.nvic_iabr[0].load(Ordering::Relaxed),
            0xE304 => self.nvic_iabr[1].load(Ordering::Relaxed),
            0xE400..=0xE430 if (addr & 0x3) == 0 => {
                let idx = (((addr & 0xFFFF) - 0xE400) / 4) as usize;
                if idx < NVIC_IPR_WORDS {
                    self.nvic_ipr[idx]
                } else {
                    0
                }
            }
            0xE100..=0xE4FF => 0,

            // DWT_CTRL — CYCCNTENA + reserved bits.
            0x1000 => self.dwt_ctrl,
            // DWT_CYCCNT — gated by DEMCR.TRCENA AND DWT_CTRL.CYCCNTENA.
            0x1004 => self.read_cyccnt(self.latest_cycles),

            // CPUID
            0xED00 => 0x411F_D210,

            // ICSR
            0xED04 => self.icsr,

            // VTOR
            0xED08 => self.vtor,

            // AIRCR
            0xED0C => self.aircr,

            // SCR
            0xED10 => self.scr,

            // CCR
            0xED14 => self.ccr,

            // SHPR1 (exceptions 4-7)
            0xED18 => self.pack_shpr(0),

            // SHPR2 (exceptions 8-11)
            0xED1C => self.pack_shpr(4),

            // SHPR3 (exceptions 12-15)
            0xED20 => self.pack_shpr(8),

            // SHCSR
            0xED24 => self.shcsr,

            // CFSR
            0xED28 => self.cfsr,

            // HFSR
            0xED2C => self.hfsr,

            // MMFAR
            0xED34 => self.mmfar,

            // BFAR
            0xED38 => self.bfar,

            // CPACR
            0xED88 => self.cpacr,

            // FPCCR / FPCAR / FPDSCR (Phase 7 Stage B)
            0xEF34 => self.fpccr,
            0xEF38 => self.fpcar,
            0xEF3C => self.fpdscr,

            // MPU_TYPE: 16 regions on RP2350 Cortex-M33
            0xED90 => 0x0000_1000, // DREGION=16, IREGION=0, SEPARATE=0
            // MPU_CTRL
            0xED94 => self.mpu_ctrl,
            // MPU_RNR
            0xED98 => self.mpu_rnr,
            // MPU_RBAR
            0xED9C => {
                let idx = (self.mpu_rnr & 0xF) as usize;
                self.mpu_regions[idx].0
            }
            // MPU_RLAR
            0xEDA0 => {
                let idx = (self.mpu_rnr & 0xF) as usize;
                self.mpu_regions[idx].1
            }
            // MPU_RBAR_A1 / RLAR_A1 / ... A3 (ARMv8-M §B11.2.5-8):
            // alias registers access region `(RNR & !3) | n` for n ∈ {1,2,3}.
            // Surfaced by the bootrom's MPU readback self-test which writes
            // all four (base, alias1, alias2, alias3) pairs in a single stmia.
            0xEDA4 | 0xEDAC | 0xEDB4 => {
                let n = ((addr as usize) - 0xEDA4) / 8 + 1;
                let idx = ((self.mpu_rnr as usize) & !0x3) | n;
                self.mpu_regions[idx & 0xF].0
            }
            0xEDA8 | 0xEDB0 | 0xEDB8 => {
                let n = ((addr as usize) - 0xEDA8) / 8 + 1;
                let idx = ((self.mpu_rnr as usize) & !0x3) | n;
                self.mpu_regions[idx & 0xF].1
            }

            // SAU_CTRL
            0xEDD0 => self.sau_ctrl,
            // SAU_TYPE: 8 regions (RP2350 has 8)
            0xEDD4 => 8,
            // SAU_RNR
            0xEDD8 => self.sau_rnr,
            // SAU_RBAR: bits [4:0] are RES0
            0xEDDC => {
                let idx = (self.sau_rnr & 0x7) as usize;
                self.sau_regions[idx].0 & !0x1F
            }
            // SAU_RLAR
            0xEDE0 => {
                let idx = (self.sau_rnr & 0x7) as usize;
                self.sau_regions[idx].1
            }

            // DEMCR — Debug Exception and Monitor Control, TRCENA at bit 24.
            0xEDFC => self.demcr,

            // Unknown PPB register
            _ => 0,
        }
    }

    pub fn write32(&mut self, addr: u32, val: u32) {
        match addr & 0xFFFF {
            // SYST_CSR — preserve COUNTFLAG (read-clears only), accept the
            // other configuration bits. TODO: CLKSOURCE=0 ref-clock scaling.
            0xE010 => {
                let preserved = self.syst_csr & SYST_CSR_COUNTFLAG;
                self.syst_csr = (val & !SYST_CSR_COUNTFLAG) | preserved;
            }
            // SYST_RVR — 24-bit reload value.
            0xE014 => self.syst_rvr = val & SYST_24BIT_MASK,
            // SYST_CVR — any write clears both CVR and COUNTFLAG (ARMv8-M spec).
            0xE018 => {
                self.syst_cvr = 0;
                self.syst_csr &= !SYST_CSR_COUNTFLAG;
            }
            // SYST_CALIB — read-only, writes ignored.
            0xE01C => {}

            // NVIC writes (ARMv8-M §B3.4.x).
            //
            // All four bitmap pairs are W1-semantic: writing a 1-bit
            // sets/clears the corresponding bit; writing 0 has no effect.
            // Bits above the implemented IRQ count are ignored by the
            // `& valid_mask` restriction (word 1 covers IRQs 32..52 so
            // bits 20..32 are RES0).
            //
            // ISPR is special: ALL 52 bits accept software-driven sets
            // (datasheet §3.2 note following Table 95). Peripherals only
            // drive 0..=45, but the software-self-pend path works for
            // 46..=51 as well.
            0xE100 => {
                self.nvic_iser[0].fetch_or(val, Ordering::Relaxed);
            }
            0xE104 => {
                self.nvic_iser[1].fetch_or(val & nvic_word1_valid_mask(), Ordering::Relaxed);
            }
            0xE180 => {
                self.nvic_iser[0].fetch_and(!val, Ordering::Relaxed);
            }
            0xE184 => {
                self.nvic_iser[1].fetch_and(!val, Ordering::Relaxed);
            }
            0xE200 => {
                self.nvic_ispr[0].fetch_or(val, Ordering::Relaxed);
            }
            0xE204 => {
                self.nvic_ispr[1].fetch_or(val & nvic_word1_valid_mask(), Ordering::Relaxed);
            }
            0xE280 => {
                self.nvic_ispr[0].fetch_and(!val, Ordering::Relaxed);
            }
            0xE284 => {
                self.nvic_ispr[1].fetch_and(!val, Ordering::Relaxed);
            }
            // IABR is read-only; writes are ignored.
            0xE300 | 0xE304 => {}
            // NVIC_IPR0..12 — 4×u8 lanes, each masked to bits [7:5].
            // Misaligned or out-of-range IPR writes fall through to the
            // reserved-region silent-ignore arm below.
            addr if (0xE400..=0xE430).contains(&addr) && (addr & 0x3) == 0 => {
                let idx = (((addr & 0xFFFF) - 0xE400) / 4) as usize;
                if idx < NVIC_IPR_WORDS {
                    // Mask every lane to 0xE0 — M33 implements 3 priority
                    // bits per byte (bits [4:0] are RES0).
                    let lane_mask = u32::from_le_bytes([
                        NVIC_PRIORITY_MASK,
                        NVIC_PRIORITY_MASK,
                        NVIC_PRIORITY_MASK,
                        NVIC_PRIORITY_MASK,
                    ]);
                    self.nvic_ipr[idx] = val & lane_mask;
                }
            }
            // Reserved / non-existent NVIC registers — writes ignored.
            addr if (0xE100..=0xE4FF).contains(&addr) => {}

            // DWT_CTRL — only CYCCNTENA (bit 0) is modelled; other bits
            // are stored for firmware round-trip.
            0x1000 => self.dwt_ctrl = val,
            // DWT_CYCCNT — compute new base so live reads yield
            // `written + cycles_elapsed_since_write`.
            0x1004 => self.write_cyccnt(val, self.latest_cycles),

            // CPUID — read-only, ignore writes
            0xED00 => {}

            // ICSR — ARMv8-M §B3.2.4: pend bits (PENDSVSET, PENDSTSET,
            // NMIPENDSET) are W1S; clear bits (PENDSVCLR, PENDSTCLR) are
            // W1C for the corresponding SET bit. Writing 0 to any of these
            // is ignored. If a SET and its CLR are written in the same
            // store, CLR wins (apply CLR after SET so the net effect is
            // "not pended"). Other ICSR bits are read-only status.
            0xED04 => {
                if val & ICSR_NMIPENDSET != 0 {
                    self.icsr |= ICSR_NMIPENDSET;
                }
                if val & ICSR_PENDSVSET != 0 {
                    self.icsr |= ICSR_PENDSVSET;
                }
                if val & ICSR_PENDSTSET != 0 {
                    self.icsr |= ICSR_PENDSTSET;
                }
                if val & ICSR_PENDSVCLR != 0 {
                    self.icsr &= !ICSR_PENDSVSET;
                }
                if val & ICSR_PENDSTCLR != 0 {
                    self.icsr &= !ICSR_PENDSTSET;
                }
            }

            // VTOR — 128-byte aligned
            0xED08 => self.vtor = val & !0x7F,

            // AIRCR
            0xED0C => self.aircr = val,

            // SCR
            0xED10 => self.scr = val,

            // CCR
            0xED14 => self.ccr = val,

            // SHPR1 (exceptions 4-7)
            0xED18 => self.unpack_shpr(0, val),

            // SHPR2 (exceptions 8-11)
            0xED1C => self.unpack_shpr(4, val),

            // SHPR3 (exceptions 12-15)
            0xED20 => self.unpack_shpr(8, val),

            // SHCSR
            0xED24 => self.shcsr = val,

            // CFSR — write-1-to-clear
            0xED28 => self.cfsr &= !val,

            // HFSR — write-1-to-clear
            0xED2C => self.hfsr &= !val,

            // MMFAR
            0xED34 => self.mmfar = val,

            // BFAR
            0xED38 => self.bfar = val,

            // CPACR
            0xED88 => self.cpacr = val,

            // FPCCR / FPCAR / FPDSCR (Phase 7 Stage B). FPCAR is force-aligned
            // to 8 bytes (DDI0553 §D1.2.33). FPCCR has reserved bits but no
            // mask is applied — software is allowed to write the full word.
            0xEF34 => self.fpccr = val,
            0xEF38 => self.fpcar = val & !0x7,
            0xEF3C => self.fpdscr = val,

            // MPU_TYPE: read-only
            0xED90 => {}
            // MPU_CTRL
            0xED94 => self.mpu_ctrl = val,
            // MPU_RNR
            0xED98 => self.mpu_rnr = val & 0xF,
            // MPU_RBAR (ARMv8-M §B11.2.5): [31:5] BASE, [4:3] SH,
            // [2:1] AP, [0] XN — all bits carry meaning.
            0xED9C => {
                let idx = (self.mpu_rnr & 0xF) as usize;
                self.mpu_regions[idx].0 = val;
            }
            // MPU_RLAR (ARMv8-M §B11.2.8): [31:5] LIMIT, [4] RES0,
            // [3:1] AttrIndx, [0] EN. Mask bit [4] so it reads back as 0
            // (the bootrom's readback self-test depends on this).
            0xEDA0 => {
                let idx = (self.mpu_rnr & 0xF) as usize;
                self.mpu_regions[idx].1 = val & !0x10;
            }
            // MPU_RBAR_An / RLAR_An aliases — see read path for definition.
            0xEDA4 | 0xEDAC | 0xEDB4 => {
                let n = ((addr as usize) - 0xEDA4) / 8 + 1;
                let idx = ((self.mpu_rnr as usize) & !0x3) | n;
                self.mpu_regions[idx & 0xF].0 = val;
            }
            0xEDA8 | 0xEDB0 | 0xEDB8 => {
                let n = ((addr as usize) - 0xEDA8) / 8 + 1;
                let idx = ((self.mpu_rnr as usize) & !0x3) | n;
                self.mpu_regions[idx & 0xF].1 = val & !0x10;
            }

            // SAU_CTRL
            0xEDD0 => self.sau_ctrl = val,
            // SAU_TYPE: read-only, ignore writes
            0xEDD4 => {}
            // SAU_RNR
            0xEDD8 => self.sau_rnr = val & 0x7,
            // SAU_RBAR
            0xEDDC => {
                let idx = (self.sau_rnr & 0x7) as usize;
                self.sau_regions[idx].0 = val;
            }
            // SAU_RLAR
            0xEDE0 => {
                let idx = (self.sau_rnr & 0x7) as usize;
                self.sau_regions[idx].1 = val;
            }

            // DEMCR — only TRCENA (bit 24) is modelled; other bits are
            // stored for firmware round-trip.
            0xEDFC => self.demcr = val,

            // Unknown PPB register — ignore
            _ => {}
        }
    }

    /// Get the priority of a system exception (4-15) from SHPR, or an
    /// external IRQ (≥16) from NVIC_IPR.
    ///
    /// Returns `i16`:
    /// * Reset / NMI / HardFault have fixed architectural priorities.
    /// * System exceptions 4..=15 read `SHPR[exc_num-4] & 0xE0`.
    /// * External IRQs (exc_num ≥ 16) read the corresponding IPR byte.
    ///   `exc_num - 16` is the NVIC input line; `lane = (exc_num-16) & 3`
    ///   picks the byte within the word and the word is `ipr[(exc_num-16)/4]`.
    ///   Bits [7:5] of the byte carry the priority (M33 implements 3 bits).
    ///
    /// IRQs beyond the implemented range return 0 (highest configurable
    /// priority) — matches silicon behaviour for unconfigured lines.
    pub fn exception_priority(&self, exc_num: u16) -> i16 {
        match exc_num {
            1 => -3, // Reset
            2 => -2, // NMI
            3 => -1, // HardFault (fixed)
            4..=15 => (self.shpr[(exc_num - 4) as usize] & NVIC_PRIORITY_MASK) as i16,
            _ => {
                // External IRQ: IRQ_NUM = exc_num - 16. NVIC_IPR packs 4
                // bytes per word — word = irq / 4, lane = irq % 4.
                let irq = exc_num.wrapping_sub(16) as usize;
                let word_idx = irq / 4;
                let lane = irq % 4;
                if word_idx < NVIC_IPR_WORDS {
                    let byte = ((self.nvic_ipr[word_idx] >> (lane * 8)) & 0xFF) as u8;
                    (byte & NVIC_PRIORITY_MASK) as i16
                } else {
                    0
                }
            }
        }
    }

    /// Clear the active bit for an exception. External IRQs (≥16) drop
    /// their NVIC_IABR bit here; system exceptions have no persistent
    /// active tracking outside ICSR/IPSR.
    pub fn clear_active(&mut self, exc_num: u16) {
        if exc_num >= 16 {
            let irq = (exc_num - 16) as usize;
            let word_idx = irq / 32;
            let bit = irq % 32;
            if word_idx < NVIC_BIT_WORDS {
                self.nvic_iabr[word_idx].fetch_and(!(1u32 << bit), Ordering::Relaxed);
            }
        }
    }

    // --- NVIC helpers ----------------------------------------------------

    /// Highest-priority enabled-and-pending NVIC IRQ, as an external
    /// exception number (16..=67). Returns `None` if no enabled IRQ is
    /// pending.
    ///
    /// Ties are broken by IRQ number — lower IRQ wins. Called by the
    /// M33 step path before instruction fetch; the caller then compares
    /// the returned exception's priority against `execution_priority`
    /// to decide whether to preempt.
    pub(crate) fn highest_priority_pending_irq(&self) -> Option<u16> {
        let mut best: Option<(i16, u16)> = None;
        for word_idx in 0..NVIC_BIT_WORDS {
            let ready = self.nvic_iser[word_idx].load(Ordering::Relaxed)
                & self.nvic_ispr[word_idx].load(Ordering::Relaxed);
            if ready == 0 {
                continue;
            }
            let mut remaining = ready;
            while remaining != 0 {
                let bit = remaining.trailing_zeros() as u16;
                let irq = (word_idx as u16) * 32 + bit;
                let exc_num = irq + 16;
                let prio = self.exception_priority(exc_num);
                let replace = match best {
                    None => true,
                    Some((b_prio, b_exc)) => prio < b_prio || (prio == b_prio && exc_num < b_exc),
                };
                if replace {
                    best = Some((prio, exc_num));
                }
                remaining &= remaining - 1;
            }
        }
        best.map(|(_, exc)| exc)
    }

    /// Union a 64-bit peripheral IRQ-pending bitmap into `nvic_ispr`.
    /// Phase 0b.1 Commit B + Phase 3 Stage 1: called by the step-path
    /// when `CoreAtomics::take_irq_pending` returns non-zero — that
    /// swap-to-zero return is the consume-and-merge trigger that
    /// replaced the pre-Stage-1 `bus.irq_pending_dirty[core]` flag.
    /// Uses `|=` so firmware self-pends already present in `nvic_ispr`
    /// survive — the dispatch path clears bits on its own (dual-clear
    /// invariant at `exceptions.rs` `try_take_any_pending_exception`).
    pub(crate) fn merge_irq_pending(&mut self, pending: u64) {
        self.nvic_ispr[0].fetch_or(pending as u32, Ordering::Relaxed);
        self.nvic_ispr[1].fetch_or((pending >> 32) as u32, Ordering::Relaxed);
    }

    /// True iff any bit in `pending` is enabled in NVIC_ISER. Uses
    /// `Acquire` ordering so cross-core IRQ signalling sees the enable
    /// mask written by the peer. Phase 0b.3.
    pub fn any_pending_enabled(&self, pending: u64) -> bool {
        let iser = self.nvic_iser[0].load(Ordering::Acquire) as u64
            | (self.nvic_iser[1].load(Ordering::Acquire) as u64) << 32;
        (pending & iser) != 0
    }

    /// Set an external IRQ's active bit. Called by exception entry.
    pub(crate) fn set_irq_active(&mut self, irq: u32) {
        if irq < crate::irq::IRQ_COUNT {
            let word = (irq / 32) as usize;
            let bit = irq % 32;
            self.nvic_iabr[word].fetch_or(1u32 << bit, Ordering::Relaxed);
        }
    }

    // ----------------------------------------------------------------
    // DWT CYCCNT + SysTick — Quantum Execution Model Stage 2
    // ----------------------------------------------------------------

    /// Publish a per-core cycle count snapshot. Called by the scheduler
    /// before the owning core runs so DWT_CYCCNT reads/writes compute
    /// against a recent value without threading `core.cycles` through
    /// every bus access. Staleness is bounded by one instruction.
    pub fn update_latest_cycles(&mut self, cycles: u64) {
        self.latest_cycles = cycles;
    }

    /// Read DWT_CYCCNT computed against the supplied live cycle count.
    /// When DWT is enabled (DEMCR.TRCENA AND DWT_CTRL.CYCCNTENA), returns
    /// `(cycles as u32) + dwt_cyccnt_base`; otherwise returns the stored
    /// base (whatever was last written).
    pub fn read_cyccnt(&self, core_cycles: u64) -> u32 {
        if (self.demcr & DEMCR_TRCENA) != 0 && (self.dwt_ctrl & DWT_CTRL_CYCCNTENA) != 0 {
            (core_cycles as u32).wrapping_add(self.dwt_cyccnt_base)
        } else {
            self.dwt_cyccnt_base
        }
    }

    /// Write DWT_CYCCNT. Stores `written - core_cycles` so the next live
    /// read returns `written + cycles_elapsed_since_write`.
    pub fn write_cyccnt(&mut self, written: u32, core_cycles: u64) {
        // Wrapping is safe: core_cycles is a monotonic u64, the u32 truncation
        // and wrapping subtract reproduce 32-bit modular arithmetic so later
        // `read_cyccnt` returns `(written + elapsed) mod 2^32` — the exact
        // architectural behaviour of the 32-bit CYCCNT register.
        self.dwt_cyccnt_base = written.wrapping_sub(core_cycles as u32);
    }

    /// Advance SysTick by `core_cycles - last_systick_cycles` cycles. Called
    /// once per quantum end for each core. Multi-reload within a single tick
    /// is handled via the `loop`.
    ///
    /// TODO: CLKSOURCE=0 ref-clock scaling — currently all cycles tick the
    /// counter regardless of CLKSOURCE.
    pub fn systick_advance(&mut self, core_cycles: u64) {
        let delta = core_cycles.wrapping_sub(self.last_systick_cycles);
        self.last_systick_cycles = core_cycles;

        if self.syst_csr & SYST_CSR_ENABLE == 0 {
            return;
        }

        // Saturating downcast: a delta larger than u32 would imply a quantum
        // of 4-billion cycles which we don't support. Anything that big is
        // treated as u32::MAX and will still correctly trigger reloads.
        let mut rem: u32 = if delta > u32::MAX as u64 {
            u32::MAX
        } else {
            delta as u32
        };

        // ARMv8-M §B11.2.1: when CVR is zero at the start of a tick, the
        // counter loads RVR into CVR on that tick. No underflow pend fires
        // on this reload — pending is only asserted on the decrement-to-0
        // transition.
        //
        // Reached via two paths:
        //   1. Counter just enabled while CVR was zero (firmware preamble
        //      writes CVR=0 then CSR.ENABLE=1; see `isr_tail_chain_pendsv_
        //      systick`).
        //   2. Firmware wrote any value to CVR — hardware clears CVR to 0.
        // After a natural underflow below we set cvr=RVR explicitly, so
        // this path never handles the post-fire reload (which correctly
        // folds cvr+1 cycles into the loop body below).
        if rem > 0 && self.syst_cvr == 0 {
            self.syst_cvr = self.syst_rvr & SYST_24BIT_MASK;
            rem -= 1;
            // RVR=0 edge: counter stays at 0 indefinitely — ARMv8-M
            // §B11.2.1 describes the counter as stopped in that state.
            if self.syst_cvr == 0 {
                return;
            }
        }

        loop {
            if rem <= self.syst_cvr {
                self.syst_cvr -= rem;
                // Known gap (tech_debt.md): the decrement that transitions
                // CVR exactly to 0 in this branch should fire per ARMv8-M
                // §B11.2.1 but doesn't. Adding the fire here is
                // silicon-accurate in isolation, but interacts with the
                // cold-ISR cycle-model residual (HLD §9 Future Work, main
                // instruction costs over-count by ~3 cycles) to split the
                // ISR oracle's unified +3 residual into +3/-3, reducing
                // signal clarity. Deferred until the cold-ISR residual
                // lands.
                break;
            }
            // Underflow with full reload in this advance: consume `cvr`
            // cycles to reach 0 (firing on the transition) plus 1 reload
            // cycle (no fire). `cvr + 1` consumed, cvr restored from RVR.
            rem -= self.syst_cvr + 1;
            self.syst_cvr = self.syst_rvr & SYST_24BIT_MASK;
            self.syst_csr |= SYST_CSR_COUNTFLAG;
            if self.syst_csr & SYST_CSR_TICKINT != 0 {
                self.pend_systick();
            }
            // When RVR=0 we fire the single underflow for this advance but do
            // NOT latch a stopped state. Firmware that leaves RVR=0 with
            // ENABLE=1 will see one COUNTFLAG+PENDSTSET per quantum. Real
            // Armv8-M §B11.2.1 stops the counter; follow-up if firmware relies
            // on that. The `break` is required here to prevent an infinite
            // loop within this call when `rem > 0` and CVR has just reloaded
            // to 0.
            if (self.syst_rvr & SYST_24BIT_MASK) == 0 {
                break;
            }
        }
    }

    /// Set ICSR.PENDSTSET (bit 26) — SysTick exception (#15) pending.
    /// ARMv8-M §B3.2.4. This is the architectural mechanism by which
    /// firmware (and the exception-dispatch infrastructure) observes a
    /// SysTick pending state.
    pub fn pend_systick(&mut self) {
        self.icsr |= ICSR_PENDSTSET;
    }
}

/// Bits 20..32 of NVIC_ISER1 / ICER1 / ICPR1 correspond to IRQ numbers
/// 52..63 which are not implemented on RP2350. Restrict software writes
/// so those bits never latch. `ISPR1` bits 32..51 (IRQs 46..51) are
/// valid software-self-pend targets per datasheet §3.2 note.
#[inline]
pub(crate) fn nvic_word1_valid_mask() -> u32 {
    // IRQs 32..52 → bits 0..20 of word 1.
    const VALID_BITS: u32 = crate::irq::IRQ_COUNT - 32;
    (1u32 << VALID_BITS) - 1
}

#[cfg(test)]
mod tests {
    use super::*;

    #[test]
    fn test_cpuid_read() {
        let mut ppb = Ppb::default();
        assert_eq!(ppb.read32(0xE000_ED00), 0x411F_D210);
    }

    #[test]
    fn test_vtor_roundtrip() {
        let mut ppb = Ppb::default();
        ppb.write32(0xE000_ED08, 0x200);
        assert_eq!(ppb.read32(0xE000_ED08), 0x200);
    }

    #[test]
    fn test_vtor_alignment() {
        let mut ppb = Ppb::default();
        ppb.write32(0xE000_ED08, 0x201);
        assert_eq!(ppb.read32(0xE000_ED08), 0x200);
    }

    #[test]
    fn test_shpr_roundtrip() {
        let mut ppb = Ppb::default();
        // Write SHPR1 with packed bytes: priorities 0x20, 0x40, 0x60, 0xE0
        let val = u32::from_le_bytes([0x20, 0x40, 0x60, 0xE0]);
        ppb.write32(0xE000_ED18, val);
        assert_eq!(ppb.read32(0xE000_ED18), val);

        // Verify individual bytes (only bits [7:5] survive)
        assert_eq!(ppb.shpr[0], 0x20);
        assert_eq!(ppb.shpr[1], 0x40);
        assert_eq!(ppb.shpr[2], 0x60);
        assert_eq!(ppb.shpr[3], 0xE0);
    }

    #[test]
    fn test_cfsr_write_one_to_clear() {
        let mut ppb = Ppb {
            cfsr: 0xFF,
            ..Ppb::default()
        };
        ppb.write32(0xE000_ED28, 0x0F);
        assert_eq!(ppb.read32(0xE000_ED28), 0xF0);
    }

    // --- ICSR W1S/W1C semantics (ARMv8-M §B3.2.4) ---

    #[test]
    fn test_icsr_pendsv_set_w1s() {
        let mut ppb = Ppb::default();
        ppb.write32(0xE000_ED04, ICSR_PENDSVSET);
        assert_ne!(ppb.read32(0xE000_ED04) & ICSR_PENDSVSET, 0);
    }

    #[test]
    fn test_icsr_write_zero_preserves_set_bit() {
        let mut ppb = Ppb {
            icsr: ICSR_PENDSVSET,
            ..Ppb::default()
        };
        // Writing 0 to PENDSVSET must NOT clear it (W1S — write 0 ignored).
        ppb.write32(0xE000_ED04, 0);
        assert_ne!(ppb.read32(0xE000_ED04) & ICSR_PENDSVSET, 0);
    }

    #[test]
    fn test_icsr_pendsv_clr_clears_set() {
        let mut ppb = Ppb {
            icsr: ICSR_PENDSVSET,
            ..Ppb::default()
        };
        ppb.write32(0xE000_ED04, ICSR_PENDSVCLR);
        assert_eq!(ppb.read32(0xE000_ED04) & ICSR_PENDSVSET, 0);
    }

    #[test]
    fn test_icsr_pendst_set_w1s() {
        let mut ppb = Ppb::default();
        ppb.write32(0xE000_ED04, ICSR_PENDSTSET);
        assert_ne!(ppb.read32(0xE000_ED04) & ICSR_PENDSTSET, 0);
    }

    #[test]
    fn test_icsr_pendst_clr_clears_set() {
        let mut ppb = Ppb {
            icsr: ICSR_PENDSTSET,
            ..Ppb::default()
        };
        ppb.write32(0xE000_ED04, ICSR_PENDSTCLR);
        assert_eq!(ppb.read32(0xE000_ED04) & ICSR_PENDSTSET, 0);
    }

    #[test]
    fn test_icsr_set_and_clr_simultaneous_clr_wins() {
        // ARMv8-M §B3.2.4: if both SET and CLR bits are written as 1 in the
        // same store, the CLR takes effect and the exception is NOT pended.
        let mut ppb = Ppb::default();
        ppb.write32(0xE000_ED04, ICSR_PENDSVSET | ICSR_PENDSVCLR);
        assert_eq!(ppb.read32(0xE000_ED04) & ICSR_PENDSVSET, 0);
    }

    #[test]
    fn test_icsr_nmipendset_w1s() {
        let mut ppb = Ppb::default();
        ppb.write32(0xE000_ED04, ICSR_NMIPENDSET);
        assert_ne!(ppb.read32(0xE000_ED04) & ICSR_NMIPENDSET, 0);
    }

    #[test]
    fn test_exception_priority() {
        let mut ppb = Ppb::default();
        // HardFault is fixed at -1
        assert_eq!(ppb.exception_priority(3), -1);

        // Set exception 4 (MemManage) priority to 0xA0 via SHPR1
        ppb.write32(0xE000_ED18, u32::from_le_bytes([0xA0, 0, 0, 0]));
        assert_eq!(ppb.exception_priority(4), 0xA0_u8 as i16);
    }

    // -------------------------------------------------------------------
    // NVIC register banks (Phase 0a)
    //
    // Per HLD V5 §4.1.2 and §8: per-core ISER / ICER / ISPR / ICPR /
    // IABR / IPR covering 52 IRQs. All 52 bits writable in ISPR (software
    // self-pend on 46..=51 per datasheet §3.2 note).
    // -------------------------------------------------------------------

    const NVIC_ISER0: u32 = 0xE000_E100;
    const NVIC_ISER1: u32 = 0xE000_E104;
    const NVIC_ICER0: u32 = 0xE000_E180;
    const NVIC_ICER1: u32 = 0xE000_E184;
    const NVIC_ISPR0: u32 = 0xE000_E200;
    const NVIC_ISPR1: u32 = 0xE000_E204;
    const NVIC_ICPR0: u32 = 0xE000_E280;
    const NVIC_ICPR1: u32 = 0xE000_E284;
    const NVIC_IABR0: u32 = 0xE000_E300;
    const NVIC_IPR0: u32 = 0xE000_E400;

    #[test]
    fn test_nvic_word1_icer_and_icpr_work_on_high_irqs() {
        // IRQs 32..=51 live in word 1. ICER1 and ICPR1 are the high-half
        // clear paths — exercise the same round-trip shape as the
        // word-0 tests.
        let mut ppb = Ppb::default();
        ppb.write32(NVIC_ISER1, 0x0000_000F); // enable IRQs 32..35
        ppb.write32(NVIC_ICER1, 0x0000_0005); // clear bits 32 and 34
        assert_eq!(
            ppb.read32(NVIC_ISER1),
            0x0000_000A,
            "ICER1 must clear matching bits in the IRQ>=32 half"
        );

        ppb.write32(NVIC_ISPR1, 0x0000_0007); // pend 32..34
        ppb.write32(NVIC_ICPR1, 0x0000_0002); // clear IRQ 33
        assert_eq!(
            ppb.read32(NVIC_ISPR1),
            0x0000_0005,
            "ICPR1 must clear matching bits in the IRQ>=32 half"
        );
    }

    #[test]
    fn test_nvic_iser_write_read_round_trip() {
        let mut ppb = Ppb::default();
        // Writing ISER sets enable bits; reading returns the union.
        ppb.write32(NVIC_ISER0, 0x0000_0001); // enable IRQ 0
        ppb.write32(NVIC_ISER0, 0x0000_0080); // enable IRQ 7
        assert_eq!(
            ppb.read32(NVIC_ISER0),
            0x0000_0081,
            "ISER writes OR into the mask"
        );
    }

    #[test]
    fn test_nvic_iser_icer_alias_for_read() {
        let mut ppb = Ppb::default();
        ppb.write32(NVIC_ISER0, 0xAAAA_AAAA);
        // ICER0 read returns the same enable mask (ARMv8-M: ICER and
        // ISER are mirrors for reads).
        assert_eq!(ppb.read32(NVIC_ICER0), 0xAAAA_AAAA);
    }

    #[test]
    fn test_nvic_icer_clears_enable_bits() {
        let mut ppb = Ppb::default();
        ppb.write32(NVIC_ISER0, 0xFFFF_FFFF);
        ppb.write32(NVIC_ICER0, 0x0000_0FF0); // clear bits 4..11
        assert_eq!(ppb.read32(NVIC_ISER0), 0xFFFF_F00F);
    }

    #[test]
    fn test_nvic_ispr_write_read_round_trip() {
        let mut ppb = Ppb::default();
        ppb.write32(NVIC_ISPR0, 0x0000_0004); // pend IRQ 2
        assert_eq!(ppb.read32(NVIC_ISPR0), 0x0000_0004);
    }

    #[test]
    fn test_nvic_ispr_icpr_alias_for_read() {
        let mut ppb = Ppb::default();
        ppb.write32(NVIC_ISPR0, 0xCAFE_C0DE);
        assert_eq!(ppb.read32(NVIC_ICPR0), 0xCAFE_C0DE);
    }

    #[test]
    fn test_nvic_icpr_clears_pending_bits() {
        let mut ppb = Ppb::default();
        ppb.write32(NVIC_ISPR0, 0xFFFF_FFFF);
        ppb.write32(NVIC_ICPR0, 0x000F_0000);
        assert_eq!(ppb.read32(NVIC_ISPR0), 0xFFF0_FFFF);
    }

    #[test]
    fn test_nvic_iabr_read_only_mirrors_active() {
        // IABR writes are ignored; reads reflect the active bits which
        // are managed by `set_irq_active`. This test exercises the
        // write-ignore path and the read path separately.
        let mut ppb = Ppb::default();
        ppb.write32(NVIC_IABR0, 0xFFFF_FFFF);
        assert_eq!(
            ppb.read32(NVIC_IABR0),
            0,
            "IABR is read-only; write must be ignored"
        );

        ppb.set_irq_active(5);
        assert_eq!(
            ppb.read32(NVIC_IABR0),
            1 << 5,
            "IABR must reflect `set_irq_active` state"
        );
    }

    #[test]
    fn test_nvic_ipr_priority_byte_masking() {
        let mut ppb = Ppb::default();
        // Write IPR0 with four byte lanes: 0xFF, 0x80, 0x40, 0x20.
        // M33 priority mask is 0xE0 → lanes become 0xE0, 0x80, 0x40, 0x20.
        let val = u32::from_le_bytes([0xFF, 0x80, 0x40, 0x20]);
        ppb.write32(NVIC_IPR0, val);
        let read = ppb.read32(NVIC_IPR0);
        assert_eq!(
            read,
            u32::from_le_bytes([0xE0, 0x80, 0x40, 0x20]),
            "IPR bytes must be masked to 0xE0"
        );
    }

    #[test]
    fn test_nvic_ipr_lane_assignment_matches_exception_priority() {
        // NVIC_IPR0 byte-lane 0 corresponds to IRQ 0 → exception 16.
        // Assigning 0x80 to IRQ 3 should round-trip via exception_priority(19).
        let mut ppb = Ppb::default();
        let val = u32::from_le_bytes([0x00, 0x00, 0x00, 0x80]);
        ppb.write32(NVIC_IPR0, val);
        assert_eq!(
            ppb.exception_priority(16 + 3),
            0x80,
            "IRQ 3 priority (exception 19) must read 0x80"
        );
    }

    #[test]
    fn test_nvic_ispr_self_pend_bit_48_latches() {
        // Datasheet §3.2 note following Table 95: software may ISPR-pend
        // IRQs 46..=51 even though no peripheral drives them. Bit 48 in
        // ISPR1 is IRQ 48 (32 + 16).
        let mut ppb = Ppb::default();
        ppb.write32(NVIC_ISPR1, 1u32 << (48 - 32));
        assert_eq!(
            ppb.read32(NVIC_ISPR1) & (1u32 << (48 - 32)),
            1u32 << (48 - 32),
            "IRQ 48 software self-pend must latch in NVIC_ISPR1"
        );
    }

    #[test]
    fn test_nvic_iser1_bit_20_to_31_res0_for_spare_shims() {
        // IRQs 52..=63 do not exist on RP2350; writes must not latch.
        let mut ppb = Ppb::default();
        ppb.write32(NVIC_ISER1, 0xFFFF_FFFF);
        // Only bits 0..=19 (IRQs 32..=51) survive.
        assert_eq!(
            ppb.read32(NVIC_ISER1),
            0x000F_FFFF,
            "bits 20..=31 of NVIC_ISER1 are RES0"
        );
    }

    #[test]
    fn test_highest_priority_pending_irq_honours_enable() {
        let mut ppb = Ppb::default();
        // Setup via the production-path `merge_irq_pending` (the same
        // OR-into-NVIC_ISPR semantics the step path uses to absorb
        // peripheral-line bitmaps). Bit `irq` of the u64 == IRQ #irq.
        ppb.merge_irq_pending(1u64 << 10);
        // Not enabled → nothing to take.
        assert_eq!(ppb.highest_priority_pending_irq(), None);
        // Enable → exception 26 (IRQ 10) should be ready.
        ppb.write32(NVIC_ISER0, 1u32 << 10);
        assert_eq!(ppb.highest_priority_pending_irq(), Some(16 + 10));
    }

    #[test]
    fn test_highest_priority_pending_irq_picks_lowest_exc_on_tie() {
        let mut ppb = Ppb::default();
        // Both IRQ 5 and IRQ 10 pending-and-enabled at default priority 0
        // → IRQ 5 (exception 21) wins the tie.
        ppb.merge_irq_pending((1u64 << 5) | (1u64 << 10));
        ppb.write32(NVIC_ISER0, (1u32 << 5) | (1u32 << 10));
        assert_eq!(ppb.highest_priority_pending_irq(), Some(16 + 5));
    }

    #[test]
    fn test_highest_priority_pending_irq_prefers_numerical_lower_priority() {
        let mut ppb = Ppb::default();
        // IRQ 5 priority = 0x80; IRQ 10 priority = 0x40 (higher-priority =
        // lower numeric value). Both enabled+pending → IRQ 10 wins.
        ppb.merge_irq_pending((1u64 << 5) | (1u64 << 10));
        ppb.write32(NVIC_ISER0, (1u32 << 5) | (1u32 << 10));
        // IPR0 byte-lanes: [IRQ0, IRQ1, IRQ2, IRQ3]
        // IPR1 byte-lanes: [IRQ4, IRQ5, IRQ6, IRQ7]
        // IPR2 byte-lanes: [IRQ8, IRQ9, IRQ10, IRQ11]
        ppb.write32(
            0xE000_E404, // IPR1
            u32::from_le_bytes([0, 0x80, 0, 0]),
        );
        ppb.write32(
            0xE000_E408, // IPR2
            u32::from_le_bytes([0, 0, 0x40, 0]),
        );
        assert_eq!(
            ppb.highest_priority_pending_irq(),
            Some(16 + 10),
            "IRQ 10 (priority 0x40) must outrank IRQ 5 (priority 0x80)"
        );
    }

    #[test]
    fn test_nvic_stub_returns_zero_for_unmapped_registers() {
        let mut ppb = Ppb::default();
        // 0xE000_E120 — inside the NVIC address block but not mapped to
        // any register. Reads must return 0.
        assert_eq!(ppb.read32(0xE000_E120), 0);
        // Writes are silent no-ops — exercising the catch-all match arm.
        ppb.write32(0xE000_E120, 0xFFFF_FFFF);
        assert_eq!(ppb.read32(0xE000_E120), 0);
    }

    #[test]
    fn test_clear_active_drops_iabr_bit() {
        let mut ppb = Ppb::default();
        ppb.set_irq_active(7);
        assert_ne!(ppb.nvic_iabr[0].load(Ordering::Relaxed) & (1u32 << 7), 0);
        ppb.clear_active(16 + 7);
        assert_eq!(ppb.nvic_iabr[0].load(Ordering::Relaxed) & (1u32 << 7), 0);
    }

    #[test]
    fn test_systick_stub_returns_zero() {
        let mut ppb = Ppb::default();
        // SYST_CSR at 0xE000E010
        assert_eq!(ppb.read32(0xE000_E010), 0);
    }

    #[test]
    fn test_sau_type_returns_8() {
        let mut ppb = Ppb::default();
        assert_eq!(ppb.read32(0xE000_EDD4), 8);
    }

    #[test]
    fn test_sau_ctrl_roundtrip() {
        let mut ppb = Ppb::default();
        assert_eq!(ppb.read32(0xE000_EDD0), 0);
        ppb.write32(0xE000_EDD0, 1);
        assert_eq!(ppb.read32(0xE000_EDD0), 1);
    }

    #[test]
    fn test_sau_rnr_masks_to_3_bits() {
        let mut ppb = Ppb::default();
        ppb.write32(0xE000_EDD8, 0xFF);
        assert_eq!(ppb.read32(0xE000_EDD8), 7);
    }

    #[test]
    fn test_sau_region_roundtrip() {
        let mut ppb = Ppb::default();
        // Select region 3
        ppb.write32(0xE000_EDD8, 3);
        // Write RBAR and RLAR
        ppb.write32(0xE000_EDDC, 0x1000_4787);
        ppb.write32(0xE000_EDE0, 0x0000_7FE1);
        // Read back: RBAR has low 5 bits masked
        assert_eq!(ppb.read32(0xE000_EDDC), 0x1000_4780);
        assert_eq!(ppb.read32(0xE000_EDE0), 0x0000_7FE1);
        // Other regions remain zero
        ppb.write32(0xE000_EDD8, 0);
        assert_eq!(ppb.read32(0xE000_EDDC), 0);
        assert_eq!(ppb.read32(0xE000_EDE0), 0);
    }

    #[test]
    fn test_sau_type_write_ignored() {
        let mut ppb = Ppb::default();
        ppb.write32(0xE000_EDD4, 0xDEAD);
        assert_eq!(ppb.read32(0xE000_EDD4), 8);
    }

    // ----------------------------------------------------------------
    // FP extension registers (Phase 7 Stage B)
    // ----------------------------------------------------------------

    #[test]
    fn test_fpccr_reset_value() {
        let mut ppb = Ppb::default();
        assert_eq!(ppb.read32(0xE000_EF34), 0xC000_0000);
        assert_eq!(ppb.fpccr & FPCCR_ASPEN, FPCCR_ASPEN);
        assert_eq!(ppb.fpccr & FPCCR_LSPEN, FPCCR_LSPEN);
        assert_eq!(ppb.fpccr & FPCCR_LSPACT, 0);
    }

    #[test]
    fn test_fpccr_roundtrip() {
        let mut ppb = Ppb::default();
        ppb.write32(0xE000_EF34, 0xDEAD_BEEF);
        assert_eq!(ppb.read32(0xE000_EF34), 0xDEAD_BEEF);
    }

    #[test]
    fn test_fpcar_alignment_mask() {
        let mut ppb = Ppb::default();
        ppb.write32(0xE000_EF38, 0x2000_1007);
        // Bits [2:0] are forced to 0.
        assert_eq!(ppb.read32(0xE000_EF38), 0x2000_1000);
    }

    #[test]
    fn test_fpdscr_roundtrip() {
        let mut ppb = Ppb::default();
        // Set AHP=1, DN=1, FZ=1, RMODE=10 (round toward -inf).
        ppb.write32(
            0xE000_EF3C,
            (1 << 26) | (1 << 25) | (1 << 24) | (0b10 << 22),
        );
        assert_eq!(
            ppb.read32(0xE000_EF3C),
            (1 << 26) | (1 << 25) | (1 << 24) | (0b10 << 22)
        );
    }

    #[test]
    fn test_sau_bootrom_region7_setup() {
        // Reproduces the bootrom's SAU setup: region 7 with
        // RBAR=0x4787, RLAR=0x7FE1 (Secure, enabled)
        let mut ppb = Ppb::default();
        ppb.write32(0xE000_EDD0, 1); // SAU_CTRL = enable
        ppb.write32(0xE000_EDD8, 7); // SAU_RNR = region 7
        ppb.write32(0xE000_EDDC, 0x4787); // SAU_RBAR
        ppb.write32(0xE000_EDE0, 0x7FE1); // SAU_RLAR
        // Verify readback
        assert_eq!(ppb.read32(0xE000_EDDC), 0x4780); // RBAR low 5 bits masked
        assert_eq!(ppb.read32(0xE000_EDE0), 0x7FE1);
    }

    // ----------------------------------------------------------------
    // DWT CYCCNT + DEMCR (Quantum Execution Model Stage 2)
    // ----------------------------------------------------------------

    #[test]
    fn test_dwt_ctrl_roundtrip_cyccntena() {
        let mut ppb = Ppb::default();
        // Bit 0 = CYCCNTENA. Reset is 0.
        assert_eq!(ppb.read32(0xE000_1000), 0);
        ppb.write32(0xE000_1000, 1);
        assert_eq!(ppb.read32(0xE000_1000), 1);
    }

    #[test]
    fn test_demcr_roundtrip_trcena() {
        let mut ppb = Ppb::default();
        // Bit 24 = TRCENA. Reset is 0.
        assert_eq!(ppb.read32(0xE000_EDFC), 0);
        ppb.write32(0xE000_EDFC, 1 << 24);
        assert_eq!(ppb.read32(0xE000_EDFC), 1 << 24);
    }

    #[test]
    fn test_cyccnt_read_after_write_tracks_elapsed_cycles() {
        let mut ppb = Ppb::default();
        // Enable DWT: TRCENA + CYCCNTENA
        ppb.write32(0xE000_EDFC, 1 << 24);
        ppb.write32(0xE000_1000, 1);

        // Publish core cycle count, then write CYCCNT = 1000.
        ppb.update_latest_cycles(500);
        ppb.write32(0xE000_1004, 1000);

        // Read immediately: elapsed = 0 → returns 1000.
        assert_eq!(ppb.read_cyccnt(500), 1000);

        // Advance 250 cycles and read: returns 1250.
        assert_eq!(ppb.read_cyccnt(750), 1250);
    }

    #[test]
    fn test_cyccnt_disabled_returns_stored_base() {
        let mut ppb = Ppb::default();
        // TRCENA on, CYCCNTENA off.
        ppb.write32(0xE000_EDFC, 1 << 24);
        ppb.update_latest_cycles(0);
        ppb.write32(0xE000_1004, 1234);
        // CYCCNTENA=0: read returns stored base (no live cycle contribution).
        assert_eq!(ppb.read_cyccnt(999), 1234);
    }

    #[test]
    fn test_cyccnt_trcena_gates_dwt() {
        let mut ppb = Ppb::default();
        // CYCCNTENA on but TRCENA off — DWT is off entirely.
        ppb.write32(0xE000_1000, 1);
        ppb.update_latest_cycles(0);
        ppb.write32(0xE000_1004, 42);
        assert_eq!(
            ppb.read_cyccnt(999),
            42,
            "TRCENA=0 must gate CYCCNT reads to the stored base"
        );
    }

    // ----------------------------------------------------------------
    // SysTick (Quantum Execution Model Stage 2)
    // ----------------------------------------------------------------

    #[test]
    fn test_systick_single_underflow() {
        let mut ppb = Ppb::default();
        // Enable, CLKSOURCE=processor, TICKINT=0. Write via CSR to exercise
        // the register path; CVR must be set via the field (a write to CVR
        // always clears it, per ARMv8-M).
        ppb.write32(0xE000_E010, 1 | (1 << 2));
        ppb.write32(0xE000_E014, 100); // RVR = 100
        ppb.syst_cvr = 50;
        ppb.last_systick_cycles = 0;

        ppb.systick_advance(51); // one underflow
        // COUNTFLAG set
        assert_ne!(
            ppb.syst_csr & (1 << 16),
            0,
            "COUNTFLAG must be set on underflow"
        );
        // After 51 decrements from 50: decrement 51 steps. The pseudocode:
        // rem=51, cvr=50: rem > cvr (51 > 50) → rem -= cvr+1 (51-51=0), cvr = RVR (100).
        // Loop: rem <= cvr (0 <= 100) → cvr -= 0 → cvr = 100.
        assert_eq!(
            ppb.syst_cvr, 100,
            "CVR reloads to RVR after exactly one underflow"
        );
        // SysTick pending bit set? TICKINT=0, so ICSR.PENDSTSET must NOT be set.
        assert_eq!(
            ppb.icsr & (1 << 26),
            0,
            "TICKINT=0: ICSR.PENDSTSET must remain clear"
        );
    }

    #[test]
    fn test_systick_multi_reload() {
        let mut ppb = Ppb::default();
        ppb.write32(0xE000_E010, 1 | (1 << 2)); // ENABLE + CLKSOURCE
        ppb.write32(0xE000_E014, 10); // RVR = 10
        ppb.syst_cvr = 5;
        ppb.last_systick_cycles = 0;

        // 50 cycles: rem=50, cvr=5. First pass: 50 > 5 → rem=50-6=44, cvr=10.
        // Next: 44 > 10 → rem=33, cvr=10. 33>10 → rem=22, cvr=10. 22>10 → rem=11, cvr=10.
        // 11>10 → rem=0, cvr=10. 0 <= 10 → cvr -= 0 → cvr=10. Five reloads total.
        ppb.systick_advance(50);
        assert_ne!(ppb.syst_csr & (1 << 16), 0, "COUNTFLAG must be set");
        assert_eq!(ppb.syst_cvr, 10, "CVR should be RVR after multi-reload");
    }

    #[test]
    fn test_systick_cvr_zero_reloads_without_fire_on_first_tick() {
        // ARMv8-M §B11.2.1: CVR=0 at start of a tick means the counter
        // LOADS RVR into CVR on that tick — no underflow pend fires on
        // the reload. Pending only fires on the cvr→0 decrement
        // transition. Regression test for the pre-fix bug where
        // `systick_advance(1)` with CVR=0, RVR=4 fired an underflow
        // immediately (should take RVR+1=5 cycles).
        let mut ppb = Ppb::default();
        ppb.write32(0xE000_E010, 1 | (1 << 1) | (1 << 2)); // ENABLE+TICKINT+CLKSOURCE
        ppb.write32(0xE000_E014, 4); // RVR=4
        ppb.syst_cvr = 0;
        ppb.last_systick_cycles = 0;

        // 1 tick: reload CVR from RVR. No fire.
        ppb.systick_advance(1);
        assert_eq!(ppb.syst_cvr, 4, "CVR must reload to RVR on first tick");
        assert_eq!(
            ppb.syst_csr & (1 << 16),
            0,
            "COUNTFLAG must NOT be set on the reload tick"
        );
        assert_eq!(
            ppb.icsr & (1 << 26),
            0,
            "ICSR.PENDSTSET must NOT be set on the reload tick"
        );

        // 1 more tick past the reload (delta=1 from cumulative core_cycles=2).
        // cvr decrements 4→3. Still no fire.
        ppb.systick_advance(2);
        assert_eq!(ppb.syst_cvr, 3, "CVR decremented one past reload");
        assert_eq!(ppb.syst_csr & (1 << 16), 0, "No fire until cvr→0");

        // After RVR+1 total cycles (core_cycles=5), silicon would fire on
        // the 1→0 transition. We assert the cvr value lands at 0 — the
        // `cvr→0 via subtraction fires` path is a known gap (tech_debt).
        ppb.systick_advance(5);
        assert_eq!(
            ppb.syst_cvr, 0,
            "CVR reaches 0 after RVR+1 total cycles from initial CVR=0"
        );
    }

    #[test]
    fn test_systick_cvr_zero_rvr_zero_counter_stops() {
        // ARMv8-M §B11.2.1: RVR=0 stops the counter (CVR stays at 0,
        // never fires).
        let mut ppb = Ppb::default();
        ppb.write32(0xE000_E010, 1 | (1 << 1) | (1 << 2));
        ppb.write32(0xE000_E014, 0); // RVR=0
        ppb.syst_cvr = 0;
        ppb.last_systick_cycles = 0;

        ppb.systick_advance(1000);
        assert_eq!(ppb.syst_cvr, 0, "CVR stays at 0 with RVR=0");
        assert_eq!(
            ppb.icsr & (1 << 26),
            0,
            "RVR=0 must not fire any SysTick pending"
        );
    }

    #[test]
    fn test_systick_disabled_does_not_tick() {
        let mut ppb = Ppb::default();
        // ENABLE=0
        ppb.write32(0xE000_E010, 1 << 2); // CLKSOURCE only; ENABLE=0
        ppb.write32(0xE000_E014, 100);
        ppb.syst_cvr = 50;
        ppb.last_systick_cycles = 0;

        ppb.systick_advance(200); // would underflow twice if enabled
        assert_eq!(ppb.syst_cvr, 50, "CVR must not change when ENABLE=0");
        assert_eq!(
            ppb.syst_csr & (1 << 16),
            0,
            "COUNTFLAG must not be set when ENABLE=0"
        );
    }

    #[test]
    fn test_systick_countflag_read_clears() {
        let mut ppb = Ppb::default();
        ppb.write32(0xE000_E010, 1 | (1 << 2));
        ppb.write32(0xE000_E014, 100);
        ppb.syst_cvr = 50;
        ppb.last_systick_cycles = 0;

        ppb.systick_advance(60); // underflow
        // First read of CSR: COUNTFLAG=1
        let first = ppb.read32(0xE000_E010);
        assert_ne!(first & (1 << 16), 0, "First CSR read must show COUNTFLAG=1");

        // Second read: COUNTFLAG should be cleared
        let second = ppb.read32(0xE000_E010);
        assert_eq!(
            second & (1 << 16),
            0,
            "Second CSR read must show COUNTFLAG=0"
        );
        // ENABLE/CLKSOURCE bits must still be readable
        assert_ne!(second & 1, 0, "ENABLE must remain set");
    }

    #[test]
    fn test_systick_tickint_pends_exception() {
        let mut ppb = Ppb::default();
        // ENABLE + TICKINT + CLKSOURCE
        ppb.write32(0xE000_E010, 1 | (1 << 1) | (1 << 2));
        ppb.write32(0xE000_E014, 100);
        ppb.syst_cvr = 50;
        ppb.last_systick_cycles = 0;

        ppb.systick_advance(60); // underflow
        // ICSR.PENDSTSET (bit 26) must be set by pend_systick().
        assert_ne!(
            ppb.icsr & (1 << 26),
            0,
            "TICKINT=1 + underflow must set ICSR.PENDSTSET"
        );
    }

    #[test]
    fn test_systick_cvr_write_clears_cvr_and_countflag() {
        let mut ppb = Ppb::default();
        ppb.write32(0xE000_E010, 1 | (1 << 2));
        ppb.write32(0xE000_E014, 100);
        ppb.syst_cvr = 50;
        ppb.last_systick_cycles = 0;

        ppb.systick_advance(60); // underflow; COUNTFLAG=1
        assert_ne!(ppb.syst_csr & (1 << 16), 0);

        // Write CVR: hardware spec clears CVR and COUNTFLAG (any value).
        ppb.write32(0xE000_E018, 0x1234_5678);
        assert_eq!(ppb.syst_cvr, 0, "CVR write clears CVR");
        assert_eq!(ppb.syst_csr & (1 << 16), 0, "CVR write clears COUNTFLAG");
    }

    #[test]
    fn test_systick_cvr_masks_to_24_bits() {
        let mut ppb = Ppb::default();
        // CVR is 24-bit. A write of 0xFF_FFFF stores 0xFF_FFFF;
        // but since writes-to-CVR always clear the register per the spec,
        // the value stored is 0, not the input. Instead, check RVR.
        ppb.write32(0xE000_E014, 0xFFFF_FFFF); // RVR
        assert_eq!(
            ppb.read32(0xE000_E014),
            0x00FF_FFFF,
            "RVR read must be masked to 24 bits"
        );
    }
}
