# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../rtl" \
"tb_func_synth.v" \

sv xil_defaultlib  --include "../../../../../rtl" \
"../../../../../tb/lift_movement_emulator.sv" \
"../../../../../tb/tb_top.sv" \

# Do not sort compile order
nosort
