{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 01:46:22 2009 " "Info: Processing started: Wed Oct 21 01:46:22 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seqchk -c seqchk " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off seqchk -c seqchk" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/seq_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RTL/seq_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 seq_gen " "Info: Found entity 1: seq_gen" {  } { { "RTL/seq_gen.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seq_gen.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/seqchk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RTL/seqchk.v" { { "Info" "ISGN_ENTITY_NAME" "1 seqchk " "Info: Found entity 1: seqchk" {  } { { "RTL/seqchk.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seqchk.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "seqchk " "Info: Elaborating entity \"seqchk\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq_gen seq_gen:u_seq_gen " "Info: Elaborating entity \"seq_gen\" for hierarchy \"seq_gen:u_seq_gen\"" {  } { { "RTL/seqchk.v" "u_seq_gen" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seqchk.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "counter\[3\] seq_gen.v(70) " "Error (10028): Can't resolve multiple constant drivers for net \"counter\[3\]\" at seq_gen.v(70)" {  } { { "RTL/seq_gen.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seq_gen.v" 70 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "seq_gen.v(61) " "Error (10029): Constant driver at seq_gen.v(61)" {  } { { "RTL/seq_gen.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seq_gen.v" 61 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "counter\[2\] seq_gen.v(70) " "Error (10028): Can't resolve multiple constant drivers for net \"counter\[2\]\" at seq_gen.v(70)" {  } { { "RTL/seq_gen.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seq_gen.v" 70 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "counter\[1\] seq_gen.v(70) " "Error (10028): Can't resolve multiple constant drivers for net \"counter\[1\]\" at seq_gen.v(70)" {  } { { "RTL/seq_gen.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seq_gen.v" 70 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "counter\[0\] seq_gen.v(70) " "Error (10028): Can't resolve multiple constant drivers for net \"counter\[0\]\" at seq_gen.v(70)" {  } { { "RTL/seq_gen.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seq_gen.v" 70 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "seq_gen:u_seq_gen " "Error: Can't elaborate user hierarchy \"seq_gen:u_seq_gen\"" {  } { { "RTL/seqchk.v" "u_seq_gen" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/seqchk/RTL/seqchk.v" 74 0 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 6 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Allocated 135 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 21 01:46:23 2009 " "Error: Processing ended: Wed Oct 21 01:46:23 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
