#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May  9 17:32:25 2019
# Process ID: 14596
# Current directory: C:/Users/Antonio/Desktop/labo8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15296 C:\Users\Antonio\Desktop\labo8\labo8.xpr
# Log file: C:/Users/Antonio/Desktop/labo8/vivado.log
# Journal file: C:/Users/Antonio/Desktop/labo8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Antonio/Desktop/labo8/labo8.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_mips_top.tcl
close [ open C:/Users/Antonio/Desktop/labo8/labo8.srcs/sources_1/new/SoC_fpga.v w ]
add_files C:/Users/Antonio/Desktop/labo8/labo8.srcs/sources_1/new/SoC_fpga.v
update_compile_order -fileset sources_1
close_sim
launch_simulation
source tb_mips_top.tcl
close_sim
launch_simulation
source tb_mips_top.tcl
synth_design -rtl -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top datapath [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
close_design
close_sim
launch_simulation
source tb_mips_top.tcl
synth_design -rtl -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mips [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top SoC [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
close_sim
launch_simulation
source tb_mips_top.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_SoC [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_SoC.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_sim simulation_5
close_sim
close_sim
close_design
launch_simulation
source tb_SoC.tcl
close_sim
launch_simulation
source tb_SoC.tcl
close_sim
launch_simulation
launch_simulation
source tb_SoC.tcl
run 10 us
run 10 us
run 10 us
run 10 us
close_sim
launch_simulation
source tb_SoC.tcl
run all
close_sim
launch_simulation
source tb_SoC.tcl
close_sim
launch_simulation
source tb_SoC.tcl
run all
close_sim
launch_simulation
source tb_SoC.tcl
close_sim
launch_simulation
source tb_SoC.tcl
close_sim
launch_simulation
source tb_SoC.tcl
run all
run 10 us
close_sim
launch_simulation
source tb_SoC.tcl
close_sim
launch_simulation
source tb_SoC.tcl
run all
close_sim
launch_simulation
source tb_SoC.tcl
run all
run all
run 10 us
close_sim
launch_simulation
source tb_SoC.tcl
run all
close_sim
launch_simulation
source tb_SoC.tcl
run all
close_sim
launch_simulation
source tb_SoC.tcl
close_sim
launch_simulation
source tb_SoC.tcl
close_sim
launch_simulation
source tb_SoC.tcl
close_sim
launch_simulation
source tb_SoC.tcl
run all
restart
run all
restart
run all
restart
run all
close_sim
launch_simulation
source tb_SoC.tcl
run all
add_files -norecurse {{C:/Users/Antonio/Documents/5th year/CmpE 140/Labs/basys3_utility_modules/button_debouncer.v} {C:/Users/Antonio/Documents/5th year/CmpE 140/Labs/basys3_utility_modules/led_mux.v} {C:/Users/Antonio/Documents/5th year/CmpE 140/Labs/basys3_utility_modules/bcd_to_7seg.v} {C:/Users/Antonio/Documents/5th year/CmpE 140/Labs/basys3_utility_modules/clk_gen.v} {C:/Users/Antonio/Documents/5th year/CmpE 140/Labs/basys3_utility_modules/hex_to_7seg.v}}
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
close_sim
launch_simulation
source tb_SoC.tcl
current_wave_config {Untitled 26}
add_wave {{/tb_SoC/DUT/mips_top/dp/rf}} 
restart
run all
restart
relaunch_sim
close_sim
launch_simulation
source tb_SoC.tcl
run all
current_wave_config {Untitled 27}
add_wave {{/tb_SoC/DUT/rd_dm}} 
current_wave_config {Untitled 27}
add_wave {{/tb_SoC/DUT/mips_top/dp/rf/we}} 
restart
run all
current_wave_config {Untitled 27}
add_wave {{/tb_SoC/DUT/mips_top/dp/rf/wd}} 
current_wave_config {Untitled 27}
add_wave {{/tb_SoC/DUT/mips_top/dp/rf/wa}} 
restart
run all
current_wave_config {Untitled 27}
add_wave {{/tb_SoC/DUT/mips_top/dp/rf/rf}} 
restart
run all
relaunch_sim
close_sim
launch_simulation
source tb_SoC.tcl
close_sim
launch_simulation
source tb_SoC.tcl
run all
close_sim
