<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Wed Jul 15 00:50:47 PDT 2015</date>
  <user>vnandaku</user>
  <sip_name>138</sip_name>
  <sip_variation>528</sip_variation>
  <sip_variation_id>528</sip_variation_id>
  <sip_reldate>2015WW29</sip_reldate>
  <sip_milestone>1p0</sip_milestone>
  <sip_relver>PICr8</sip_relver>
  <sip_relname>ALL_2015WW29_R1p0_PICr8</sip_relname>
  <sip_owner>vnandaku</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>1917</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
<h2>RTL Updates:</h2>
   <dl>
      <dt>HSDs: <dt>
      <dd>1. <a href="https://hsdes.intel.com/home/default.html#article?id=1204977900">1204977900 , "(PCR) New VISA signals for SBR"</a>:
            The following new VISA signals are now exposed for fabric specs with PGCBENABLED=1. 
            sbcpwrgt.i_pgcbunit.i_pgcbfsm.pgcb_visa[4:0]
            sbcpwrgt.i_pgcbunit.i_pgcbfsm.pgcb_visa[5]
            sbcpwrgt.i_pgcbunit.i_pgcbfsm.pgcb_visa[6]
            sbcpwrgt.i_pgcbunit.i_pgcbfsm.pgcb_visa[7]
            sbcpwrgt.i_pgcbunit.i_pgcbfsm.pgcb_visa[8]
            sbcpwrgt.i_pgcbunit.i_pgcbfsm.pgcb_visa[9]
            sbcpwrgt.i_pgcbunit.i_pgcbfsm.pgcb_visa[11:10]
            sbcpwrgt.i_pgcbunit.i_pgcbfsm.pgcb_visa[12]
            sbcpwrgt.i_pgcbunit.i_pgcbfsm.pgcb_visa[13]
            sbcpwrgt.i_pgcbunit.i_pgcbfsm.pgcb_visa[19]
            sbcpwrgt.i_pgcbunit.i_pgcbfsm.pgcb_visa[20]
            Per-port cg_en and int_pok signals were also added for all configs.
</dd> 
      <dd>2. <a href="https://hsdes.intel.com/home/default.html#article?id=1204688654">1204688654 , "(PCR) Gen2.1r6: SBR Pok Override capability"</a>:
            A new fabric spec parameter was created, POK_OVRD_EN. When set, this parameter enables the exposure of per-port POK-override pins at the top-level of the router (e.g., p0_pok_ovrd, …, pN_pok_ovrd, …, p15_pok_ovrd). The pN_pok_ovrd pin allows the SOC user to force the pok signal on port N to a value of 0, overriding the POK value assigned via the pN_pok input. </dd>
      <dd>3. <a
href="https://hsdes.intel.com/home/default.html#article?id=1204688883">1204688883 , "(PCR) Gen2.1: IOSF-SB- Provide a repeater flop module with SBR release"</a>: An SB repeater module is now included as a separate corekit in the SBR release, that could be directly instantiated on SOCs with long physical distances between routers. A collage builder script is available in the sbr_repeaters folder in the IRR drop, and usage details are documented in a README file in the sbr_repeaters directory.  </dd>
      <dd>4. <a href="https://hsdes.intel.com/home/default.html#article?id=1404215572">1404215572 , "(PCR) VCS2014.12 support for  SVC, SBE and SBR"</a>: VCS 2014 was enabled for compile and tool runs.  </dd>
      <dd>5. <a href="https://hsdes.intel.com/home/default.html#article?id=1404286748">1404286748 , "IOSF Sideband Fabric Compiler migrating to new zircon rules 15.13.0"</a>: Migrating to zircon 15.13.0 from 14.47.0 for IPDS scoring. </dd>
      <dd>6. <a href="https://hsdes.intel.com/home/default.html/article?id=1404251920">1404251920 , "Mix of blocking and non-blocking assignments XPROP error in RTR Arbiter"</a>: These were assertions (not RTL issues). But were changed to make XPROP clean. </dd>
      <dd>7. <a href="https://hsdes.intel.com/home/default.html/article?id=1206399338">1206399338 , "functions in sbcfunc.vm has a coding style that potentially blocks x propagation"</a>: These were not real issues and there is a pending synopsis HSD for the XRPOP loop cases. But it’s fixed (rewritten) just to reduce customer complaints and to have a clean xprop report. </dd>
   </dl>

   <h2>Backend Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>

   <h2>Validation Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>        ]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
<p>None</p>        ]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
<h2>Integration Notes:</h2>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable CTECH library when synthesising the IP.</p>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable/behavior CTECH library when simulating the IP.</p>        ]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
<p> This SBR release uses the "IOSF SVC ver 2015WW28_1" version of SVC in IRR</p>
   <p>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360">https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360</a></p>
   <p>The first endpoint release with support for parity pins is IOSF_Sideband_Endpoint_ALL_2014WW31_R1p0_v5.</p>
   <p>The Zircon scores are uploaded to the IPDS dashboard for the SBR IP at <a href="https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=12686&IP_id=17319&milestone_filter=4&Ver_id=all&App_id=all&showlatest=0">https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=12686&IP_id=17319&milestone_filter=4&Ver_id=all&App_id=all&showlatest=0
              </a></p>          ]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
