// Seed: 1320633343
module module_0;
  wire id_1;
  module_3();
  wire id_2;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1
);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  uwire id_7 = 1;
  assign id_7 = id_6[1] - 1;
  module_0();
endmodule
module module_3;
  wire id_1, id_2 = id_2;
  assign id_1 = id_2;
  logic [7:0] id_3, id_4;
  always id_4[1 : 1] <= 1;
endmodule
