#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5be2fc4c0790 .scope module, "processor_verilog_tb" "processor_verilog_tb" 2 6;
 .timescale -9 -12;
v0x5be2fc5330f0_0 .var "clk", 0 0;
v0x5be2fc5331b0_0 .net "current_state", 2 0, L_0x5be2fc545a70;  1 drivers
v0x5be2fc5332a0_0 .net "data_output", 15 0, L_0x5be2fc50e650;  1 drivers
v0x5be2fc5333a0_0 .net "opcode_bus_output", 15 0, L_0x5be2fc50f570;  1 drivers
v0x5be2fc533470_0 .net "operand_bus_output", 15 0, L_0x5be2fc50b600;  1 drivers
v0x5be2fc533510_0 .net "pc_output", 15 0, L_0x5be2fc544eb0;  1 drivers
v0x5be2fc5335b0_0 .var "reset", 0 0;
E_0x5be2fc48e480 .event negedge, v0x5be2fc5117e0_0;
S_0x5be2fc4c1820 .scope module, "uut" "processor_verilog" 2 20, 3 12 0, S_0x5be2fc4c0790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 16 "data_output";
    .port_info 3 /OUTPUT 3 "current_state_output";
    .port_info 4 /OUTPUT 16 "pc_output";
    .port_info 5 /OUTPUT 16 "opcode_bus_output";
    .port_info 6 /OUTPUT 16 "operand_bus_output";
P_0x5be2fc50a880 .param/l "S1" 1 3 82, C4<001>;
P_0x5be2fc50a8c0 .param/l "S2" 1 3 83, C4<010>;
P_0x5be2fc50a900 .param/l "S3" 1 3 84, C4<011>;
P_0x5be2fc50a940 .param/l "S4" 1 3 85, C4<100>;
P_0x5be2fc50a980 .param/l "START" 1 3 81, C4<000>;
RS_0x7559bd6b3b58 .resolv tri, v0x5be2fc531330_0, L_0x5be2fc533ff0, L_0x5be2fc545750;
L_0x5be2fc50e650 .functor BUFZ 16, RS_0x7559bd6b3b58, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5be2fc50f570 .functor BUFZ 16, v0x5be2fc531d10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5be2fc50b600 .functor BUFZ 16, v0x5be2fc531db0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5be2fc545a70 .functor BUFZ 3, v0x5be2fc532380_0, C4<000>, C4<000>, C4<000>;
v0x5be2fc532240_0 .var "alu_read_enable", 0 0;
v0x5be2fc5322e0_0 .net "clk", 0 0, v0x5be2fc5330f0_0;  1 drivers
v0x5be2fc532380_0 .var "current_state", 2 0;
v0x5be2fc532420_0 .net "current_state_output", 2 0, L_0x5be2fc545a70;  alias, 1 drivers
v0x5be2fc532500_0 .net8 "data_bus", 15 0, RS_0x7559bd6b3b58;  3 drivers
v0x5be2fc532610_0 .net "data_output", 15 0, L_0x5be2fc50e650;  alias, 1 drivers
v0x5be2fc5326f0_0 .net "flags_bus", 3 0, v0x5be2fc511880_0;  1 drivers
v0x5be2fc5327b0_0 .var "next_state", 2 0;
v0x5be2fc532890_0 .net "opcode_bus", 15 0, v0x5be2fc531d10_0;  1 drivers
v0x5be2fc5329e0_0 .net "opcode_bus_output", 15 0, L_0x5be2fc50f570;  alias, 1 drivers
v0x5be2fc532ac0_0 .net "operand_bus", 15 0, v0x5be2fc531db0_0;  1 drivers
v0x5be2fc532c10_0 .net "operand_bus_output", 15 0, L_0x5be2fc50b600;  alias, 1 drivers
v0x5be2fc532cf0_0 .var "pc_enable", 0 0;
v0x5be2fc532d90_0 .net "pc_output", 15 0, L_0x5be2fc544eb0;  alias, 1 drivers
v0x5be2fc532e30_0 .var "pc_read_enable", 0 0;
v0x5be2fc532f00_0 .var "ram_read_enable", 0 0;
v0x5be2fc532fd0_0 .net "reset", 0 0, v0x5be2fc5335b0_0;  1 drivers
E_0x5be2fc4b1a50 .event edge, v0x5be2fc532380_0;
S_0x5be2fc507310 .scope module, "alu" "alu_register_verilog" 3 40, 4 8 0, S_0x5be2fc4c1820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 16 "operand";
    .port_info 4 /OUTPUT 16 "reg_read_data";
    .port_info 5 /INPUT 1 "read_enable";
    .port_info 6 /OUTPUT 4 "alu_flags";
L_0x5be2fc511670 .functor BUFZ 16, v0x5be2fc531db0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7559bd66a018 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5be2fc52e430_0 .net/2u *"_ivl_10", 3 0, L_0x7559bd66a018;  1 drivers
v0x5be2fc52e530_0 .net *"_ivl_12", 0 0, L_0x5be2fc533c90;  1 drivers
o0x7559bd6b3a98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5be2fc52e5f0_0 name=_ivl_16
v0x5be2fc52e6e0_0 .net *"_ivl_9", 3 0, L_0x5be2fc533bc0;  1 drivers
v0x5be2fc52e7c0_0 .net "alu_addr_1", 3 0, L_0x5be2fc5337a0;  1 drivers
v0x5be2fc52e880_0 .net "alu_addr_2", 3 0, L_0x5be2fc5338b0;  1 drivers
v0x5be2fc52e950_0 .net "alu_addr_3", 3 0, L_0x5be2fc5339a0;  1 drivers
v0x5be2fc52ea20_0 .net "alu_flags", 3 0, v0x5be2fc511880_0;  alias, 1 drivers
v0x5be2fc52eaf0_0 .net "alu_result", 15 0, v0x5be2fc4c2c60_0;  1 drivers
v0x5be2fc52ebc0_0 .net "clk", 0 0, v0x5be2fc5330f0_0;  alias, 1 drivers
v0x5be2fc52ec60_0 .net "final_write_data", 15 0, L_0x5be2fc533dd0;  1 drivers
v0x5be2fc52ed00_0 .net "opcode", 15 0, v0x5be2fc531d10_0;  alias, 1 drivers
v0x5be2fc52edf0_0 .net "operand", 15 0, v0x5be2fc531db0_0;  alias, 1 drivers
v0x5be2fc52eed0_0 .net "read_enable", 0 0, v0x5be2fc532240_0;  1 drivers
v0x5be2fc52ef90_0 .net "reg_a_data", 15 0, L_0x5be2fc544500;  1 drivers
v0x5be2fc52f0a0_0 .net "reg_b_data", 15 0, L_0x5be2fc544b30;  1 drivers
v0x5be2fc52f1b0_0 .net "reg_out_port", 15 0, L_0x5be2fc545180;  1 drivers
v0x5be2fc52f270_0 .net8 "reg_read_data", 15 0, RS_0x7559bd6b3b58;  alias, 3 drivers
v0x5be2fc52f330_0 .net "reg_write_data", 15 0, L_0x5be2fc511670;  1 drivers
v0x5be2fc52f410_0 .net "reset", 0 0, v0x5be2fc5335b0_0;  alias, 1 drivers
L_0x5be2fc5337a0 .part v0x5be2fc531db0_0, 0, 4;
L_0x5be2fc5338b0 .part v0x5be2fc531db0_0, 8, 4;
L_0x5be2fc5339a0 .part v0x5be2fc531d10_0, 0, 4;
L_0x5be2fc533bc0 .part v0x5be2fc531d10_0, 12, 4;
L_0x5be2fc533c90 .cmp/eq 4, L_0x5be2fc533bc0, L_0x7559bd66a018;
L_0x5be2fc533dd0 .functor MUXZ 16, L_0x5be2fc511670, v0x5be2fc4c2c60_0, L_0x5be2fc533c90, C4<>;
L_0x5be2fc533ff0 .functor MUXZ 16, o0x7559bd6b3a98, L_0x5be2fc545180, v0x5be2fc532240_0, C4<>;
S_0x5be2fc4c0150 .scope module, "alu" "alu_verilog" 4 62, 5 9 0, S_0x5be2fc507310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 16 "a";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /OUTPUT 16 "c";
    .port_info 6 /OUTPUT 4 "flags";
v0x5be2fc50f700_0 .net "a", 15 0, L_0x5be2fc544500;  alias, 1 drivers
v0x5be2fc50b710_0 .net "alu_op_operation", 3 0, L_0x5be2fc545360;  1 drivers
v0x5be2fc50b7b0_0 .net "alu_op_select", 3 0, L_0x5be2fc5452c0;  1 drivers
v0x5be2fc506dd0_0 .net "b", 15 0, L_0x5be2fc544b30;  alias, 1 drivers
v0x5be2fc4c2c60_0 .var "c", 15 0;
v0x5be2fc5117e0_0 .net "clk", 0 0, v0x5be2fc5330f0_0;  alias, 1 drivers
v0x5be2fc511880_0 .var "flags", 3 0;
v0x5be2fc52c0b0_0 .net "opcode", 15 0, v0x5be2fc531d10_0;  alias, 1 drivers
v0x5be2fc52c190_0 .var "operation_result", 16 0;
v0x5be2fc52c270_0 .net "reset", 0 0, v0x5be2fc5335b0_0;  alias, 1 drivers
E_0x5be2fc511f00/0 .event edge, v0x5be2fc52c270_0, v0x5be2fc50b7b0_0, v0x5be2fc50b710_0, v0x5be2fc50f700_0;
E_0x5be2fc511f00/1 .event edge, v0x5be2fc506dd0_0, v0x5be2fc52c190_0;
E_0x5be2fc511f00 .event/or E_0x5be2fc511f00/0, E_0x5be2fc511f00/1;
L_0x5be2fc5452c0 .part v0x5be2fc531d10_0, 12, 4;
L_0x5be2fc545360 .part v0x5be2fc531d10_0, 8, 4;
S_0x5be2fc4c0470 .scope module, "register" "dual_read_register_verilog" 4 49, 6 16 0, S_0x5be2fc507310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 4 "addr_1";
    .port_info 4 /INPUT 4 "addr_2";
    .port_info 5 /INPUT 4 "addr_3";
    .port_info 6 /INPUT 16 "write_data";
    .port_info 7 /OUTPUT 16 "read_data_1";
    .port_info 8 /OUTPUT 16 "read_data_2";
    .port_info 9 /OUTPUT 16 "read_data_reg";
v0x5be2fc52c550_0 .net *"_ivl_1", 3 0, L_0x5be2fc534130;  1 drivers
L_0x7559bd66a0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5be2fc52c650_0 .net *"_ivl_11", 1 0, L_0x7559bd66a0a8;  1 drivers
L_0x7559bd66a0f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5be2fc52c730_0 .net/2u *"_ivl_12", 15 0, L_0x7559bd66a0f0;  1 drivers
v0x5be2fc52c7f0_0 .net *"_ivl_17", 3 0, L_0x5be2fc544690;  1 drivers
L_0x7559bd66a138 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5be2fc52c8d0_0 .net/2u *"_ivl_18", 3 0, L_0x7559bd66a138;  1 drivers
L_0x7559bd66a060 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5be2fc52ca00_0 .net/2u *"_ivl_2", 3 0, L_0x7559bd66a060;  1 drivers
v0x5be2fc52cae0_0 .net *"_ivl_20", 0 0, L_0x5be2fc5447c0;  1 drivers
v0x5be2fc52cba0_0 .net *"_ivl_22", 15 0, L_0x5be2fc544900;  1 drivers
v0x5be2fc52cc80_0 .net *"_ivl_24", 5 0, L_0x5be2fc5449f0;  1 drivers
L_0x7559bd66a180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5be2fc52cd60_0 .net *"_ivl_27", 1 0, L_0x7559bd66a180;  1 drivers
L_0x7559bd66a1c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5be2fc52ce40_0 .net/2u *"_ivl_28", 15 0, L_0x7559bd66a1c8;  1 drivers
v0x5be2fc52cf20_0 .net *"_ivl_33", 7 0, L_0x5be2fc544cd0;  1 drivers
L_0x7559bd66a210 .functor BUFT 1, C4<00100010>, C4<0>, C4<0>, C4<0>;
v0x5be2fc52d000_0 .net/2u *"_ivl_34", 7 0, L_0x7559bd66a210;  1 drivers
v0x5be2fc52d0e0_0 .net *"_ivl_36", 0 0, L_0x5be2fc544d70;  1 drivers
v0x5be2fc52d1a0_0 .net *"_ivl_38", 15 0, L_0x5be2fc544f20;  1 drivers
v0x5be2fc52d280_0 .net *"_ivl_4", 0 0, L_0x5be2fc5341d0;  1 drivers
v0x5be2fc52d340_0 .net *"_ivl_40", 5 0, L_0x5be2fc544fc0;  1 drivers
L_0x7559bd66a258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5be2fc52d420_0 .net *"_ivl_43", 1 0, L_0x7559bd66a258;  1 drivers
L_0x7559bd66a2a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5be2fc52d500_0 .net/2u *"_ivl_44", 15 0, L_0x7559bd66a2a0;  1 drivers
v0x5be2fc52d5e0_0 .net *"_ivl_6", 15 0, L_0x5be2fc534310;  1 drivers
v0x5be2fc52d6c0_0 .net *"_ivl_8", 5 0, L_0x5be2fc5343b0;  1 drivers
v0x5be2fc52d7a0_0 .net "addr_1", 3 0, L_0x5be2fc5337a0;  alias, 1 drivers
v0x5be2fc52d880_0 .net "addr_2", 3 0, L_0x5be2fc5338b0;  alias, 1 drivers
v0x5be2fc52d960_0 .net "addr_3", 3 0, L_0x5be2fc5339a0;  alias, 1 drivers
v0x5be2fc52da40_0 .net "clk", 0 0, v0x5be2fc5330f0_0;  alias, 1 drivers
v0x5be2fc52dae0_0 .var/i "i", 31 0;
v0x5be2fc52dba0_0 .net "opcode", 15 0, v0x5be2fc531d10_0;  alias, 1 drivers
v0x5be2fc52dc60_0 .net "read_data_1", 15 0, L_0x5be2fc544500;  alias, 1 drivers
v0x5be2fc52dd00_0 .net "read_data_2", 15 0, L_0x5be2fc544b30;  alias, 1 drivers
v0x5be2fc52dda0_0 .net "read_data_reg", 15 0, L_0x5be2fc545180;  alias, 1 drivers
v0x5be2fc52de60 .array "registers", 15 0, 15 0;
v0x5be2fc52df20_0 .net "reset", 0 0, v0x5be2fc5335b0_0;  alias, 1 drivers
v0x5be2fc52dfc0_0 .net "write_data", 15 0, L_0x5be2fc533dd0;  alias, 1 drivers
E_0x5be2fc511ec0 .event posedge, v0x5be2fc52c270_0, v0x5be2fc5117e0_0;
L_0x5be2fc534130 .part v0x5be2fc531d10_0, 12, 4;
L_0x5be2fc5341d0 .cmp/eq 4, L_0x5be2fc534130, L_0x7559bd66a060;
L_0x5be2fc534310 .array/port v0x5be2fc52de60, L_0x5be2fc5343b0;
L_0x5be2fc5343b0 .concat [ 4 2 0 0], L_0x5be2fc5337a0, L_0x7559bd66a0a8;
L_0x5be2fc544500 .functor MUXZ 16, L_0x7559bd66a0f0, L_0x5be2fc534310, L_0x5be2fc5341d0, C4<>;
L_0x5be2fc544690 .part v0x5be2fc531d10_0, 12, 4;
L_0x5be2fc5447c0 .cmp/eq 4, L_0x5be2fc544690, L_0x7559bd66a138;
L_0x5be2fc544900 .array/port v0x5be2fc52de60, L_0x5be2fc5449f0;
L_0x5be2fc5449f0 .concat [ 4 2 0 0], L_0x5be2fc5338b0, L_0x7559bd66a180;
L_0x5be2fc544b30 .functor MUXZ 16, L_0x7559bd66a1c8, L_0x5be2fc544900, L_0x5be2fc5447c0, C4<>;
L_0x5be2fc544cd0 .part v0x5be2fc531d10_0, 8, 8;
L_0x5be2fc544d70 .cmp/eq 8, L_0x5be2fc544cd0, L_0x7559bd66a210;
L_0x5be2fc544f20 .array/port v0x5be2fc52de60, L_0x5be2fc544fc0;
L_0x5be2fc544fc0 .concat [ 4 2 0 0], L_0x5be2fc5339a0, L_0x7559bd66a258;
L_0x5be2fc545180 .functor MUXZ 16, L_0x7559bd66a2a0, L_0x5be2fc544f20, L_0x5be2fc544d70, C4<>;
S_0x5be2fc52f5e0 .scope module, "pc" "pc_verilog" 3 50, 7 9 0, S_0x5be2fc4c1820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_enable";
    .port_info 3 /INPUT 16 "opcode";
    .port_info 4 /INPUT 16 "operand";
    .port_info 5 /INPUT 4 "flags";
    .port_info 6 /INPUT 1 "read_enable";
    .port_info 7 /OUTPUT 16 "pc";
    .port_info 8 /OUTPUT 16 "pc_debug_output";
P_0x5be2fc52f7e0 .param/l "PC_JMP" 1 7 21, C4<0000>;
P_0x5be2fc52f820 .param/l "PC_JMPC" 1 7 22, C4<0001>;
P_0x5be2fc52f860 .param/l "PC_JMPC_REL" 1 7 25, C4<0100>;
P_0x5be2fc52f8a0 .param/l "PC_JMPZ" 1 7 23, C4<0010>;
P_0x5be2fc52f8e0 .param/l "PC_JMPZ_REL" 1 7 26, C4<0101>;
P_0x5be2fc52f920 .param/l "PC_JMP_REL" 1 7 24, C4<0011>;
L_0x5be2fc544eb0 .functor BUFZ 16, v0x5be2fc5305a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7559bd6b3d08 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5be2fc52fd60_0 name=_ivl_4
v0x5be2fc52fe60_0 .net "clk", 0 0, v0x5be2fc5330f0_0;  alias, 1 drivers
v0x5be2fc52ff20_0 .net "flags", 3 0, v0x5be2fc511880_0;  alias, 1 drivers
v0x5be2fc530010_0 .net "opcode", 15 0, v0x5be2fc531d10_0;  alias, 1 drivers
v0x5be2fc5300b0_0 .net "operand", 15 0, v0x5be2fc531db0_0;  alias, 1 drivers
v0x5be2fc5301c0_0 .net8 "pc", 15 0, RS_0x7559bd6b3b58;  alias, 3 drivers
v0x5be2fc530260_0 .net "pc_debug_output", 15 0, L_0x5be2fc544eb0;  alias, 1 drivers
v0x5be2fc530320_0 .net "pc_enable", 0 0, v0x5be2fc532cf0_0;  1 drivers
v0x5be2fc5303e0_0 .net "pc_op_operation", 3 0, L_0x5be2fc5454a0;  1 drivers
v0x5be2fc5304c0_0 .net "pc_op_select", 3 0, L_0x5be2fc545400;  1 drivers
v0x5be2fc5305a0_0 .var "pc_register", 15 0;
v0x5be2fc530680_0 .net "read_enable", 0 0, v0x5be2fc532e30_0;  1 drivers
v0x5be2fc530740_0 .net "reset", 0 0, v0x5be2fc5335b0_0;  alias, 1 drivers
E_0x5be2fc5109c0 .event posedge, v0x5be2fc5117e0_0;
L_0x5be2fc545400 .part v0x5be2fc531d10_0, 12, 4;
L_0x5be2fc5454a0 .part v0x5be2fc531d10_0, 8, 4;
L_0x5be2fc545750 .functor MUXZ 16, o0x7559bd6b3d08, v0x5be2fc5305a0_0, v0x5be2fc532e30_0, C4<>;
S_0x5be2fc530900 .scope module, "ram" "ram_verilog" 3 62, 8 9 0, S_0x5be2fc4c1820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 16 "operand";
    .port_info 4 /INPUT 16 "write_data";
    .port_info 5 /INPUT 1 "read_enable";
    .port_info 6 /OUTPUT 16 "read_data";
P_0x5be2fc530a90 .param/l "RAM_READ" 1 8 20, C4<0010>;
P_0x5be2fc530ad0 .param/l "RAM_WRITE" 1 8 19, C4<0001>;
v0x5be2fc530cb0_0 .net "addr", 7 0, L_0x5be2fc5459d0;  1 drivers
v0x5be2fc530d90_0 .net "clk", 0 0, v0x5be2fc5330f0_0;  alias, 1 drivers
v0x5be2fc530ee0_0 .net "opcode", 15 0, v0x5be2fc531d10_0;  alias, 1 drivers
v0x5be2fc531010_0 .net "operand", 15 0, v0x5be2fc531db0_0;  alias, 1 drivers
v0x5be2fc5310b0 .array "ram_array", 0 15, 0 7;
v0x5be2fc531170_0 .net "ram_op_operation", 3 0, L_0x5be2fc545930;  1 drivers
v0x5be2fc531250_0 .net "ram_op_select", 3 0, L_0x5be2fc545890;  1 drivers
v0x5be2fc531330_0 .var "read_data", 15 0;
v0x5be2fc531440_0 .net "read_enable", 0 0, v0x5be2fc532f00_0;  1 drivers
v0x5be2fc531590_0 .net "reset", 0 0, v0x5be2fc5335b0_0;  alias, 1 drivers
v0x5be2fc5316c0_0 .net8 "write_data", 15 0, RS_0x7559bd6b3b58;  alias, 3 drivers
L_0x5be2fc545890 .part v0x5be2fc531d10_0, 12, 4;
L_0x5be2fc545930 .part v0x5be2fc531d10_0, 8, 4;
L_0x5be2fc5459d0 .part v0x5be2fc531db0_0, 0, 8;
S_0x5be2fc531860 .scope module, "rom" "rom_verilog" 3 72, 9 10 0, S_0x5be2fc4c1820;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "addr";
    .port_info 1 /OUTPUT 16 "read_opcode";
    .port_info 2 /OUTPUT 16 "read_operand";
v0x5be2fc531ac0_0 .net8 "addr", 15 0, RS_0x7559bd6b3b58;  alias, 3 drivers
v0x5be2fc531c30_0 .var/i "i", 31 0;
v0x5be2fc531d10_0 .var "read_opcode", 15 0;
v0x5be2fc531db0_0 .var "read_operand", 15 0;
v0x5be2fc531e70 .array "rom_array", 15 0, 31 0;
v0x5be2fc531e70_0 .array/port v0x5be2fc531e70, 0;
v0x5be2fc531e70_1 .array/port v0x5be2fc531e70, 1;
v0x5be2fc531e70_2 .array/port v0x5be2fc531e70, 2;
E_0x5be2fc50c350/0 .event edge, v0x5be2fc52f270_0, v0x5be2fc531e70_0, v0x5be2fc531e70_1, v0x5be2fc531e70_2;
v0x5be2fc531e70_3 .array/port v0x5be2fc531e70, 3;
v0x5be2fc531e70_4 .array/port v0x5be2fc531e70, 4;
v0x5be2fc531e70_5 .array/port v0x5be2fc531e70, 5;
v0x5be2fc531e70_6 .array/port v0x5be2fc531e70, 6;
E_0x5be2fc50c350/1 .event edge, v0x5be2fc531e70_3, v0x5be2fc531e70_4, v0x5be2fc531e70_5, v0x5be2fc531e70_6;
v0x5be2fc531e70_7 .array/port v0x5be2fc531e70, 7;
v0x5be2fc531e70_8 .array/port v0x5be2fc531e70, 8;
v0x5be2fc531e70_9 .array/port v0x5be2fc531e70, 9;
v0x5be2fc531e70_10 .array/port v0x5be2fc531e70, 10;
E_0x5be2fc50c350/2 .event edge, v0x5be2fc531e70_7, v0x5be2fc531e70_8, v0x5be2fc531e70_9, v0x5be2fc531e70_10;
v0x5be2fc531e70_11 .array/port v0x5be2fc531e70, 11;
v0x5be2fc531e70_12 .array/port v0x5be2fc531e70, 12;
v0x5be2fc531e70_13 .array/port v0x5be2fc531e70, 13;
v0x5be2fc531e70_14 .array/port v0x5be2fc531e70, 14;
E_0x5be2fc50c350/3 .event edge, v0x5be2fc531e70_11, v0x5be2fc531e70_12, v0x5be2fc531e70_13, v0x5be2fc531e70_14;
v0x5be2fc531e70_15 .array/port v0x5be2fc531e70, 15;
E_0x5be2fc50c350/4 .event edge, v0x5be2fc531e70_15;
E_0x5be2fc50c350 .event/or E_0x5be2fc50c350/0, E_0x5be2fc50c350/1, E_0x5be2fc50c350/2, E_0x5be2fc50c350/3, E_0x5be2fc50c350/4;
    .scope S_0x5be2fc4c0470;
T_0 ;
    %wait E_0x5be2fc511ec0;
    %load/vec4 v0x5be2fc52df20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5be2fc52dae0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5be2fc52dae0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5be2fc52dae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5be2fc52de60, 0, 4;
    %load/vec4 v0x5be2fc52dae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5be2fc52dae0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5be2fc52dba0_0;
    %parti/s 4, 12, 5;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5be2fc52dba0_0;
    %parti/s 8, 8, 5;
    %cmpi/e 33, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x5be2fc52dfc0_0;
    %load/vec4 v0x5be2fc52d960_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5be2fc52de60, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5be2fc4c0150;
T_1 ;
    %wait E_0x5be2fc511f00;
    %load/vec4 v0x5be2fc52c270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5be2fc4c2c60_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5be2fc511880_0, 0, 4;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5be2fc52c190_0, 0, 17;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5be2fc50b7b0_0;
    %load/vec4 v0x5be2fc50b710_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5be2fc52c190_0, 0, 17;
    %jmp T_1.12;
T_1.2 ;
    %load/vec4 v0x5be2fc50f700_0;
    %pad/u 17;
    %load/vec4 v0x5be2fc506dd0_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x5be2fc52c190_0, 0, 17;
    %jmp T_1.12;
T_1.3 ;
    %load/vec4 v0x5be2fc50f700_0;
    %pad/u 17;
    %load/vec4 v0x5be2fc506dd0_0;
    %pad/u 17;
    %sub;
    %store/vec4 v0x5be2fc52c190_0, 0, 17;
    %jmp T_1.12;
T_1.4 ;
    %load/vec4 v0x5be2fc50f700_0;
    %pad/u 17;
    %load/vec4 v0x5be2fc506dd0_0;
    %pad/u 17;
    %and;
    %store/vec4 v0x5be2fc52c190_0, 0, 17;
    %jmp T_1.12;
T_1.5 ;
    %load/vec4 v0x5be2fc50f700_0;
    %pad/u 17;
    %load/vec4 v0x5be2fc506dd0_0;
    %pad/u 17;
    %or;
    %store/vec4 v0x5be2fc52c190_0, 0, 17;
    %jmp T_1.12;
T_1.6 ;
    %load/vec4 v0x5be2fc50f700_0;
    %pad/u 17;
    %load/vec4 v0x5be2fc506dd0_0;
    %pad/u 17;
    %xor;
    %store/vec4 v0x5be2fc52c190_0, 0, 17;
    %jmp T_1.12;
T_1.7 ;
    %load/vec4 v0x5be2fc50f700_0;
    %pad/u 17;
    %inv;
    %store/vec4 v0x5be2fc52c190_0, 0, 17;
    %jmp T_1.12;
T_1.8 ;
    %load/vec4 v0x5be2fc50f700_0;
    %pad/u 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5be2fc52c190_0, 0, 17;
    %jmp T_1.12;
T_1.9 ;
    %load/vec4 v0x5be2fc50f700_0;
    %pad/u 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5be2fc52c190_0, 0, 17;
    %jmp T_1.12;
T_1.10 ;
    %load/vec4 v0x5be2fc50f700_0;
    %pad/u 17;
    %load/vec4 v0x5be2fc506dd0_0;
    %pad/u 17;
    %mul;
    %store/vec4 v0x5be2fc52c190_0, 0, 17;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %load/vec4 v0x5be2fc52c190_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5be2fc4c2c60_0, 0, 16;
    %load/vec4 v0x5be2fc50b7b0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_1.13, 4;
    %load/vec4 v0x5be2fc52c190_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_1.15, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.16, 8;
T_1.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.16, 8;
 ; End of false expr.
    %blend;
T_1.16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5be2fc511880_0, 4, 1;
    %load/vec4 v0x5be2fc52c190_0;
    %parti/s 1, 16, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5be2fc511880_0, 4, 1;
T_1.13 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5be2fc52f5e0;
T_2 ;
    %wait E_0x5be2fc5109c0;
    %load/vec4 v0x5be2fc530740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5be2fc5305a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5be2fc530320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5be2fc5304c0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x5be2fc5303e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %load/vec4 v0x5be2fc5305a0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5be2fc5305a0_0, 0;
    %jmp T_2.13;
T_2.6 ;
    %load/vec4 v0x5be2fc5300b0_0;
    %assign/vec4 v0x5be2fc5305a0_0, 0;
    %jmp T_2.13;
T_2.7 ;
    %load/vec4 v0x5be2fc52ff20_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.14, 8;
    %load/vec4 v0x5be2fc5300b0_0;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %load/vec4 v0x5be2fc5305a0_0;
    %addi 1, 0, 16;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %assign/vec4 v0x5be2fc5305a0_0, 0;
    %jmp T_2.13;
T_2.8 ;
    %load/vec4 v0x5be2fc52ff20_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.16, 8;
    %load/vec4 v0x5be2fc5300b0_0;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %load/vec4 v0x5be2fc5305a0_0;
    %addi 1, 0, 16;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %assign/vec4 v0x5be2fc5305a0_0, 0;
    %jmp T_2.13;
T_2.9 ;
    %load/vec4 v0x5be2fc5305a0_0;
    %load/vec4 v0x5be2fc5300b0_0;
    %add;
    %assign/vec4 v0x5be2fc5305a0_0, 0;
    %jmp T_2.13;
T_2.10 ;
    %load/vec4 v0x5be2fc52ff20_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.18, 8;
    %load/vec4 v0x5be2fc5305a0_0;
    %load/vec4 v0x5be2fc5300b0_0;
    %add;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %load/vec4 v0x5be2fc5305a0_0;
    %addi 1, 0, 16;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %assign/vec4 v0x5be2fc5305a0_0, 0;
    %jmp T_2.13;
T_2.11 ;
    %load/vec4 v0x5be2fc52ff20_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.20, 8;
    %load/vec4 v0x5be2fc5305a0_0;
    %load/vec4 v0x5be2fc5300b0_0;
    %add;
    %jmp/1 T_2.21, 8;
T_2.20 ; End of true expr.
    %load/vec4 v0x5be2fc5305a0_0;
    %addi 1, 0, 16;
    %jmp/0 T_2.21, 8;
 ; End of false expr.
    %blend;
T_2.21;
    %assign/vec4 v0x5be2fc5305a0_0, 0;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x5be2fc5305a0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5be2fc5305a0_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5be2fc530900;
T_3 ;
    %wait E_0x5be2fc511ec0;
    %load/vec4 v0x5be2fc531250_0;
    %load/vec4 v0x5be2fc531170_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x5be2fc531330_0, 0;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v0x5be2fc5316c0_0;
    %pad/u 8;
    %ix/getv 3, v0x5be2fc530cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5be2fc5310b0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5be2fc531330_0, 0;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v0x5be2fc531440_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.4, 8;
    %ix/getv 4, v0x5be2fc530cb0_0;
    %load/vec4a v0x5be2fc5310b0, 4;
    %pad/u 16;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %pushi/vec4 0, 65535, 16;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %assign/vec4 v0x5be2fc531330_0, 0;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5be2fc531860;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5be2fc531c30_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x5be2fc531c30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5be2fc531c30_0;
    %store/vec4a v0x5be2fc531e70, 4, 0;
    %load/vec4 v0x5be2fc531c30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5be2fc531c30_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 9 26 "$readmemh", "program.mem", v0x5be2fc531e70 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5be2fc531860;
T_5 ;
    %wait E_0x5be2fc50c350;
    %ix/getv 4, v0x5be2fc531ac0_0;
    %load/vec4a v0x5be2fc531e70, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v0x5be2fc531d10_0, 0, 16;
    %ix/getv 4, v0x5be2fc531ac0_0;
    %load/vec4a v0x5be2fc531e70, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5be2fc531db0_0, 0, 16;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5be2fc4c1820;
T_6 ;
    %wait E_0x5be2fc511ec0;
    %load/vec4 v0x5be2fc532fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5be2fc532380_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5be2fc5327b0_0;
    %assign/vec4 v0x5be2fc532380_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5be2fc4c1820;
T_7 ;
    %wait E_0x5be2fc4b1a50;
    %load/vec4 v0x5be2fc532380_0;
    %store/vec4 v0x5be2fc5327b0_0, 0, 3;
    %load/vec4 v0x5be2fc532380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5be2fc5327b0_0, 0, 3;
    %jmp T_7.6;
T_7.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5be2fc5327b0_0, 0, 3;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5be2fc5327b0_0, 0, 3;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5be2fc5327b0_0, 0, 3;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5be2fc5327b0_0, 0, 3;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5be2fc5327b0_0, 0, 3;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5be2fc4c1820;
T_8 ;
    %wait E_0x5be2fc4b1a50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5be2fc532e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5be2fc532cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5be2fc532240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5be2fc532f00_0, 0, 1;
    %load/vec4 v0x5be2fc532380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5be2fc532e30_0, 0, 1;
    %jmp T_8.5;
T_8.1 ;
    %jmp T_8.5;
T_8.2 ;
    %jmp T_8.5;
T_8.3 ;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5be2fc532cf0_0, 0, 1;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5be2fc4c0790;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0x5be2fc5330f0_0;
    %inv;
    %store/vec4 v0x5be2fc5330f0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5be2fc4c0790;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5be2fc5330f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5be2fc5335b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5be2fc5335b0_0, 0, 1;
    %wait E_0x5be2fc48e480;
    %delay 100000, 0;
    %vpi_call 2 45 "$display", "Simulation finished." {0 0 0};
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5be2fc4c0790;
T_11 ;
    %vpi_call 2 51 "$monitor", "Time=%t | PC=%h | STATE=%h | Data bus value=%h | opcode=%h | operand=%h", $time, v0x5be2fc533510_0, v0x5be2fc5331b0_0, v0x5be2fc5332a0_0, v0x5be2fc5333a0_0, v0x5be2fc533470_0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "processor_verilog_tb.v";
    "processor_verilog.v";
    "alu_register_verilog.v";
    "alu_verilog.v";
    "dual_read_register_verilog.v";
    "pc_verilog.v";
    "ram_verilog.v";
    "rom_verilog.v";
