Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Thu Mar 28 12:55:55 2024
| Host             : LAPTOP-3EF4A3RH running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xczu9eg-ffvb1156-3-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.287        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.571        |
| Device Static (W)        | 0.716        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 98.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.077 |       11 |       --- |             --- |
| CLB Logic                |     0.040 |    32441 |       --- |             --- |
|   LUT as Logic           |     0.031 |     8729 |    274080 |            3.18 |
|   LUT as Shift Register  |     0.005 |     1847 |    144000 |            1.28 |
|   Register               |     0.002 |    16143 |    548160 |            2.94 |
|   LUT as Distributed RAM |     0.002 |      120 |    144000 |            0.08 |
|   CARRY8                 |    <0.001 |      218 |     34260 |            0.64 |
|   BUFG                   |    <0.001 |        5 |        32 |           15.63 |
|   Others                 |     0.000 |     1331 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      471 |    274080 |            0.17 |
| Signals                  |     0.034 |    23446 |       --- |             --- |
| Block RAM                |     0.055 |       43 |       912 |            4.71 |
| PLL                      |     0.041 |        1 |       --- |             --- |
| I/O                      |     0.015 |       25 |       328 |            7.62 |
| GTH                      |     0.309 |        1 |        24 |            4.17 |
| Static Power             |     0.716 |          |           |                 |
| Total                    |     1.287 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.900 |     0.457 |       0.265 |      0.191 |
| Vccint_io       |       0.900 |     0.037 |       0.001 |      0.037 |
| Vccbram         |       0.900 |     0.011 |       0.008 |      0.003 |
| Vccaux          |       1.800 |     0.217 |       0.023 |      0.194 |
| Vccaux_io       |       1.800 |     0.037 |       0.005 |      0.033 |
| Vcco33          |       3.300 |     0.010 |       0.002 |      0.009 |
| Vcco25          |       2.500 |     0.009 |       0.000 |      0.009 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.900 |     0.000 |       0.000 |      0.000 |
| VCC_PSINTLP     |       0.900 |     0.005 |       0.000 |      0.005 |
| VPS_MGTRAVCC    |       0.900 |     0.000 |       0.000 |      0.000 |
| VCC_PSINTFP_DDR |       0.900 |     0.000 |       0.000 |      0.000 |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| MGTAVcc         |       0.900 |     0.096 |       0.090 |      0.006 |
| MGTAVtt         |       1.200 |     0.152 |       0.139 |      0.014 |
| MGTVccaux       |       1.800 |     0.012 |       0.012 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                                                                                                                                                                                                                                                                                 | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0                                                                                                                                                                                                                                                      |            50.0 |
| i_clk_156_25_P                                                                                      | i_clk_156_25_P                                                                                                                                                                                                                                                                                                         |             6.4 |
| ila_tx_clk_out                                                                                      | ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_tx_inst_0/CLK                                                                                                                                                                                                                         |             6.4 |
| qpll0clk_in[0]                                                                                      | ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_common_wrapper/axi4_stream_sfp_ethernet_controller_gt_gthe4_common_wrapper_i/common_inst/qpll0clk_in[0]                                                                                                              |             0.2 |
| qpll0refclk_in[0]                                                                                   | ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_common_wrapper/axi4_stream_sfp_ethernet_controller_gt_gthe4_common_wrapper_i/common_inst/qpll0refclk_in[0]                                                                                                           |             6.4 |
| rx_clk_out_0                                                                                        | ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_core_gtwiz_userclk_rx_inst_0/dclk                                                                                                                                                                                                                        |             6.4 |
| rxoutclk_out[0]                                                                                     | ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[0]    |             3.2 |
| rxoutclkpcs_out[0]                                                                                  | ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] |             3.1 |
| txoutclk_out[0]                                                                                     | ethernet_inst/axi4_stream_sfp_ethernet_controller_inst/inst/i_axi4_stream_sfp_ethernet_controller_gt/inst/gen_gtwizard_gthe4_top.axi4_stream_sfp_ethernet_controller_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0]    |             3.2 |
+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| top                                            |     0.571 |
|   clock_generator_inst                         |     0.043 |
|     IBUFDS_clk_74_25                           |     0.001 |
|     pll_74_25_clk_inst                         |     0.042 |
|       inst                                     |     0.042 |
|   dbg_hub                                      |     0.003 |
|     inst                                       |     0.003 |
|       BSCANID.u_xsdbm_id                       |     0.003 |
|   ethernet_inst                                |     0.409 |
|     axi4_stream_sfp_ethernet_controller_inst   |     0.403 |
|       inst                                     |     0.403 |
|     ethernet_controller_axi_stream_bridge_inst |     0.006 |
|       fifo_72_72_rx                            |     0.002 |
|       fifo_72_72_tx                            |     0.004 |
|   ila_ethernet_inst                            |     0.107 |
|     inst                                       |     0.107 |
|       ila_core_inst                            |     0.107 |
+------------------------------------------------+-----------+


