// Seed: 2224592661
module module_0 ();
  always @(posedge id_1 == id_1) begin
    #1 begin
      $display(id_1, 1 & id_1, id_1, id_1, id_1);
    end
    assume #1  (id_1)
    else $display(id_1, id_1);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_12(
      .id_0(id_8),
      .id_1(id_2),
      .id_2((id_8 + id_11)),
      .id_3(1'b0),
      .id_4(1),
      .id_5(id_10 !=? !id_6[1]),
      .id_6(id_4),
      .id_7(id_4),
      .id_8(1 == id_11),
      .id_9(id_7),
      .id_10(1)
  );
  assign id_6  = id_7;
  module_0();
  assign id_11 = 1;
  wire id_13;
  wire id_14;
  wire id_15;
  wire id_16;
endmodule
