# Yolov3tiny_layer_1

Simulation: make all



Implementation (FPGA) ignore "tb.v" and "axi_ram.v" and top module in "systolic_array.v"

//////******* NOTE: all file listed below are used to FPGA implementation*******///////

AXI_master_1.sv
FIFO.v
axi_ram.v
Functional_Unit.v
MAXPOOL_FIFO_array.v 
controller.v
MAXPOOL.v
Control_Unit.v 
mult_fixpoint.v 
PE_array.v 
DPRAM.v 
ifm_FIFO_array.v 
PE_MAXPOOL_array.v 
FIFO_MAXPOOL_array.v
ifm_FIFO.v     
PE.v  
wgt_addr_controller.v
FIFO.sv      
wgt_FIFO_array.v
systolic_array.v
ifm_addr_controller.v
LUT.v
