ARM GAS  /tmp/ccHECQrq.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f3xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f3xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB130:
   1:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f3xx_hal_msp.c **** /**
   3:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f3xx_hal_msp.c ****   * @file         stm32f3xx_hal_msp.c
   5:Core/Src/stm32f3xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f3xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f3xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f3xx_hal_msp.c ****   *
  10:Core/Src/stm32f3xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f3xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f3xx_hal_msp.c ****   *
  13:Core/Src/stm32f3xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f3xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f3xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f3xx_hal_msp.c ****   *
  17:Core/Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f3xx_hal_msp.c ****   */
  19:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f3xx_hal_msp.c **** 
  21:Core/Src/stm32f3xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f3xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f3xx_hal_msp.c **** 
  24:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f3xx_hal_msp.c **** 
  26:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f3xx_hal_msp.c **** 
  28:Core/Src/stm32f3xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f3xx_hal_msp.c **** 
ARM GAS  /tmp/ccHECQrq.s 			page 2


  31:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f3xx_hal_msp.c **** 
  33:Core/Src/stm32f3xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f3xx_hal_msp.c **** 
  36:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f3xx_hal_msp.c **** 
  38:Core/Src/stm32f3xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f3xx_hal_msp.c **** 
  41:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f3xx_hal_msp.c **** 
  43:Core/Src/stm32f3xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f3xx_hal_msp.c **** 
  46:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f3xx_hal_msp.c **** 
  48:Core/Src/stm32f3xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f3xx_hal_msp.c **** 
  51:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f3xx_hal_msp.c **** 
  53:Core/Src/stm32f3xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f3xx_hal_msp.c **** 
  56:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f3xx_hal_msp.c **** 
  58:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f3xx_hal_msp.c **** 
  60:Core/Src/stm32f3xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f3xx_hal_msp.c **** /**
  62:Core/Src/stm32f3xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f3xx_hal_msp.c ****   */
  64:Core/Src/stm32f3xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f3xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f3xx_hal_msp.c **** 
  68:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f3xx_hal_msp.c **** 
  70:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40              		.loc 1 70 3 view .LVU3
  41 0002 0A4B     		ldr	r3, .L3
  42 0004 9A69     		ldr	r2, [r3, #24]
  43 0006 42F00102 		orr	r2, r2, #1
  44 000a 9A61     		str	r2, [r3, #24]
  45              		.loc 1 70 3 view .LVU4
ARM GAS  /tmp/ccHECQrq.s 			page 3


  46 000c 9A69     		ldr	r2, [r3, #24]
  47 000e 02F00102 		and	r2, r2, #1
  48 0012 0092     		str	r2, [sp]
  49              		.loc 1 70 3 view .LVU5
  50 0014 009A     		ldr	r2, [sp]
  51              	.LBE2:
  52              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 71 3 view .LVU7
  54              	.LBB3:
  55              		.loc 1 71 3 view .LVU8
  56              		.loc 1 71 3 view .LVU9
  57 0016 DA69     		ldr	r2, [r3, #28]
  58 0018 42F08052 		orr	r2, r2, #268435456
  59 001c DA61     		str	r2, [r3, #28]
  60              		.loc 1 71 3 view .LVU10
  61 001e DB69     		ldr	r3, [r3, #28]
  62 0020 03F08053 		and	r3, r3, #268435456
  63 0024 0193     		str	r3, [sp, #4]
  64              		.loc 1 71 3 view .LVU11
  65 0026 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f3xx_hal_msp.c **** 
  73:Core/Src/stm32f3xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f3xx_hal_msp.c **** 
  75:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f3xx_hal_msp.c **** 
  77:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f3xx_hal_msp.c **** }
  68              		.loc 1 78 1 is_stmt 0 view .LVU13
  69 0028 02B0     		add	sp, sp, #8
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 0
  72              		@ sp needed
  73 002a 7047     		bx	lr
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 002c 00100240 		.word	1073876992
  78              		.cfi_endproc
  79              	.LFE130:
  81              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  82              		.align	1
  83              		.global	HAL_UART_MspInit
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  88              	HAL_UART_MspInit:
  89              	.LVL0:
  90              	.LFB131:
  79:Core/Src/stm32f3xx_hal_msp.c **** 
  80:Core/Src/stm32f3xx_hal_msp.c **** /**
  81:Core/Src/stm32f3xx_hal_msp.c **** * @brief UART MSP Initialization
  82:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f3xx_hal_msp.c **** * @param huart: UART handle pointer
  84:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/ccHECQrq.s 			page 4


  85:Core/Src/stm32f3xx_hal_msp.c **** */
  86:Core/Src/stm32f3xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  87:Core/Src/stm32f3xx_hal_msp.c **** {
  91              		.loc 1 87 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 32
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		.loc 1 87 1 is_stmt 0 view .LVU15
  96 0000 00B5     		push	{lr}
  97              	.LCFI2:
  98              		.cfi_def_cfa_offset 4
  99              		.cfi_offset 14, -4
 100 0002 89B0     		sub	sp, sp, #36
 101              	.LCFI3:
 102              		.cfi_def_cfa_offset 40
  88:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 103              		.loc 1 88 3 is_stmt 1 view .LVU16
 104              		.loc 1 88 20 is_stmt 0 view .LVU17
 105 0004 0023     		movs	r3, #0
 106 0006 0393     		str	r3, [sp, #12]
 107 0008 0493     		str	r3, [sp, #16]
 108 000a 0593     		str	r3, [sp, #20]
 109 000c 0693     		str	r3, [sp, #24]
 110 000e 0793     		str	r3, [sp, #28]
  89:Core/Src/stm32f3xx_hal_msp.c ****   if(huart->Instance==USART2)
 111              		.loc 1 89 3 is_stmt 1 view .LVU18
 112              		.loc 1 89 11 is_stmt 0 view .LVU19
 113 0010 0268     		ldr	r2, [r0]
 114              		.loc 1 89 5 view .LVU20
 115 0012 144B     		ldr	r3, .L9
 116 0014 9A42     		cmp	r2, r3
 117 0016 02D0     		beq	.L8
 118              	.LVL1:
 119              	.L5:
  90:Core/Src/stm32f3xx_hal_msp.c ****   {
  91:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
  92:Core/Src/stm32f3xx_hal_msp.c **** 
  93:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
  94:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
  96:Core/Src/stm32f3xx_hal_msp.c **** 
  97:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  98:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
  99:Core/Src/stm32f3xx_hal_msp.c ****     PA14     ------> USART2_TX
 100:Core/Src/stm32f3xx_hal_msp.c ****     PA15     ------> USART2_RX
 101:Core/Src/stm32f3xx_hal_msp.c ****     */
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 106:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 107:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 108:Core/Src/stm32f3xx_hal_msp.c **** 
 109:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 110:Core/Src/stm32f3xx_hal_msp.c **** 
 111:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 112:Core/Src/stm32f3xx_hal_msp.c ****   }
ARM GAS  /tmp/ccHECQrq.s 			page 5


 113:Core/Src/stm32f3xx_hal_msp.c **** 
 114:Core/Src/stm32f3xx_hal_msp.c **** }
 120              		.loc 1 114 1 view .LVU21
 121 0018 09B0     		add	sp, sp, #36
 122              	.LCFI4:
 123              		.cfi_remember_state
 124              		.cfi_def_cfa_offset 4
 125              		@ sp needed
 126 001a 5DF804FB 		ldr	pc, [sp], #4
 127              	.LVL2:
 128              	.L8:
 129              	.LCFI5:
 130              		.cfi_restore_state
  95:Core/Src/stm32f3xx_hal_msp.c **** 
 131              		.loc 1 95 5 is_stmt 1 view .LVU22
 132              	.LBB4:
  95:Core/Src/stm32f3xx_hal_msp.c **** 
 133              		.loc 1 95 5 view .LVU23
  95:Core/Src/stm32f3xx_hal_msp.c **** 
 134              		.loc 1 95 5 view .LVU24
 135 001e 03F5E633 		add	r3, r3, #117760
 136 0022 DA69     		ldr	r2, [r3, #28]
 137 0024 42F40032 		orr	r2, r2, #131072
 138 0028 DA61     		str	r2, [r3, #28]
  95:Core/Src/stm32f3xx_hal_msp.c **** 
 139              		.loc 1 95 5 view .LVU25
 140 002a DA69     		ldr	r2, [r3, #28]
 141 002c 02F40032 		and	r2, r2, #131072
 142 0030 0192     		str	r2, [sp, #4]
  95:Core/Src/stm32f3xx_hal_msp.c **** 
 143              		.loc 1 95 5 view .LVU26
 144 0032 019A     		ldr	r2, [sp, #4]
 145              	.LBE4:
  95:Core/Src/stm32f3xx_hal_msp.c **** 
 146              		.loc 1 95 5 view .LVU27
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 147              		.loc 1 97 5 view .LVU28
 148              	.LBB5:
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 149              		.loc 1 97 5 view .LVU29
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 150              		.loc 1 97 5 view .LVU30
 151 0034 5A69     		ldr	r2, [r3, #20]
 152 0036 42F40032 		orr	r2, r2, #131072
 153 003a 5A61     		str	r2, [r3, #20]
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 154              		.loc 1 97 5 view .LVU31
 155 003c 5B69     		ldr	r3, [r3, #20]
 156 003e 03F40033 		and	r3, r3, #131072
 157 0042 0293     		str	r3, [sp, #8]
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 158              		.loc 1 97 5 view .LVU32
 159 0044 029B     		ldr	r3, [sp, #8]
 160              	.LBE5:
  97:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 161              		.loc 1 97 5 view .LVU33
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccHECQrq.s 			page 6


 162              		.loc 1 102 5 view .LVU34
 102:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 163              		.loc 1 102 25 is_stmt 0 view .LVU35
 164 0046 4FF44043 		mov	r3, #49152
 165 004a 0393     		str	r3, [sp, #12]
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 166              		.loc 1 103 5 is_stmt 1 view .LVU36
 103:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 167              		.loc 1 103 26 is_stmt 0 view .LVU37
 168 004c 0223     		movs	r3, #2
 169 004e 0493     		str	r3, [sp, #16]
 104:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 170              		.loc 1 104 5 is_stmt 1 view .LVU38
 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 171              		.loc 1 105 5 view .LVU39
 105:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 172              		.loc 1 105 27 is_stmt 0 view .LVU40
 173 0050 0323     		movs	r3, #3
 174 0052 0693     		str	r3, [sp, #24]
 106:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 175              		.loc 1 106 5 is_stmt 1 view .LVU41
 106:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 176              		.loc 1 106 31 is_stmt 0 view .LVU42
 177 0054 0723     		movs	r3, #7
 178 0056 0793     		str	r3, [sp, #28]
 107:Core/Src/stm32f3xx_hal_msp.c **** 
 179              		.loc 1 107 5 is_stmt 1 view .LVU43
 180 0058 03A9     		add	r1, sp, #12
 181 005a 4FF09040 		mov	r0, #1207959552
 182              	.LVL3:
 107:Core/Src/stm32f3xx_hal_msp.c **** 
 183              		.loc 1 107 5 is_stmt 0 view .LVU44
 184 005e FFF7FEFF 		bl	HAL_GPIO_Init
 185              	.LVL4:
 186              		.loc 1 114 1 view .LVU45
 187 0062 D9E7     		b	.L5
 188              	.L10:
 189              		.align	2
 190              	.L9:
 191 0064 00440040 		.word	1073759232
 192              		.cfi_endproc
 193              	.LFE131:
 195              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 196              		.align	1
 197              		.global	HAL_UART_MspDeInit
 198              		.syntax unified
 199              		.thumb
 200              		.thumb_func
 202              	HAL_UART_MspDeInit:
 203              	.LVL5:
 204              	.LFB132:
 115:Core/Src/stm32f3xx_hal_msp.c **** 
 116:Core/Src/stm32f3xx_hal_msp.c **** /**
 117:Core/Src/stm32f3xx_hal_msp.c **** * @brief UART MSP De-Initialization
 118:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 119:Core/Src/stm32f3xx_hal_msp.c **** * @param huart: UART handle pointer
 120:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/ccHECQrq.s 			page 7


 121:Core/Src/stm32f3xx_hal_msp.c **** */
 122:Core/Src/stm32f3xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 123:Core/Src/stm32f3xx_hal_msp.c **** {
 205              		.loc 1 123 1 is_stmt 1 view -0
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 0
 208              		@ frame_needed = 0, uses_anonymous_args = 0
 209              		.loc 1 123 1 is_stmt 0 view .LVU47
 210 0000 08B5     		push	{r3, lr}
 211              	.LCFI6:
 212              		.cfi_def_cfa_offset 8
 213              		.cfi_offset 3, -8
 214              		.cfi_offset 14, -4
 124:Core/Src/stm32f3xx_hal_msp.c ****   if(huart->Instance==USART2)
 215              		.loc 1 124 3 is_stmt 1 view .LVU48
 216              		.loc 1 124 11 is_stmt 0 view .LVU49
 217 0002 0268     		ldr	r2, [r0]
 218              		.loc 1 124 5 view .LVU50
 219 0004 074B     		ldr	r3, .L15
 220 0006 9A42     		cmp	r2, r3
 221 0008 00D0     		beq	.L14
 222              	.LVL6:
 223              	.L11:
 125:Core/Src/stm32f3xx_hal_msp.c ****   {
 126:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 127:Core/Src/stm32f3xx_hal_msp.c **** 
 128:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 129:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 130:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 131:Core/Src/stm32f3xx_hal_msp.c **** 
 132:Core/Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration
 133:Core/Src/stm32f3xx_hal_msp.c ****     PA14     ------> USART2_TX
 134:Core/Src/stm32f3xx_hal_msp.c ****     PA15     ------> USART2_RX
 135:Core/Src/stm32f3xx_hal_msp.c ****     */
 136:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_14|GPIO_PIN_15);
 137:Core/Src/stm32f3xx_hal_msp.c **** 
 138:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 139:Core/Src/stm32f3xx_hal_msp.c **** 
 140:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 141:Core/Src/stm32f3xx_hal_msp.c ****   }
 142:Core/Src/stm32f3xx_hal_msp.c **** 
 143:Core/Src/stm32f3xx_hal_msp.c **** }
 224              		.loc 1 143 1 view .LVU51
 225 000a 08BD     		pop	{r3, pc}
 226              	.LVL7:
 227              	.L14:
 130:Core/Src/stm32f3xx_hal_msp.c **** 
 228              		.loc 1 130 5 is_stmt 1 view .LVU52
 229 000c 064A     		ldr	r2, .L15+4
 230 000e D369     		ldr	r3, [r2, #28]
 231 0010 23F40033 		bic	r3, r3, #131072
 232 0014 D361     		str	r3, [r2, #28]
 136:Core/Src/stm32f3xx_hal_msp.c **** 
 233              		.loc 1 136 5 view .LVU53
 234 0016 4FF44041 		mov	r1, #49152
 235 001a 4FF09040 		mov	r0, #1207959552
 236              	.LVL8:
ARM GAS  /tmp/ccHECQrq.s 			page 8


 136:Core/Src/stm32f3xx_hal_msp.c **** 
 237              		.loc 1 136 5 is_stmt 0 view .LVU54
 238 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 239              	.LVL9:
 240              		.loc 1 143 1 view .LVU55
 241 0022 F2E7     		b	.L11
 242              	.L16:
 243              		.align	2
 244              	.L15:
 245 0024 00440040 		.word	1073759232
 246 0028 00100240 		.word	1073876992
 247              		.cfi_endproc
 248              	.LFE132:
 250              		.section	.text.HAL_PCD_MspInit,"ax",%progbits
 251              		.align	1
 252              		.global	HAL_PCD_MspInit
 253              		.syntax unified
 254              		.thumb
 255              		.thumb_func
 257              	HAL_PCD_MspInit:
 258              	.LVL10:
 259              	.LFB133:
 144:Core/Src/stm32f3xx_hal_msp.c **** 
 145:Core/Src/stm32f3xx_hal_msp.c **** /**
 146:Core/Src/stm32f3xx_hal_msp.c **** * @brief PCD MSP Initialization
 147:Core/Src/stm32f3xx_hal_msp.c **** * This function configures the hardware resources used in this example
 148:Core/Src/stm32f3xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 149:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 150:Core/Src/stm32f3xx_hal_msp.c **** */
 151:Core/Src/stm32f3xx_hal_msp.c **** void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
 152:Core/Src/stm32f3xx_hal_msp.c **** {
 260              		.loc 1 152 1 is_stmt 1 view -0
 261              		.cfi_startproc
 262              		@ args = 0, pretend = 0, frame = 32
 263              		@ frame_needed = 0, uses_anonymous_args = 0
 264              		.loc 1 152 1 is_stmt 0 view .LVU57
 265 0000 10B5     		push	{r4, lr}
 266              	.LCFI7:
 267              		.cfi_def_cfa_offset 8
 268              		.cfi_offset 4, -8
 269              		.cfi_offset 14, -4
 270 0002 88B0     		sub	sp, sp, #32
 271              	.LCFI8:
 272              		.cfi_def_cfa_offset 40
 153:Core/Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 273              		.loc 1 153 3 is_stmt 1 view .LVU58
 274              		.loc 1 153 20 is_stmt 0 view .LVU59
 275 0004 0023     		movs	r3, #0
 276 0006 0393     		str	r3, [sp, #12]
 277 0008 0493     		str	r3, [sp, #16]
 278 000a 0593     		str	r3, [sp, #20]
 279 000c 0693     		str	r3, [sp, #24]
 280 000e 0793     		str	r3, [sp, #28]
 154:Core/Src/stm32f3xx_hal_msp.c ****   if(hpcd->Instance==USB)
 281              		.loc 1 154 3 is_stmt 1 view .LVU60
 282              		.loc 1 154 10 is_stmt 0 view .LVU61
 283 0010 0268     		ldr	r2, [r0]
ARM GAS  /tmp/ccHECQrq.s 			page 9


 284              		.loc 1 154 5 view .LVU62
 285 0012 134B     		ldr	r3, .L21
 286 0014 9A42     		cmp	r2, r3
 287 0016 01D0     		beq	.L20
 288              	.LVL11:
 289              	.L17:
 155:Core/Src/stm32f3xx_hal_msp.c ****   {
 156:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USB_MspInit 0 */
 157:Core/Src/stm32f3xx_hal_msp.c **** 
 158:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USB_MspInit 0 */
 159:Core/Src/stm32f3xx_hal_msp.c **** 
 160:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 161:Core/Src/stm32f3xx_hal_msp.c ****     /**USB GPIO Configuration
 162:Core/Src/stm32f3xx_hal_msp.c ****     PA11     ------> USB_DM
 163:Core/Src/stm32f3xx_hal_msp.c ****     PA12     ------> USB_DP
 164:Core/Src/stm32f3xx_hal_msp.c ****     */
 165:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 166:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 167:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 168:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 169:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 170:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 171:Core/Src/stm32f3xx_hal_msp.c **** 
 172:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 173:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USB_CLK_ENABLE();
 174:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USB_MspInit 1 */
 175:Core/Src/stm32f3xx_hal_msp.c **** 
 176:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USB_MspInit 1 */
 177:Core/Src/stm32f3xx_hal_msp.c ****   }
 178:Core/Src/stm32f3xx_hal_msp.c **** 
 179:Core/Src/stm32f3xx_hal_msp.c **** }
 290              		.loc 1 179 1 view .LVU63
 291 0018 08B0     		add	sp, sp, #32
 292              	.LCFI9:
 293              		.cfi_remember_state
 294              		.cfi_def_cfa_offset 8
 295              		@ sp needed
 296 001a 10BD     		pop	{r4, pc}
 297              	.LVL12:
 298              	.L20:
 299              	.LCFI10:
 300              		.cfi_restore_state
 160:Core/Src/stm32f3xx_hal_msp.c ****     /**USB GPIO Configuration
 301              		.loc 1 160 5 is_stmt 1 view .LVU64
 302              	.LBB6:
 160:Core/Src/stm32f3xx_hal_msp.c ****     /**USB GPIO Configuration
 303              		.loc 1 160 5 view .LVU65
 160:Core/Src/stm32f3xx_hal_msp.c ****     /**USB GPIO Configuration
 304              		.loc 1 160 5 view .LVU66
 305 001c 114C     		ldr	r4, .L21+4
 306 001e 6369     		ldr	r3, [r4, #20]
 307 0020 43F40033 		orr	r3, r3, #131072
 308 0024 6361     		str	r3, [r4, #20]
 160:Core/Src/stm32f3xx_hal_msp.c ****     /**USB GPIO Configuration
 309              		.loc 1 160 5 view .LVU67
 310 0026 6369     		ldr	r3, [r4, #20]
 311 0028 03F40033 		and	r3, r3, #131072
ARM GAS  /tmp/ccHECQrq.s 			page 10


 312 002c 0193     		str	r3, [sp, #4]
 160:Core/Src/stm32f3xx_hal_msp.c ****     /**USB GPIO Configuration
 313              		.loc 1 160 5 view .LVU68
 314 002e 019B     		ldr	r3, [sp, #4]
 315              	.LBE6:
 160:Core/Src/stm32f3xx_hal_msp.c ****     /**USB GPIO Configuration
 316              		.loc 1 160 5 view .LVU69
 165:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 317              		.loc 1 165 5 view .LVU70
 165:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 318              		.loc 1 165 25 is_stmt 0 view .LVU71
 319 0030 4FF4C053 		mov	r3, #6144
 320 0034 0393     		str	r3, [sp, #12]
 166:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 321              		.loc 1 166 5 is_stmt 1 view .LVU72
 166:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 322              		.loc 1 166 26 is_stmt 0 view .LVU73
 323 0036 0223     		movs	r3, #2
 324 0038 0493     		str	r3, [sp, #16]
 167:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 325              		.loc 1 167 5 is_stmt 1 view .LVU74
 168:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 326              		.loc 1 168 5 view .LVU75
 168:Core/Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 327              		.loc 1 168 27 is_stmt 0 view .LVU76
 328 003a 0323     		movs	r3, #3
 329 003c 0693     		str	r3, [sp, #24]
 169:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 330              		.loc 1 169 5 is_stmt 1 view .LVU77
 169:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 331              		.loc 1 169 31 is_stmt 0 view .LVU78
 332 003e 0E23     		movs	r3, #14
 333 0040 0793     		str	r3, [sp, #28]
 170:Core/Src/stm32f3xx_hal_msp.c **** 
 334              		.loc 1 170 5 is_stmt 1 view .LVU79
 335 0042 03A9     		add	r1, sp, #12
 336 0044 4FF09040 		mov	r0, #1207959552
 337              	.LVL13:
 170:Core/Src/stm32f3xx_hal_msp.c **** 
 338              		.loc 1 170 5 is_stmt 0 view .LVU80
 339 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 340              	.LVL14:
 173:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USB_MspInit 1 */
 341              		.loc 1 173 5 is_stmt 1 view .LVU81
 342              	.LBB7:
 173:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USB_MspInit 1 */
 343              		.loc 1 173 5 view .LVU82
 173:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USB_MspInit 1 */
 344              		.loc 1 173 5 view .LVU83
 345 004c E369     		ldr	r3, [r4, #28]
 346 004e 43F40003 		orr	r3, r3, #8388608
 347 0052 E361     		str	r3, [r4, #28]
 173:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USB_MspInit 1 */
 348              		.loc 1 173 5 view .LVU84
 349 0054 E369     		ldr	r3, [r4, #28]
 350 0056 03F40003 		and	r3, r3, #8388608
 351 005a 0293     		str	r3, [sp, #8]
ARM GAS  /tmp/ccHECQrq.s 			page 11


 173:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USB_MspInit 1 */
 352              		.loc 1 173 5 view .LVU85
 353 005c 029B     		ldr	r3, [sp, #8]
 354              	.LBE7:
 173:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USB_MspInit 1 */
 355              		.loc 1 173 5 view .LVU86
 356              		.loc 1 179 1 is_stmt 0 view .LVU87
 357 005e DBE7     		b	.L17
 358              	.L22:
 359              		.align	2
 360              	.L21:
 361 0060 005C0040 		.word	1073765376
 362 0064 00100240 		.word	1073876992
 363              		.cfi_endproc
 364              	.LFE133:
 366              		.section	.text.HAL_PCD_MspDeInit,"ax",%progbits
 367              		.align	1
 368              		.global	HAL_PCD_MspDeInit
 369              		.syntax unified
 370              		.thumb
 371              		.thumb_func
 373              	HAL_PCD_MspDeInit:
 374              	.LVL15:
 375              	.LFB134:
 180:Core/Src/stm32f3xx_hal_msp.c **** 
 181:Core/Src/stm32f3xx_hal_msp.c **** /**
 182:Core/Src/stm32f3xx_hal_msp.c **** * @brief PCD MSP De-Initialization
 183:Core/Src/stm32f3xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 184:Core/Src/stm32f3xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 185:Core/Src/stm32f3xx_hal_msp.c **** * @retval None
 186:Core/Src/stm32f3xx_hal_msp.c **** */
 187:Core/Src/stm32f3xx_hal_msp.c **** void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
 188:Core/Src/stm32f3xx_hal_msp.c **** {
 376              		.loc 1 188 1 is_stmt 1 view -0
 377              		.cfi_startproc
 378              		@ args = 0, pretend = 0, frame = 0
 379              		@ frame_needed = 0, uses_anonymous_args = 0
 380              		.loc 1 188 1 is_stmt 0 view .LVU89
 381 0000 08B5     		push	{r3, lr}
 382              	.LCFI11:
 383              		.cfi_def_cfa_offset 8
 384              		.cfi_offset 3, -8
 385              		.cfi_offset 14, -4
 189:Core/Src/stm32f3xx_hal_msp.c ****   if(hpcd->Instance==USB)
 386              		.loc 1 189 3 is_stmt 1 view .LVU90
 387              		.loc 1 189 10 is_stmt 0 view .LVU91
 388 0002 0268     		ldr	r2, [r0]
 389              		.loc 1 189 5 view .LVU92
 390 0004 074B     		ldr	r3, .L27
 391 0006 9A42     		cmp	r2, r3
 392 0008 00D0     		beq	.L26
 393              	.LVL16:
 394              	.L23:
 190:Core/Src/stm32f3xx_hal_msp.c ****   {
 191:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USB_MspDeInit 0 */
 192:Core/Src/stm32f3xx_hal_msp.c **** 
 193:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USB_MspDeInit 0 */
ARM GAS  /tmp/ccHECQrq.s 			page 12


 194:Core/Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 195:Core/Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USB_CLK_DISABLE();
 196:Core/Src/stm32f3xx_hal_msp.c **** 
 197:Core/Src/stm32f3xx_hal_msp.c ****     /**USB GPIO Configuration
 198:Core/Src/stm32f3xx_hal_msp.c ****     PA11     ------> USB_DM
 199:Core/Src/stm32f3xx_hal_msp.c ****     PA12     ------> USB_DP
 200:Core/Src/stm32f3xx_hal_msp.c ****     */
 201:Core/Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 202:Core/Src/stm32f3xx_hal_msp.c **** 
 203:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USB_MspDeInit 1 */
 204:Core/Src/stm32f3xx_hal_msp.c **** 
 205:Core/Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USB_MspDeInit 1 */
 206:Core/Src/stm32f3xx_hal_msp.c ****   }
 207:Core/Src/stm32f3xx_hal_msp.c **** 
 208:Core/Src/stm32f3xx_hal_msp.c **** }
 395              		.loc 1 208 1 view .LVU93
 396 000a 08BD     		pop	{r3, pc}
 397              	.LVL17:
 398              	.L26:
 195:Core/Src/stm32f3xx_hal_msp.c **** 
 399              		.loc 1 195 5 is_stmt 1 view .LVU94
 400 000c 064A     		ldr	r2, .L27+4
 401 000e D369     		ldr	r3, [r2, #28]
 402 0010 23F40003 		bic	r3, r3, #8388608
 403 0014 D361     		str	r3, [r2, #28]
 201:Core/Src/stm32f3xx_hal_msp.c **** 
 404              		.loc 1 201 5 view .LVU95
 405 0016 4FF4C051 		mov	r1, #6144
 406 001a 4FF09040 		mov	r0, #1207959552
 407              	.LVL18:
 201:Core/Src/stm32f3xx_hal_msp.c **** 
 408              		.loc 1 201 5 is_stmt 0 view .LVU96
 409 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 410              	.LVL19:
 411              		.loc 1 208 1 view .LVU97
 412 0022 F2E7     		b	.L23
 413              	.L28:
 414              		.align	2
 415              	.L27:
 416 0024 005C0040 		.word	1073765376
 417 0028 00100240 		.word	1073876992
 418              		.cfi_endproc
 419              	.LFE134:
 421              		.text
 422              	.Letext0:
 423              		.file 2 "/opt/arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 424              		.file 3 "/opt/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 425              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 426              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 427              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 428              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 429              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usb.h"
 430              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_pcd.h"
 431              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
ARM GAS  /tmp/ccHECQrq.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f3xx_hal_msp.c
     /tmp/ccHECQrq.s:21     .text.HAL_MspInit:00000000 $t
     /tmp/ccHECQrq.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccHECQrq.s:77     .text.HAL_MspInit:0000002c $d
     /tmp/ccHECQrq.s:82     .text.HAL_UART_MspInit:00000000 $t
     /tmp/ccHECQrq.s:88     .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/ccHECQrq.s:191    .text.HAL_UART_MspInit:00000064 $d
     /tmp/ccHECQrq.s:196    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/ccHECQrq.s:202    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/ccHECQrq.s:245    .text.HAL_UART_MspDeInit:00000024 $d
     /tmp/ccHECQrq.s:251    .text.HAL_PCD_MspInit:00000000 $t
     /tmp/ccHECQrq.s:257    .text.HAL_PCD_MspInit:00000000 HAL_PCD_MspInit
     /tmp/ccHECQrq.s:361    .text.HAL_PCD_MspInit:00000060 $d
     /tmp/ccHECQrq.s:367    .text.HAL_PCD_MspDeInit:00000000 $t
     /tmp/ccHECQrq.s:373    .text.HAL_PCD_MspDeInit:00000000 HAL_PCD_MspDeInit
     /tmp/ccHECQrq.s:416    .text.HAL_PCD_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
