-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
-- Date        : Sun May 20 18:51:17 2018
-- Host        : DESKTOP-JI7G1LN running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim C:/git/SR/lab11/Resources/vp/src/centroid_0/centroid_0_sim_netlist.vhdl
-- Design      : centroid_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
CvmaYyJzAT4gGJRlCkE1yXt5Lv9gJbr2gC0wBzixkhI3TupXRLTg9s4Z9WVWp43QDkUuM3VRZjAj
RVnqESt3JA==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
hHyS2uxRkJ6sHR79RwG8dxYfMwySDoNzo0ZpVSoiAp/93R212I5J1LxM+7EujDw/cO/x9djlyxbz
erzC6/tIqQ2nS2hUZANmmER9YkiA1RlXlIqDOWo8pOFHNj1c4jf7Zdq7OJMDPvKF+fLgmk5Lu9Y0
15oIyfQw7L+gXpW1qEU=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Cfhh7YIOGyVJiZpd5j8xa2ugbHZdDDpkNcw6vvVCCgnGCfzlen3wlGk0omzzJqyVapnfg0aPFCVf
eH/noQVGu1bQkowx0JKcNE5x1v5DKH//UNI+lq09SNF0WKlMcTAGlNSUzO8kgVv9uNbKUHDXodcD
5iGh6bHMhVPSu1QKpTfJlIMd2CMz0JfDQiVbfTaAGKvrQhaqVte7pYpnqiXM7povPwt/ntWHBH4s
XSF4J4eDVLMuQmQNy3vrqFdEUqmQFtLWgNRpG2fwo19Y2lRzT3ux5SiA0Iv55uR6x7AG21x8BZlD
JC102ufirdrREfWUzlClY8zmr+TUHpTF/SgPMw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UWceDgHVHZAg17Yudaw03bncVn75AJ6y0RYlYeqdZU3kMG9E1W6q5REaQAI7sMZSrC2g0zavsx4w
utskoq80P2avoebtdvBfjr/nBCQqUN3AvM3GSk85froboZgk4fCQ8UtEj2Qk7ob+ox/md7d9P9dw
2YULi+eG04dUc1g45wwF0ZoZdARk7Ml+fXMnm7zxmvqVieAEsVq6ETZN/P0pwvIpAakLTayKriGC
qcrb1S28bOuV+Na/FX9rxN6hM5aK7vSdFqja5GGs32r9UVRIkX6i7uqS9pWQDR0Qa31W3z6wrRrT
+2wzEwNMDKYuWVIM1FQo/Tp0NKa1Y+kyjahSGA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tLsJPLnIUk5FSxPTGLkNhAFldHrP7oFH8h39nfqyEmnC/AmGzR3fePfCEcee3I4TYySABpWhyXIf
m1jGiCuHfIpFkF2EJqjWmBev0bD33cbw1av2xtJRFa5gaQjxChO9URfjedFvCQWWwjlxejc9nD0N
O0V2XUDQxd573YmSBuByzshlxt3bujEd6Xeeb8N8NI8c2ZsfY4693LGdb3k6gtY9ZEoo4XuYVt6n
S2tNFVJTfQjyBEXbuCPqpwGf6bPdy2SKvTE/s4rSIVTO08J6bXDaEOBUGg13XVoJJqrayiJRVuQL
LhoiPzgOqS6ude1uUaMHE/SN9X/vt/6uOsOl2w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jgk19ieS+ZYiySHKvgAHMus0OAx0HPJ59p64LMaYK8CyW0wSM8LIn++sFz9tsOBdLj2gb8IKpSVr
SOX9XXXM2pQFSME7x8q0m+EPg9m1+ghIpW4bU/w4zVq4NBjYydZCI0Hpy+X3op0a3+eENVEw5SoK
4R/zOL7aV/2nZ//wkaw=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
L/BPRr/PHH5da1O06dKRr5ST8eskM6lzR1UPuTvZQ6RCsFEjTD1HgyqjW7/ypnIq7V5TYDC553+Y
rJnEENzDc6RSpzenrYxw7NrURpUedIWlCc/PEf5Zq9gu1ESkpND7t98rc+uiAz7zsn/pHD/K50NR
q9l/gcWkOCgArmADo1Lw9usrfZ8ECIPKY2kLxeTYbh4fsrCpPQsQUk4NxX3N1Q0h3RRUCdHSFc0O
lvGip/vd24OK8zXDMaQv4fPmgToFQMUvLrJXErEUeRlkpxkcX6g6Zu4RMWwwmkNIfZHpc5K8Q3RL
MMc5rARUSXbNbpf28H3iyAMZ0y+EgI0CrKwooA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GMblIfc0YJTNsxYFjMCSYDOtxMp9axesYHeGQpxCooJVXhQQgy5fJhdGUgCp0d19gmz6J1kj23Jh
4JngJNz4Lmoi89xa5MbUvzIvN0yn7cVEXXRqc6DxYnxus7c/NrtsburkxNTxCS1A8Ss2LjUDY6BN
8A1jfZRvBNNv1n7Pq58dB4rXBDrQ/Ia0Kd8CRc5aaN7SF9r6lcYLyaYnmfwsMbL13CTSCCP12cSq
C3c75HGT/G7Ldg+k6JSlRwXxATNO7789zZb0/cdp2KMT+E61Exoh2NO9bt4XFxXkzxWVIMBFc7KP
aO19bsE5BkKTTsI5KRbrmbdKWBLy+/jo4yKpbg==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YCwCilt/+OZINlG3pzHRv5fL41bsT8tTQL004njOPQGsT44c+RFBLnGEN0APihIGtYbWFevmKJXf
oj2BKNmKdRCPeCDSxf1o5HJ5IoX/otxNVQuKtLtP5R7KUp50dd4NQvGeM+KPdDsaBh8+EwQ7XHvH
hK5JyiB3EaSrALHLTZp5D2nPZPVA2xU+2aVNfcBBL1xtZmdLs9HZf2XQan6aTMFq2yN3v6lxaW5e
4I3K5i6gTTeVSEv/K9LJAfxQMj76x3hydCGj9Bp10PUYo6TY5PWAgp5TTTdXgrFzUI5yO3q0YcEm
Ks3mE5pvswgSn5J6BH9ymGr+dbDtrixGpo71jA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 86064)
`protect data_block
FWuv5kOMjGTp3WE1g/C+agZisbd1bVla/kmnHZ4TVpBRCOSYo0NnMT64PQd0cdBYrYdhHOuBaymu
/zYJMt0b26AMsLC03wTvktuQZKVVzyw5CvLB8GWthlRFqKq+H5HaxGznt50sWbNsaQK3e1IqqxX2
3VDTWsU2Ds5ZRdyBeF+H2A+ayfWJkLoHKtPB9AZicZKJIY2BqEr/nCXsKEhdFu5Fnw0hP8QAJndp
f7GWtDdjuydQTGzUuRoArfOb2X852/WAKn0V87LvwjnY3NG++rj246Uqs1mODv0MjrANn/NZj4/E
4a0+YOJ0OKwKcdjX5N4kuhBtbu/YlwS26nJISDsSjZl95kWUZwnsYnGm1BK1Mmf60j+t2/GhJspR
mVRcWlnODYYuO6XnCU3/vYfKCNanFVVb5X20kA1J8Z3qmUcTx6zX/4EGJor04/rgJIc0+zFomPb/
HqjOxF2WFg9+xWwpbLKgYzpaAOvZhIwmr4rUazRe+JgA8tPVHac8Rps4vjRyPQUcQ1hy9VHLJ0vM
OYBLez4RPAbHxv+lEPlVI5qSZYv6WzW5oiHcay8DjXe7aiN6AyR3/FZT0UhH/je1/6kXm6riY4aV
oTxVVW7kUCwUrcpo3Jw9ZeSwhI8RhMX+e60ar55//T4iNWK41GN/4p8gA3ZI1LMABoJ5nRznYN4F
k3UmEtdhQarSvMFf4Ip4iYNemID2rX1NXrMhL1dP5OPB3ZZ2aC5QdZyOTFGP3w0ozHGBYIttNjMK
kzUl9z3kgUXqn0SMEFWCxJRPR9tqaocpMhGANHyyKKUox+5Iq+NO49a6HOX0nTYg3LT7YobqaBtX
YuujcvcbalJPCo+Iuj/pC4XKTN3eP8jZDU6uuNBh2RRMCJo7ychNkGLQPl+ZBxE+0KIuzHmY09N4
KreVXXaJ2duJjqaH2vs7jUjZL69c2gDRr0xUL0fjzjLO2DfmcVTu1LEj1mwYXshUbv8uRSILH1zG
B+Ce/HCgY5hAvOfCrEd3mgzO7bOa6IIEiKgeWkOlTymqhE/v68xCg4aYcqEiAu/M35cNqNeNr6ZZ
zdHGu+tBv1Hz0MQtkGEFKIStrxx9WgiUUjbieifOaI9BgfKP5Lpy2AwKbQ0xnhGuxMeS4FxfDlQO
6MnPM1nvQuLTgWzR1wc+j/dUTTEwfdOrrJpXEGWjBfi5bc/KrbTX+GNstyDGLZRo79M+rjhDoQTd
7tVVIDdMFN3J5aP2HDJY1G+ebS6e+7/HhI//FRL4JVlmJdSjbidUNyHgMixj2H/NSTty0AbbIQr0
WaKbrRjRhP/ITyZt1aLLKWMRIz+NPO4YtEBJrrGw3SUusP7EL7sKUPzWgRXCEoaBxDxSVfh/EnDg
LS2VuXfxIhudWXqqgK2kDMPNFTLi1nMg4uA7xUopGT6o/qV9EkkXu33HohTlZmYxJYRrCc/jHMwx
6sS6KBqrgDbkJh1nuRQEsmQReRzEx64Qw6aKTNTb/ZZrziZIaeyY3peM/lV5J4M+PlU0Mm2+ebTB
683tnP12s1DsWwL7ovw3VmiW4N6DwA/5fVgSv/PXkwRZFttSrLMdN5aMY9iEyrJsYdZpUq7eLrHG
fogIAk6oCh5GYuT+2tTYU164nLOSp+6UDYjGXCbx6zz495QpzYDbzPyaCZ183tvXbc/5auUmvuaW
4fKppRJB0hnBfh1/aP1ysI13ZzkrpHQRLQWFVYvvX1u4XfyYbbadC3hLujHz7XjFOPO4/H0M4PdC
yuZwPvtF963fF8Dbz5fCfbBbpNOPsQZidwPV75it1ttO3JSWf/u+1tuYH7FK1bprEaISk+excBUj
bxAOVXCQAQ1gxqG3VWdATEQY5zwR3pr+fEkSGo7L7OH3rp08RWO2G0kdLmBU9iQxKrtgr4S/u7n/
4rheW5Ki1wKes+OUvj7VOh0Dw64wd5Ve5B9w5fkbFgh72xEziz/lQgvT/RQXVNszSlfD4ZSTyUqH
4OLZzDcfLvXFrjOxVifLfcPmCzrHkV0b+/LHu2u5Wes3YwsvHf83fsq7cLZgvfG20HoNOu+dSIKE
BPw8sDgPN+b6E3QJ5U7gTuxmgfmxug2AZot3wvbydz9MEurBy48pF9Q8sH1vErn5FGkg9wgW3rrh
cjEoWID48YIv1ywiCJoh6YnHu3TyNPzGhdTbpNGSctiu0bolFtaPaQb+vfjbIixZUJvi9R30/fvG
RWm68NpkUlSZYXuZ2AU9CXTDTVn+fWBJXqc0luuJ1zTEllIHUGw4TgwTK/IC4E1rNE1c4ZgNuJMY
MJNXbHqRmRshq4AAiHMdprecINhgL1qRLOfPmfkKQHO14VwPsoJeGXXK6nh2+lAcvHyo5cv2zBuQ
2aO60s4X2Jfc1VtzWjlwdfA9UWSOIhXQv9uDZhijhwgXTdu2x3FVNRiqfqLkPQZNR9G0bK1/aVsl
zIMZBJsmwTW37FgkdhDTQWSoyjOmjpuegEnaOpABhEJ5JIyGhLe1RSpNoLv/4V6kqCBaucVm++zt
ywaj977tqCwt9LjLvCYZ6ZdUplF6igykbvzVvfmhuMqVY0Kg1208ZL/dS6vxBsimuj63iKjqMw5h
DsswlgA/41go10h0kQVqAa/bx6Lo8NpTAumo/sGvs0OkzZkRkmSQbW422VGkYvs3s51NeIWlsGRD
MYxQqXfwxrxSMvYE3UNnReo8b7p3yrSs6EcIoTOYQ1a/JyZUg9/xQLFApsPZeJPMwSJtp2RCiTiE
GaX6zq0/oyxtE2L0IZcFc0ZcYkV1OQmB52DfygtFHRVYxFUa5eXKBF6fWIXWQSvOtcor/HULNy3r
XkYkdtDogNr6G1OmOHZjf5ZOP4cQZR/7AnW+VapWCPBkM3JLa2g5reX5H7Lwe/RKkJqd7PLzaXld
YNW6G5ZRPApl2O17LtnlQW7dAu8cPPvwlqyoxGJ0DNVDUoiVXSeWeUD8DyWwR/I/wrov7XYtDfz8
JH2ZyVq1aBdgCs/lt3RkooU/oY3d3Sg4pAqr6lGiwViOpAHJU+hbyXitCv0dhpMwCI+gEXAPieYJ
gKyAdO6ehaEKOJuE05+m12r9JtsciQD41lLu5X7biKbV9iwiwCH3XFf3EGGufEVFkqLCNTu8Cn2a
6v0UO/ZNAZuTPFtsWcOk+Zg4P0BFvxNhsBDLJ1rqM9tWQurawigPsXoWV9mWa+YUAUNQWm0Bti+4
Lqap055HLka9vJ2aq9RwDD3pRwkylb6NLxEyD4moiWZkDxrO4ch1r6hIW5rq17+enjkOErttk0dh
EyyZKi0IL/955Kk8/bMGPJOHGHGNg0GLvly5+Hqh6flIivskf760uFVPv+7YTB2rbXNaMt+E+Uas
gusuNJXAO6zROwzra7UILriqZTsFsNRmLEyJEVwwXRF5OdCOZkJq8hOZrRY+4zjx5olvKu9I2XmK
0JQ1iVml9w20V8I+4aVOY55m8dGuAeih5X085Pl20ldPAEkEtkkRBVN5hOGNK6w3a5icRZxYamf9
8kjQchL9L/8XY98Bbh8KKuXJXbx90SeKHgrG80L1NS1/7bOJKFgUJlFbMQLeDc0xWroYEWbmIEPS
ILqbXvM6HH1XmStltrKcLH6/r5KwqnoJkoXjBcBC+0egAV0ND+GqoCh63zJoRIs+fVi4KpuEidR5
yjr4fKqXGcBsQCbaM5TXHjW8L+MxOtoPilHjYEIpYcGDYGdlNHZFb1jRkYUse5TJyaCV3C0FcElf
w6y3VoSTRitJTFv41WaTOiyx77mGQFhHhE0WQBJodr+LzhaxiwLaqnwNb9fNik/7m6lLmGpEvgXa
t0opwyUuBBacV0enpcV711a6PrI8cp9L1ZZEDw3JK6VYIPWSde/YMiaJ8uDQwj5oLb5wqvvttwEM
rwTKayYYVlkf3ShekuCderNX7JwQ0ptpekAGbZuWf1uaKi8gP3d4QlpswkypvpD61y8bjliXbPDy
DCGs/0eAvhpMHKIvDyscT0jo5gPMyO2vRl3TNHZsaiOs359M2lwWgjQI+FZ6yHB4SBn1ZNoKYvwC
IRezrxctdS2duRQQhLvNlZuiBo3ztZJrUS9SsoZDgKPYhZjyIoK2F1lNgydkYYWiALu12Q0piYvO
7Xua1Mmdaub/oq09rqxpgReTXta87Mr4TFjYlwmT3ghg+oz+0sDEKQRjjDp+LKNuKY2XusOStfif
AlgiIr67tqA18OFAX+Sqd0+4WWk0fCQXz+r/L51K3n10SpTAd/EfRtwAOfhP/lYDPnAa4RBINn01
UEjyWqUcOEzct//0iNafit/U/sI8P/tEV4HMeOgY65bcNfyoZBIG+YxMksyJqe2eTciqqv9w7mip
ZZAdQQCLg70ClMWFy6ojUypaLL7QqED+psjyDNJ4F8FWtjmINEKN06USMvRJp/HwNb35zk8/Nslj
m8tjVHKJLdLRm4Wwo8yubY81RZpWnL3rbPQTcGsBOLMJ2dFWxMKrRYsxeLspOiWU3+e082UGZKn9
QZvurj16OK3Vw6iJ+USyAHTHDYllh+jBZl+7irT+iGgRdUTodE3v7NITO7JeX0jK9j8jRUGsMNws
8cipA2wzELUwHhtC+/as54T5LiA8QPjtpQ+Cr/daEzmFlfjuARaU/wSWvbbNwezaX5I5ppAXlZma
6w+Y6aMMUYpEQdkIkR2N8rJYZf2Sf6kZphcs4tWe9P3V7qPzr/0jHyVDQiHXKNzCImG5JjKur/iL
NdNJcSU4fRgQL5N2UfCCdkPrjSYAUiEt3cg8k7PzHYUETP3h7gYEOA6S8neRcKUq8uwbXAtlL8Jy
ehh2M7DQFRHEyk0Z0ZlKDzlzogU06RKx/m/wSmBS9XZnDqZJ8mJQjy17b5LXPvjWXDRQcdej0/lg
/+HNzEAdOhibAu6L3t8pabQWdAVb53Vt8L6QotYgaXOXa9n+dkWfHiAltxm6E5zppdQHXemzH3QP
DR9AGNGlz5gIERfPzaK7/qoo3h9pwPX3mHTjszQb5O0sYTUZf2Dgj81aAYrhhXs4cJKQGBa9a+RR
gm0oI3Els8YO3gfBrgtDS3D9X/p56RHcaGyqVUJ8uIeCL+6+49Abz0C351BtKoo2i+1txwRVSTZP
u34LfrWF9+aiUnmA08ibDRy24rN20gjKPBlfA3/VOcGidy6RddnSMUeHrjYhkNgrTnNov689eFVk
3CeyUthezaV42QMBX4yCzOziM6PZdYrg0YJkiXMaZ5vk8GEd6Y3ZI+MNef55oRG6waESTrChXWVk
/FuXGyfjxjbpX/4TFABGVSIVMScJrZk1z1bkvn9Mxge31LYBdfcef/RH+wOg6rUuJ7Tdv/D2wOsa
VG7Z5pgH7Zz16ObnjUNy0+TkDlmD9VvOt3toEZ1gx0lu7akbeWFqY1zE8QAECKTV1ORnUHnOGKNY
3HNrg0LvhCewKFslcW1Y4IBBbOkstEwn3/NcyfapjLfq49RmuH9O5JbsfZUrQn8IpuXqcS3jShK+
51rJCUmYzSmF2+5s9ZCM1M7ChMjN/112MJ2MsEjB5ATjmJ6L+3SChNX7sGD81eGRSF94gM3v9NmG
7DD69hXdUj4HEQ0oIaeurjWmhe0xSZSB2lrPH4m5jTcd2/9/msoNxRFu8uHLG2wDzuAwI1ZQkFj9
jrSDYX3CVubBfVBdRUDxGyzLH4UGmQD2CxS0aORtMSLf9WoiLOXLwBaS+LI0xofqMmd6wiRETpw4
ds0oJ4vJPYlcRPCiat8WWbQpjvgYW/GZEJsa/bS8b9ADXiASlE3qkXh1V9Cb/dWfU6MigOj8Nmr4
zxj5ZY6639M7KjC4/AIiXEmUr0CMDu3Q/oHNEN1e7A5nmKlTp0fGXSC7StFTYwz/TCGverTATjYE
ep8CUcWlYdIplGHt87LXLhYZmAhhv1KO+D0RQ8xnk5OTvarnJSOyFh4VmOQqYuU1BaxJSP2nPF9a
5JwkqJuOol02SabuZDgIv9QVytniAzw/9zT/5Jcw07puexpO6ai0jzi6fNcg2unE8WTsRDrgnS2H
ZYBk/DTu9f7yLCueboOO8aVyYW0E4I0c1ftZy0PwvEFhjSDtUePokXJP9eHO2sMWN1VLhElH0ZJB
xZI7xjTHujv6BrSCTMQPLuOHF4gH8U/zHQW8udjr8Cdsx5pfx5nlkk36AeASKVOjxDOWpjObdo0w
Kjrmy3D4oDOUYDdD+MwbKj8Nfyfqr5bD6H2XECl38EMFomvLa32B0HVLWpEsVwal/dWPvxbOTWt7
EepZXHAUNDWvo/7IZIsnH0RO5wxoyU3VBl6u/vj3Ij6kSwkux0Gm+jBkR+KpBWIFN5e1HKT3/t0T
GnRNLKDGWwqpBuUtFkxuMqNF75+PHP65lRhsqEmQBjImrxvF29EeEmvlT+x1rgG2hjKM0ZA5T47g
tQ5ta5+Dab8z/4w2AoxpGRZsAw2sNTRHsBoGoKo34dB15WbZmVH6t2dPRTCeI6al8jq49twED6i8
KXW1Frn34DbYEm1ivKHPZCB9JPMUp2aWhaHFq4Ar8hzH8ZYk2kgg52BHEoG1MY1rI0+rscfUxZhK
JqtDDVwNiE7MNZeLyNcfbp7OUuwBGDZUjIhXIwgL82iSOw0wwC18ghQfLBqIXW0mhdz/J+f0aGCp
TdhgSDz+L2L1wd1qKLaI42H/6QKH1hyV1uvNAUUknTd9/uk5uOsvh3w/FHxL1o8S93tBll6h9AE1
U+pQC7piZK8ZRnpoTw8mRKzaOaZPleGDSIlL3MKqZ5gSBPtQlhLA+2wr3z/qE2LT0xpWlahRjL8z
eL2byy0DsdWM20s+PU6fkiu/G1Wz//DAND2J0NqFtSb8QGVTuqpFRMAboHO15tSyRMZp46SKcM60
IeUO0YWspeOfPexd/RQ48xQs3x15NeGQCCSJN1LLhqW3gUpj56PQCKaboIkxC6w3dhutAJb9ZCWE
YfqxLSZIIjHPHdHbTcsaon1R3VbNzq0T2Vpdo0OryZB4WuVy1j6wZ469i/MNWPBe7Cc7l61TSYkJ
yL1ThBpAcC7zSHq/qoVJ7Xa/laGZ2gPU8dI2K1wEMLDQn+bY7G+3Iv4BJIryx4iKQVOd2pli3+QJ
sohPa5Da6Cfgj1pNIY+jJ3+VOgOYR7l1/jKu0kxgXXyNbh2wqi8yf1Fyy2en6gXbbE/urlKv3+m7
wJP/yNAeutCUZXzTqcYq2V9hao9S/bX7L6Ucx2HuJJhomMyxFOfjZCbYnRj/UQ9Qpud2N4KHkv/N
NZQUvzA2q99uRah/qWb5Vnr8T3pyxT+61jybRsV96QtM4BI04y75jXnRincY70vFH7reE4fGDxi8
KPnr2Zv7NkfeWaebalgUcyWBW068I0ZyiTZIbhPMvmTCc/TpsOjsasvMAlvhrz0wj7Z3I4lUusid
OREepV8OKUgRPdk2Yr00vcdGcGAjGtKzaiF1ZMgJL4Y1ALekwrmG4Pbih4jKMKxyz6aIlfunXr3z
8862EORo5rcQsbl+VOLHAUybCiq2/PmriQmP8yLg+/6z9G3GCOlib7LNRgOPgBTw046cj1AdqRDY
/b+LPjahgp9JUNugST8J6Ys7qTO+nXP0tnvXNV8qZMk0RmGGHtR+CwLePD5Mmc9AYgmzwFoOS9rZ
pU7szglKwg3L6QT2J1/F+7SwGC9YS2wKtQtrVzjK9PpyOv74BKepfd0F81uebYjE7PyoMg6fzj0o
vh8vyj2lQfcegn7ZFZJYD2//g6Duop9r7m6J8kjRi4Y1vtlhbQ0KL6GWnkC4BYT1DK+MSQnb4Qks
wUhHMoCCWnl/6x5YGtsah6fLLwC3lWpvsPrjORX94GMoxi2Fd6Q2UPY/GGhVDXXOQXug2n0dWs7q
URPYvfiin5HdACbF1TWTCv/Z9PErAugiuWX5smNYeDy/+WCQApOxaKtv2YcQJzd4cyP3KQTADMcE
f7ZA4L5vamfyo9QynOQnxCcvmAdDFCEt8OX8zfB8dZU9PbM1DrMCGS4Xf/xeR8M0QN5XxAXTx86O
Xfu+sZmXTwt+ArtOjAAgcrUBcQ7FQWv1p8MAkTBj463CpSz96P11W0mAC68bQkzhKaj8dGvKBoO3
pIFAUkIg6/agssOFxrfJindOzCcsz2TDtWr3kWP0wgRs1DFNzefnfz7KKFfry7ROy94b0mW42++n
ilkaOETwQVoTuU5ey4zcEpoNCxkmchzAspQPKT/BbQBJuB0c1r1X4TjMomQFSBS9YcPSe60zx0Hc
K2CCso/KotE5tpo2Fgs9Tk0OIOxqKF1vQrwTB52zqTOZqfyeo63WnTyON2v8u1+UwLxguLURRW6s
d4LWkXVaGEoaAyeBfLcKV2phW7niXXPKkViCq93x/EOcm2SLT9fvZUoF27zQlbicR428sTtieDSU
dQ0LS+eMTGxdMvqbUw48Qh59e2zAKWwlX9sgs+V+I8uXTbUvOXTLOq1W8ErWRwMrGIBAfWapeXMV
KJURXmafELdYUjwcG3mKf/ztvyvIKpQHn8tXbOnV6c4CEfC7l87f1BkvXB7XmmFJpvQecIcq1lAG
IOvQ7m3ne6p6mQN5/22dbU3rAC5ZCK/o1Dyzmo5DjBmhgKGeq2h2q1BAkH6qHUyKBFYkBmNslI/7
yIiJKL5brQw/KCA9wUGwgKP5NIeoz05i97+DTieO0Gl8moahUX/ouZiZ7He37plwSkeYBN+7hBvC
nc20NHyiq//RCELX/rN4hA78wkv/53ZHgLqG2q+D7yIfpdE6QRNe+UKgMyelE6/Srl+k39tIxWti
AsTQjKkwgZAHJoXDP754DnPYhkeVeEc6oEAIYiITlB/XrqqK7tl3hxSInjUZ55fC3LbTylSIidAu
xWSh/qik0bewJsuDnUJbfZi9xXHqy29eGDaYpoNan4M0NlY0es+yyTeUNLcrE+F7Pa3Y66nvf6p1
r9nOVB3Fr/KKbjhExO/MTTTAY7Alfls2O4pGszEOwRxeNHHDoOuhLQTrlODVg3v9zYIvjeRKBu3e
MBi+MmwJnVsXoJAqw4DcmOoOjwjJQEB8gBm8uXFAbBp1adtXY9q5FhxZG00J4MCpZpzfjHLFl4Dk
vQATBNbc5FdINLxpwG4yDqZEp4tErfGCI4VXZdE8O/2r2JMn4FhpULmWPU9XK/kWBQ3CEHMG1/Fn
jYeaG8bks92LgBgqVB5vxvPimCuzLnlQof7kLtitOYo38NYEF93G57ShmUlvuy8f2y19HA/ZyFcf
8U/lJN+x0rqzKmsXt66xsLU1137KVXotLCW9tbIM5BuvLAk2R9UT/cAw3bO9ziBRCUrlvIYRTYxb
w8toGMoB0dRpejBzcUIyQ6kEb4DiDgf0S7Qii2ijFZfs+S2jOw+xaW1MNd2TSalZqyDT7aU1qBEz
NaeQSiCtnNI/EW9L8FEtz4kyBb6HqmOKbRNa+e016BW6Xt6Hxzhfri5rZ1PCO5uVnUgWKI6yw4Of
J9mvGccdG/5ZlwuQqNqzGZtGtd4ZIvwIvxjuVUtRqSYT6DgGMkmIdCA+AYKeqWj1g7zLf2SRcW/X
pSkCpgvdZVDAqcmpEP14dFqdQu++7uii+IMZiOf5k4FHHeUJ0gDhGqRZQ1tyI2vcnX6NObxBBwm/
jigcS1Kj7QvA1JDhzIFIV33s0ACWGwB4ArM1A9z4nlAsSPSDp/MhQRxgiDJ1ZhqoZcwRn92mpXKg
1VewyELstRQlmVbzemcsTbfp4tVAzqaWrAdVSzWK+nWZ8xDiji/f7/dGjIu3oGM+L3ebGY0afL3k
CQF24JBjvl31XXTBnXhr0O7hr0xYDmRI7jvsSwsecBOUVEoEKWBn9xvjztiSxG90ypDJLyiXsLjf
zM8sOQJ42ULR8pXa5O4F0XkGBLjVQGfG3Uy7MMHeGy/HTm5JOftbADtT7znOIu0pfNFFrraOI7LM
ckR2IS6S7C3zuK8UqfLoStN6FnK6zfuFfInX/pH74h3ccOSEPYheLPTy2mqYBnNIgzP6PD/TOmKy
DxaNh79VjeJKOQCdLmJdsDgHYQ06+DzFZcMTZZVsyMs9qd3wQys/i71j4HeaZeFm/N6F7OqhUUny
pN3lbYIs7aYVEb7xWjZYRYoC/gaREsAwSmlRlGcR8zKW1xgXGLExJvgHwVR7xU2DsZCIsYzq1sxM
nKBdkzvOlc+FQiWC4YDzJhrF96yp1rGDp4Dz4PRg3zFD5RfklDu5cLbwXFVNhT080ag7vvVyoKQB
4jvA3dP+R76MCerPr+tOIQImcsl2MvN1VucOYVAe/xxb3bDMbs102QF60zuXgkzM4OVLrsD/iK+P
uO+0MNuPL00oQR63w3ByVsAxFmppwGAqgcOX1MikXUZT5WsyBvUCxxOU4KswebrAYh9T9M3hak2V
jRZM6f2Qjus5UJgFiu0srlnyQzu9L5cj6LaFwD36kuZhHK/AtXCTev88ppQ+WINeyw4vPZTnT1hG
hqiPgN4otTSwWvamb3YkhBd95yrNCfV2qWVLoY+4wcks6G9iWzaIbH7Bd1gZfnNoWCdHeLbKQqzB
DpVhjjeBnSzY0FnwamhdLJYsUPDEAwlSMmGbGf2dwVjxzAGp+Kj3CHUTYVu3hxeiZuN5Pmhx2tUn
mxYVsq016xROOIbp2NWZoxhjUQdaG7mwdvA+UQS/V8Xlg/b24OPvgwkP+5KFPQy9vXSPcoUtBS8t
afq1jUiVsRkshSbgJCgb9TTGqOdJa74uyAMx1Bh1CY+7cCsimRQHZEAWqXHEwmrxH2gQTiLLqG/r
AI11ptKlugVs2KOhd3mfWynVQHu1PWf3NMyiYwusjQHd8OOmiiJJDBUNxIqHylxK2BCS9jZrswHF
6PD5mTKdVi7IwPIL8hBiiQ5lwm1mTRD/0TVqCw2Hml1G1YrPjKXzLp8Bz5Sm93A77P6dLghM4OsZ
hpOjcnovnGn/XoAXaxWC4Sepzfe9djmW/PTPQTho4sX3d06tciy5Bri4QvmTUPbE8NufPVhhcOeb
kEMAiRPZsOvw5a6RsqtbGxSgLJIY1cuLdtD/uNn8dKDnf1O9LT1kTJIJ4dnZf2LgWeLwdZRHi3DK
hNg2C9pcvxAXQ/XRXEmsS8DAPw1HxjSCTaEIDdYiUVdyvS9Vf1k/2Fpg/fm4i/YIYa3nYjgEq9FC
8/hjdv2SD4gJmWlIhnhrOIFyyz7WuJ/ejlswdJBn1AyK4hQRbminebjDliBDKrXJ+y3amvu4iTV7
eKGa5an20lC8UXJKG/E2mj67VgWOM72H88tmnejim8RBn/TrbG0ZM/zpEz6RnujPYGGfjzxU9PQl
am7LQaJUl2WSZK9nluvLKimLdlTT4T4eRnI/dzLg2BlahcxF5AjLF0mQMeav83p5yJjbJdWCDz+T
j2ldbzcDyS+/VxjAdh219vhCLzUIMtRw0kmGROYABbSM2AM8C/GCbUUIQHW0xYp5fX9gh+a6qhOu
95row17JE9bZ7Xc0LXVsKCmKM6hWfFix/reucqQBhOryLElT2iJWWEi9kIzGrbUsqEa9YfjgnMSs
/B2HOeDJQnatx56io6LpnobWDHz9gZFirKrBFbWqNyyMwWuT9big/Wy2XUNRIOERZqTk4Qg+pKm4
2Iu6EurT363Q9zzSh5/1ZWekuyrsZQhtIQgiNi2rHb4nm1jsBmgfXKzAy9zG2nQ/iHxysQdSp5uX
yFcPPOkjC/kxtSGNU5qmzODVvyWquUpX78k9eFn4vbqOyvkV5z++G8w8jQNBXETmWKFVxFghXuPY
y7RotincQBCs+UW3tHPKvh9jZ8GX/yx5zorCab/qG+AUtYVYISPoL8RxwR+9HvMQdUcqz3KyC4md
XLx1Ziz+eYPTIQw5Wan9CfgKbNa1IVYphYf1Ybyhoz7IWry0So1Eqn5JScRpF7UKTCSlgs9XsGwV
MCeQiBtpbSvBgZw4NcePdTKCgkz7JFI4bN705iVggY7r1+3y/Ak/rDzBDYYupoQ06VC0ggsysBuk
01LEx466lx0YlZqky7jnR0IxSs2zcdb9ASsi1KNNrUdlFbpq8/Eg8p7klLF5FOgzB8n4vTH38jTc
6p1STNBmu7xKaeGVtffDKPgazLNFfqs+g8MxB0uCNpZaowr604Q9GEe49hGai2VvjKW3S5bft7zA
gIdZtCa4C4z6rRjTvcBo2SPjEUPvi6PktaokW2J5fXKzSamXuJ2v/R6ZcCxddhP8Glq/fUOcAY/F
vTapFYKHoZGowi/HlkZO4ixNY8yckKZUu0X5t9C0OTphstOMI2Rlf9hzZ3RTYzYhpMiMpOukYlTS
5Ki1pGVoqMYobDjcG92hYgppEqoywSViL30Cq4VlFvl6FAbYPeQa8zVGDZ9O9laqrEiOM/jgVCyA
Mkg5VpN164/mH//jhIZTfe6nNODFA4oMbnjtudtQPguf9t/71aTMU7JVzp+cO8NtqjmUiDuZBsGR
OW7r35jeC+LyjF97L1dOOjdCxpIFbGe/yA/GpHsFpglhDlHczduzXv2qYQbMqbdHGmVy6BVBy3oL
xP81lcDtVluE9KnscBk1t7nmVgyzZR68jtbsAzpnhXBy2B7cdKrNPn1JQSUpiKSV9OMfXC7cdo1E
vW8Itbr7FiW4yoba75yXNblQcAG9vzJxulG+YeHLjmVeMXEdWSIWnbtra6EBSMAFdEnWb3LLEJtu
cXnlikRNyXCnf0Ru82paxKIR3j67LAoEOjZx0QJ4etdVvc7cZjLLY0J7n0XySpD+vHCHjjQHuRDd
jehLu7eDAgd7kuV+aC2ZJaSqKb0KgbSzLdvWIq1vRi661ui8TY/2hS+sUcSbuOqvSV9G2Q5Khxzj
jTZ425Yjx9sujiSL56qmdc7HmiEEqOhASV1qzWhpdbc9bPScAAY1dBOXRv3hA7uU3AaHNHA0+zIi
u4FWy+g8g4i52Gv2ZK3jCJNFPWvDPUCb6lajailSmZRmLvc3IRe1q2mf7P+Hrtggg6VRI4JPYvuM
cQuXLrpwlM9ycHiTCWB/GmtnmSw0P9qx4nybYlNM1GmBO10xIi9jkQCU4NwB0bG85Xpl1vcvluBP
NqcAOhynS1B9VPsxa93nF7yv71IqerA5wlGF0n9XJ8mMwzx5mC3CAjKm46cTxZoXMcDkRUpYoc/l
8kiuucynV8KebK1DukxwiIikm4jo6IVio+HNBeNDLlwHBlViubCRvuuYmJfokyArdOZ3PTMS0N8K
sFIu9UdXQtTaXZxP0qgvvHXF8PyoQe8wNuYYTmhuwwbo5VVixS052+iSBXZsLskl5JkuaugFhB44
wG+KfSk2qj6EgXqMaZzVZwc+6nUYdS72sUvHDPRflYZzRBNCv+amfBFUijDSv7w46UYj0/ywWF8Z
iR7v5tt8JP8yHlxetVdKw2V7HotcFwNC6UbdZNyhj3eo0MQeGhMbitfQUMVZRfVLw3pUzvS6IQCv
AW1I+h2l7EgWV2E4WbU5HFnRQm2dtwrWVMnNt64R07ICXHA30X71QSUnHixQebdL95P4G4/RO6xM
jk8IhAhn7dK1WoNeJoWioOKXIY08pmoCZ3sBHJW0b3dNiDvQ55rLmBKsbDqKbOoHaIEYv1QLWZK/
OxabqobIkxVkUbu2QnthQ3NUjb+RHhjmkQCupHYzAbmoJ1mssYuBj2VygiH38RKzgFemgc8sTLKf
8w24vBFvkZ4G69/jQISLwMHfEJkvLEJmfiDKdvL36Dp9YKwQjQ/UBerjCJxqPqP8G09oJKYsvaJY
QHmVXkef2mt7hi8QO/feOesIlESQ0SexNfGsbYwsYTQv7eewOuRWOivjb035iguP/PPuoru1v6ZW
scpVmUXfDLyrmKQZ8TDC6/fbV7GzhIkDg0IdOGq6yU7IJDMNvMpJDJjO3y4qzVcuwWRPFFoutwd3
GNNy7LgwTcOd8/YHSzBitoGxpd4bFnahp4EgF3VckAATV7zV7reQ66vDqAPF2kG5HeDKaMtXjA64
0tSQv/O3ZkGaoM34OSyLFmtFf4+kTcUVoJtCWWxy4byKUMsfB4PB7S+Wg7u/A7Bte/AHhFYIhX6P
4blQmNKrCdYxUg2ojBHVeyKoaafkUsDUcT9N+Rs2CsDIdmyP+I7vOlZk2gW+xBVeKt8LfOLyY+Oy
CETdy6+QxuA8UfhJj34zEw0dRN9jlSoHK/Jr7Elq8Hff+uC8k+gDyM1N+a56BZgdYC3K+rOunNOF
R8yDzmiyUg9knC8mFM5F1u5OsXLYgWg4DPjCBUcl4U1wU14N9yHwb97aI1cpNxXb+1TdFE+QVb91
CB5JSKJrGvv1XJUWKtsmrj9PXciguRZv0cuhZpUeaikHhsbjdyGaoE5U4VvWRFlHbdqdfKT/4nWZ
SWaOj8OQR+lPbmyPGgAwUnvkwLKRNlRY/8dyw08Y4//lBLoLnWaQVmqRt0DUbznEEsEZzgmJEJNo
snBLuNQZcd13+9bcsYFAYiyz5OO8JDDxkZ+LDESnRE1sKu8ep9ZbsCifJTo00ZE+Y50ixsRmEFxL
3C4AtCQBWbXTUPdvEQikLDA5BDI5KkPaqQFITzoJM5kpG9bLnIdSOP0rtBdaoNWRb5D+VcBGLfOR
G6x5WKo5oaSNQ3xAVjS78TkiVozcH99KlIM9pnD13ryLothW41rEbrPKcBnuEI0bBuT/joegckm2
UECULK6NpZ4zdb2mrYlO8bcbyVKSSfae1WwNjwR7HbPgQJzAgPrqPyt8q/vvoWxiRZBuILbx4CjN
esYLgAc+9wCVpMVdT8GVd5omCQbQ/v1gqUL9TB0prRR6JeL4C6cM0WEw7BylOO+Liy3d2sQg8lng
0GZGiGgK335Rn1Tn1+xU4FvJhd3GnDQ0UGLxscjPp8wz86/qsRfbiXlPEorBAKTb+a+oilw5Mq0Y
dyF3FbqZxdpV+LARTZRgN4pIyifxqDGEaxFUfQDVUI6GcuZC/Pl8npDlx7rh9y/7Fs5RqyurOYHv
04trGNcYTjkYZKV9B9VrUpgrkXHb2ANoYy/IuWaCTmEPT2f57ZKPVDHp02/ghhiQfMYylF2JQtgH
CmcLwP5v6bq6vBDrhxASlBchCrx1+mZXlQDkGtIbDNhhDoz9ANCYlyKQmfrfwd2M6lFydYWYjd+T
EtkJjyLirtN12ZFCz4t7ADf1SX8o0BZq5I6MKlTEZG3CQCpfmWIM1toBHnMtnAiWkgVzWVA3J9li
RYKLz1YNjaaXFVJK0Qj5rlKnP/f0JSOt2mTHP92gqsTcpZPcKlHSzv0VkkQ3K77iAym4VObyOxQP
8lX+fReOh4pPe0Dxg3+cOUvzCiv0k7T3YGsZvam7UkVJeu1FBJtrAMda26AWoUt6N8QULwk1GMQ2
sZ7dKUMQUM8tBHXuUtPR8PvoprfCZr0tOKErlHbwub4mL/BYfGeAQ/7dExzC+GeAR7m6lo71MAdf
S7h1OHd3cBmqLgR6DTqesRCrw8HE1VZpmOvSAZGHQxkMYj6b0P78NjgjNwYWY/N027K3vOhlmo+n
x7YDFb2ZcPF13cEW/RPfIUUdkENn26tipcanN6m3eLhhun42qHBLciiinmIpQ1m+6eMiazjSxUQI
jHRYZL5X+7D3vx9X+fnKINVcOQ0oH5VXNoD2Ag4RRCU4I00JNF6dxbKTfLAht8mKyW5EIVRiHUir
plz5Xw86Rv3LneyGd+/KEa5xr1+bAyZ0HI5aWt2IJW55eeo8u+8Zl1ligY5EC67QEgVJVVAbxTFa
LHkN0OvFz+3EDLPIEJ7Lttk3QBsF7qVQGLOqpaL4ULzdnxUp8JUdZkgCjOXP/Uy01cmy48rtw/vQ
6Gbwtze3ZlLi2wvd/BU5WOs+ekB/aG5LYoaz2HsMISkA5pFHpFO4c8iij7Clh/QYWw8AdCW7iFtY
pNbTymKbBMf5M9l5cP5UhDDeYcUzo/chRB73eEfQFSMLqnEsF0fBipz0KltXFwmQsEDTN6Ysbm5M
QYhJZMmzj/jXvh+a862PAp67lEVNWDpuCvRXaM6Sc6hcDZy+j0HdyXQPdq/rpwliTgkHD6KWBohF
l5lmyjTfhXNDwTGDJykDgn5l30ygTII7PYtK2ImzooRLVBBV4mSR3mc7z6tQrw+X/J129kdeIBz8
hwXYjTDj/lckVJAYlDpGJksR8hOuEHTbA9ymqWnvjOj4ngzLjWzK8DV5x7ZZuAgjF99CYvwkjhoF
EysXTMPzmWF0adZq63uJVCf2RiIEQYoOO+3bqyH3IJcHs8qtVMsFh0UUn3al4gaH2LCvPso+Yx49
Jm95q0ElmfvEtB5mHLHh6gvBCqTLLjUpc5iFgtcayvIhH6lVOVNYQz+Cs/8U4oezSozqhCj/hXj5
68p+TqPGraJyjsK0YlIQWL7WgwW7tlvk5Q1gazb5nVoJXTNltrV0S9hQPypoPTfFG+KaWS1+2KGS
sJvJbsw3YcP0EfybEvWUqEIPimn7yi2YFF9mtxvY/U7+waM9mwyzbwuIilqQqT5j7k/3+JlEE8CN
caGY9Eo9pwRgYx39LXKAugqBQyXDf9R1Q7V3gHGP5jmOqZyJ9wzVBgV/y7FyWDDjsmrfcmWFw5+p
NGeLkXoqzhMr8O3XbQ5ZCW1tOIZrGZ02qm7vwZKONxpO/9mX1mwuXFiLbIL89Vc9kPAFeyczOk95
5XgxQmn5uLeEH1mjb4hOpeigtkRBtEhDTpGXOAeZrClBTtmT6gJQu5iFQgeVRjS7OwoY5VA2/hdW
Ea+6Tckqgs6mOpKG5Y5U2BSaM0rIqZ0UvWr2pT5d4rmWCyIpzu9CGXFZedZCEZ4yCzm1GWZCAvIX
D7xqQ3E3ns9JABmCtUGLRUzq3dFlMr4KZsEkb4F80wwxMtjly9N7ENaNs9a+EbIvD+Mee3juTpDk
XYce+ZGco4HCp/3igybe3N3q6X3xObC7/jiMzcl+VEGKV7F9Yc0oOupiWoueZtWWnd0BhVcBLFbu
bJ/ZUW0FeJ5oimMAJ6JPz9TcE2OtkXLbVcEZwptq1fxdnKEYPkBJa2/dpL99QUPddTA9zi6/AAom
nG2jVzqzJsShBzantmMm362lRuKPfxCsFNAAqNnKh83p8wOvPd0fQ8u8tFgyZqLVVpnZJUM6Eltm
hRPMFraYrDB2SVF/rjwhUNFogqRkZB8ylE6eWE6nqxFOGxg+wZstJcixixkQRlhaj9ePcHUMt3Z8
HpE13Jl+0NFtMiGBYMXBHvoT2UOXw146cOExvIYHwgGJXOVaMULsl7xOISvNWWJ2/dvRP+fc+rY/
1Q+fwbARLdqtMCBorMQ0zYBS+g/ckYnydLV4VFuaE7UgfJLzjR/QKnoDIhVbNcRIcJskB2UL8V/A
6NsRcoDt+M7gVz1Z5YFkQGCN2AKU+tbGgibYn8c/O3zpfk0v7T89oziEyhtE0+nt/F+BlSECQtmi
wswwdt17mVl8guHo+Na26rnxYU0mNuJjMHi184DRb0waqY9e5yc4e0D6/ASomHXCjLpfwx/hmmKs
/5sF28Rf6RzQ+DkAwJcaPg5rqojFYlqagtqnwAtFBStPvvW9dIUGLwX478ZWdmnuPQV4/hKbqU5u
0vN3SJ8sbCOL0xYYMr6O8x7ya/TxOWpJKg9vbXx+HSQmgJGh6DC6HUp7gOnFXHUvh4z86r+ubFM/
qEYqtJBhhcxkDaZ2jnmdFSlSEOs/UDAMUx5MsewezCGrxWNWgBx/BKLF+uzffdfiiU6tLPUodfZi
0u4dPfFho/Z/Y3njp07zFvPEyJ6MgHSNHGKdntOeKxiEXY+kRKhlzTh5Yf/TNGNeNZIXjKKqHHZy
JaUyloW+eaLjqVIHcgWDWdW+gDks88IpWDx9hR+sqDTrLQxGBF5XoefYxC1Z6l1+tNfEeQmxFHIJ
2Rk1Qd9NuZjuC9ITe+4pkI527/sg/xsh/0cKKJw5cqR1Gz1qgqE397xFEE3Yyf6awKjTuSulnAKQ
NgtzI6uBkYa9Kg7xjl4BxCW9B6TNKQ03VrRXE6QugUYkOg13+vRE2UZ4hsjZHSdCbptzzDFk4Sm2
uljY+yNnTZX3afLorf2SAqLB5Qw2+ypyYwwbH1E3LsainkcZyWDxInqz96mxsX3u2m9yQK1ADJE+
zmeVdHTO0T8r7ZornKWI52TiBQ4h4/b22iO9ZlihF9iXxWQRwbDqp5e7JLFDkCnm+FmSS1/JRIOV
y2FNqgLUrqMa8vn6JBqNIGS8FDiWuQNMQWCmyicHclQApkZJfuhibjADFziWn2V6hsNQpPYSORTU
q3H3KXKgZY0wFznYqUyLDVfvhb3MKr6y6/ur+DFx77KhONMmZDWzrphawNVVclw/0e4XG6PXSSqu
VixyTPeVKTj7ou6nAPZ6aYoG76Y7cNR+HxNMH04jgiSy/yzk8iAuGUUyniJotKAV2KYeBTH8rnii
ru086YCaag0X6ROwkke7jFaLli+bEm65Ated7xjeCAobDeXQ7F5IYqFiRyoKz1snowXSejNVa4oJ
RL+4T+JGwy69PlZ7wFaVrXSRPb7aEQTjQkdomWoyHIas5DW/MODJd1xIvaOELK1ofZ3MACQI3tu7
g24QNKrIcjKdRRUVBFV3R28dG08gAoe13Fs1H+yLHU0VlppVqabztcFqdmzqG1y33O/VTfe3yWl9
Ii+MHU1qN9dLAuLi2/ocNkpPMzYuDtR4uQRgxDs2e4Co3zZpKRpAJ+mG5zhIbGrwh0Hz93ob37GK
X/K0oDILqdXNtfiYvH8/i2xx3TTh++MZBPkIOiZoKorE1d0VbnWLNxSLWnsQCmJKY1+zrBVEM9P5
WdSOfBfP7tpUGri8XE34W6XuQ2I92K3haHSoA8X4hY/6W7n024dhLfTsDBMXpqMgHXdWVl9byVUp
gWq1FvnB0xJdVyrcPwBo2+YUZFNHPs/FwLLHfGQ/Ms7KhC8ryR2A1Qc5AiXoFjMcirxdjJX/e7Qt
XkoEeFH2zNYN9G0VX3meYN0OkrcSkcxdSFVo1T1eaGUR3px8P5Pk+aAB+QwPrUNaIbR3uYL8fw7O
sdaQIUHGnp01qhyJWeLfmNWBDS1uUMoOTtu6J5ep9RAZ953cWET0Vos+ARxc/8oVToe/KPf31g7R
2axbhwFsd1SKUNeahfM08W5DDeZjMN09iT60L89Oq1xdX40VOZHkYBZPRvCGqwqrObl8hBYaT7xI
0moGZUUuQM7vKtuzt2aai/lb9zbiOg7panTmraqjMsfAVdfBH/0cZxRz7G+cbVLvBCF2Roj0267X
oypQmCIvdoojfkbgjHb/Mu1bqax4oj8OevZnHsDs2rJFCyLoPAQHrgu9JzogWQsIbVcqni5nmsZ1
+5IamJbyGGLfTPbh350Uoe7TELjKISvd+l0gNmvhzSjNx+xhNXOyWm67t8crqTPsXzceHUlbd1qB
E69Zd4IT3dARJ5hTHtf6nLAbJXVdbdVDDU9pRwg5EQJaNsvmZU1tzj4+2tMm1YtMSpThTqiujVyA
qekn8i8Zr2+qzVe7umTF5uChVzfoYwE82E2U4tnJpoP5/8kCGWtVG0tH5vktOnzQvmUhBHyIbs/U
yFUWE75SUQi4PggU3bnleWkQFozLvS91r92AqAo3MgnejMZwS1aRdlfDvAW/0LgvdBK0Xz8O7Yl/
wL/8s2ervYv7VP2mBgo7pfz6dfJZKFMJQpgLLi3qKExqd8ymhJI9P6znB5X07lkAdo8+lQ1uUNcy
+FUv1qYQ2xry12j3JyLxN3YlX4bU0lbFP+36bl6B4fzGpFJd/58QE1OwqWw3x4Abrez6D8xMUhHj
l+Cgxg3JZ2Df5I2MgGQdxkF0Au7pk6P3akx5Z8rL+FMx37gWq6qgAgVUmmheAMEZtb2+Bu7DZwBh
Ai2wQUsaswQlF3NaTyjha6FSA2xnR+YFMoTEZiCT5rYqxM6OIUzLy+XVTaizP986EAsT2lPOwlal
7bT57lcXxwcIT1tWBlMaWbgMpsD1dNl5XeaS3XktX11hd/Mk5s8Weuca77TabSZ4L7cquDdeY5mr
6k729x38IdlGDaST28EzLArYxLNNOqc/OGAMulraGCHF79pHC5pcqSqbF/0iLbcc+7g8SYEzZT2N
U1JVPn4dVZP0+ib/uG7r/mfmca42crPXe51T1EX2bzOLo5tmcKInzP8LhUWrEKIqQC/rxrXkROGv
Z2kWJORE43Ay4zkf3jrXdN1lwNeejFvIkYoF1n1qzK4oDrk82tXq9jyhn/so3VE9BecVtcgkv5XQ
u/xeU7WrEdQiAiHXbqlF3sZ8eRSBAJPAk0FULaPatRbsaSkZYa451MIADSKCSpszdEo0xu3NtfyY
wC30yVKVX1ws41taFR07S1mDeDDXY7vKeDY905FqUsGTVxrbvHf3oseagTtYt6Eqw74aYgGwHBpA
yA+UaeasEXeqRxWPz8yjqBYQjS1JPC/2otcrYKJaoUexSXqEN/DY7rpimilVrB3KEMR8JvlD6YuF
DcqitsvudmyKJzctT7bZS+2YpqB5FShuJlSBl8Ba88OAqurEVikYAGMllJJT6mtgQ646ELbczyQ9
cPYx3s4sZvdkUeutmqh8tW9HDfKgUKu5o7Imd4mVQHyUin5jhRdPMIW+VnxEcICHy/LAGcIMle5Y
wLZ+q4Ld92SWJVWYExbJGFQdFDiOl6JIKJ6N+GkzQEyh4vQx+ORtJ78alUjkVvhGjq7vA4Nh5vzU
pTU+Ea3ly0QlfDlj67yxdgDALoFHAqrAoQM2HAE8nOkEXeYAndN8bTIUefJz/uM/JSA486L0rx0q
z8HJs7XqkUMWTL80iGGnZVH9xo2AwdXuzXzV5i8iJtZJZvGN3IiRBLQJAqW6/3nN7NNtiLXCcGXx
N7WaBDdO8wQfWSX1fcOJDLlTcDWx3qI80JZXDEx4ZxvNXhX0MSDP07QBN2qNn93IH2GawX98KN5J
FmU+Ijixa2m10x9iqb6+uYjhvX4/yeHJwfgNWtKZs/e2ns+yoZcBd1luSgCF0TeW/9iIztwtcNgY
SQFVjwI/uQ+kZp0GOzad8K3Tw9kjkf0pCoEUGAfWfiUeg3Xl7uu8Zwdmc7ouboq7vEM/8lHq/Hno
FfH3lKydLzpGgamz8oWV3yq2t2qgTeHDXkh5zjV36cPias+ff/OlfLLbs9d4jkQ8VbSSGIsTo+AO
ilaguIQUfL16bg2RLFL/SXPOMyTWzHZx/v5WgY3Ga9XXw40RPWzUoShfoAQ03mptT8OoSPzY2C4h
iscu67dEXWW2lFdMZgg2wnINmxXos93bRjCLkjQGV2X2llKACe2ndPkNJXCgmrbihm+E7FLaioS/
WujqmpBc6Nn585kFDlz9hCs3XLsCD9BKg9psrKcIGTYGU3/pUeqVCkVoPAnRebPWzeZk7f+/feGf
7F8Mn/AY0IXvOLOrqB68cMgIaJKzWziNaSVQy6WsBsiSPURBWtZZLQX33H0nULky1jAaXFSSp/FD
mdBAIK/U/evfh9AuAbJy9owfAdBImMx7N+cbAk28S5n41LOjbRKYUoDdIWIEKeqo2MHCqqik7rH5
9j0RtUbSbCMuAcoq0NPoRuparh7xCPXhuivQ4DtfiJTVYeIRUyZ8XwrGCnUREZgamuEjMDhWmb9K
c1qmsi6th8cUcMiV4OnXK1awBCQ8BseLg/2bN+n70p97efBwbv3QRZ6qjNLaeC/1VGOEa0qZRDJS
hOltT7p0m0NVaZ/+HtF8PZ4cX7EVBNdo4eidIP2Zvm2JgSoxbTsKzKZCB9UQOhZUXl+GIrF2SFli
pM5LmpyXnc7zSq/vH1ox/3YcQwrxPeRusdWwCrMq1r698qrPsOe+81TQxeWkFw6Rme3CUzK+vxiN
Ki/VEJ8JBBklRzQskiS69pEYT6H8rWSxp705QV4TJhkjgDQYhtaVHkmLq3JKIle4KwNYfoBeSs+K
0UJKAsUaroCazjxTkRORNYyIEiOjiJDwYfaBNw83xZ00IcfA+bSEPr0ymjAeNWUfaR2rZ17YtLF8
CJx7BYjFbl3lC9OVO6iVHgU5sRq84KAN279sCcUP6eg6m0V87Q14mIpmbs3pAJmVjTqG2ofKSPUc
SpXT3GyGF1bcYvgyhYUsoWswMvZUcvADTFWGXkizCCG+tui4WGOvmU1GMlxjd1Xp+SSWUzUO0awd
vbuIUKY2lZTcZTLJPTiNRjs0wFc+TIujtZb9XpBnAN9zQ1TmvDgMSFrrabuM3FiBzkpPszZaaLV5
a+hMKdomy4idlcmCzSG1NH8OOb55e0OwODtnuSJjJ0NCLpNkLoCTmS27iMyWjn86Bur2Z6+5LpVQ
ShMKkw0GLkYjzN3ax/6AFuuq33w9yl4uY775XO1JBgT22isCgKTitz679mf/hg78N2QJpf+kHrun
383Y7udT0zySmdjFx34hYaylvVUQTYRRnIGfSfma6vOqaAuy7MUm0+tHRO1KBJiq3W5od0qBtf6J
cybtRxDWO62my1dZ3+TtpSjEDXGJOJVI6+S/Ls4fFddeFx9Ud4FL816G5m8r9WGpCUPw45bKuRNS
YV6zMEBP4dEIZaJNr1i/2qJV1Pe6E8Xtdv5FaYINDm3fDqdV1YWk570ll96L8T7sUhwUmIGZHYSP
LijRIur7gZWvD7IjHSZqH/cLQX2y3FbD3CffflOOffMZwP/F2+5DNg2LKXtm4zJtgd7MYlWI7dib
m9nlC6WsjPbSBj9cNTg9aE0Pt5Ek25qgWVfqFegZemDJMk89TkQq7El8eUyZ/Cu8Ht/vZxYQD+x5
sS+iHibS4shJyNifkgug4GSQn9n2VJL3kUMskB1GCkp1f4RGBpMsVibLEg5R1TlymKhxOX8NXqSo
2YjTtEQ/5j5WkfTA8IcSDE+BVkJ7Dfzvr9S+h0SpBtfZxazfBv0TdZgMLG8g/s15kcGFssSq+6E3
CrvJ7d4a6zuF6OMY6E3Uab5MvqB0X2sAg7wavgfbbPucU+sJPmIyXLNR5F0nLto/qaRsye/ON6MN
C4AsnHbSROzb4ELftmB1ErvCfs14tC0axFSsuJAHM9nhBndggeS9VAjCtIoTnG807dnoNHUWUVd9
rDYPz2hmLCTlogYCC8oYW/qTJrxmLwm7NGiMQPHKl73M1A5Yq87KhEet0A4Vso04rixtOl5rNgKp
3o+rxmBU2wiiKcUFtlDEOfp6ArXZ6FWMDSAKxfIy8F1xS4JtlnmYdxPdbrQoMTwJAiVtSeFTAbw7
APC0HKO53Q6jTUF36PAer0pBDMbW+YnUijEO2fMCPSK+o8PyTAamcJ2Rp2j/4OJY0NKsz4eldnt7
9x92WHckhm+i9huDVgE+T0LHq3fudgNlTsGM5OHiHidRUf30O0MM9GNWlbXrW068xjFjBH0bq8Fe
ZN5uDdfyX801Qkjh4AeEFbhxZzKUQ2urXr1wQAaZUMZeOltPtl+saQ3hRaGP55+S10gCE9SLa9r/
56qD0v/KqS60ipxwZm9Acq6F8jf31QYsl1P3NXg+2ZTyceIcGFImkZa5GIiuXtjwdFbIDFQOthPy
WTv+8GPFPpeM13iZjUi4mPwIvbtUzNPJa81aH4mkRsHL8hfmCzyj6IjeXAwWUlXa7eojbXtIWgcH
YwsBpf6DOp0xzx/xtGgvhIUFmA4gJV9JPQP2x17cgS8jzw+f4REW7ROBuEjW+UsxP1KAafDZBdKb
dgmQwwZ5u9I03dD9A2WTmFcxxcO/WFa8IJzeJ9LeIdgTEDgOmedKiffiNCwW2asIFpqW0n3LjGJZ
+CPGphUUrwCaI/Oq/l8iiiVLJFnE+Vmi97CrsPAm7vRqC3RYMh5t3W4I7x+pfQcA5Td1c8ulp/sU
1OoalSapsau58Bf4KouuVnZDVSEDcYyrpYWWzCpUiwl51n03X73ZVIykBwB6G5ABMYX7mX3pbE8M
IJ/2IQljVozVn+nzP+fTJQlVx9xFlfJPO5EDk63asUDdSKWbqjBze1wXK4kau4c5ZM+6kATnmOP3
XE+3AwThvC0bS8Kg0s9WyDf1Jg+m7Pg/TUZWMgiBsrgB3YtvK7SPRJvNgdxz1zTc1mnFvkQ7qeZu
q1lXa/lAX6U/str+QgJVqPGjdybocKUi+t7NQfB7aUmhGEJ2IIlbflLa+R3v9rn+hh7Gr8AsGssm
gZOUItczger8R6yFR2P6QnEJ1RSlubYxc6eLIMUGl8h5yPCYl/VwrvQASbocuz2KndSovoKrX4v5
vgVPEBHvMgWMQVNO3NWXKVJxxAUllI++BLCLPOx+9QA1jPNiF5wI7S703/64W/k9fA4FubYMF629
yCFNtyz9F7nrySMhxWqeQay1kgGyfY8ZPvufb3/oo/0kZQmrAV2B8IrCJ1QatvKbDRjcnGqD/Bem
JARFJrdSwxh/EUL28LAeUQO+RKodjQ2+8V31MGPPx0NSGiKqrnDJFBkhcbkoVhQtbJuVSih9T00p
2eE2bBuk4UHG3DjTXAWxyQ65pvLdolJTYyrPO+eLtS5Q+JV64VJo0BBw10AX/3Rxpsm6WMAOzZrP
4AoXE8VPy5Wr7+KlhZe4Evccc33vLYQ7PDFKyjXO/EhMs7GAOejLwbXgT3lhPRet/nTVYgZ63WHg
sZSvO4GFHwsGbTFiRaDj0vlfORn3RFdiCR5snxBlZM0bUWSuDc5IiptqdeoSK4PTYvdBVZ913eBE
3PpIhfQBtIMrevJ9BcD462BxhGlMxR4g/ZDdduubcUov8euEs1/QzfNT06onjxTKHpcvTVcKfxjx
Oc+jFlRiVuK35of4EjSViiqR4928PUv114k7w/hUPa7G2DLDaxK0S9/NLsGJN9gJTF7hUtPJHr6s
fgKMyP4EGo7hnA6ZP7q38c0Fs8oZ0YU47vQZ2wJHKJEmCxYpIqB+B7FMtv1iJGABr+RhwHXVrP2c
8vyHIwpFmKuAhPi17catG+/kfXhvFGo2J9RWcuqUtbZa3XouwV3TqIwSeDPPqin2W0Z96fO9YmnJ
pm05ukMkOZeVycLmQ9hxre9f/MG1mBgJMVnqm6E8MZYdf6gYuKpj9yo+y7IhWPCGmJt3YUjN84zh
fB5LDOPoL5hTkcgimmEtwYm4nZqWQaj4f/W8Ng6rtr2jhv4Qo3wdcm+EpUF/4dVZqD3l9t3mmFS7
5jDfkMCt9AqF8vqvJePBQJQHWaKvswczDuDc34DmmuG5+ObYdKeLCUpJHYZX1itxJGnPOSeHApsm
JTP487dy3ER4i4m+6yJnJ5LbHHKXPkbI7+tmB9LTv0yVFJqH8lQc+emi7g08shcyZvcnPm+C9FEZ
Rwgue9jKA1JyrMMdqkYNfTv3Uy5hl3yO9ISRsIAm9KLEqdSDEmITLWo3lmhG0dSxyH6S8NhgBuU+
eK5WyoS3qkYEYlp5XU/2qWNtwJ4sd7olqHRokcSsLEpj/JCOeiZryh4xO1KPoqcc0z0pBwsRzO8T
lDwgb0QsVvijkOYV97zN5gryW+RyIU/AnyzVadmtdUbt7lb14Opdpe8JFE2PLDC5s6t25vpkxB26
jH7VaVmVUQbPwUMXk6UU5fq+x0vTbWy0LT9f+a1zZTmstBEJtz5dgrqzdE+2oz5V8e+f04zfS0/9
tIbHjST1J9hwvauvzRlvJJhXXBzwKldNZNN6GMgVh7C1ukHDbpW7W3KRywaDXOcGp++mBJH/GidU
LsEa45RXnYptN0WheZcvAVKHjwEsvJhJUmz6oTzS1PpqD+aSXykZetGkyvys27+cv8tXSMwijTYI
hIwqzlnFs5gr6v5B+wHOkXhBWGfm60CTY2v7eI9ayT15oqoXNCxXOCNz+6TfE23fqQAI2tY1OvSS
vgFPMcAAE0Txy+L5CgOownkc24TaXyaea5cz0hJjrFd1JH23dFXFfoG/bMHpH8mGPNUYxp2zpA4C
EXMfXES3TXjR+XyTdlfcocti/5S2BSqQPvKcFoDjXnghxYWh2p4GscCG8H3sI8R4LVOoKmYIn3LH
b9GJZiQh6IfZHKCaWrZ89aF/yf5Xhqqx/Bb+y1V/Z4Iwq2vcPXtfA2XWxLm1KsAsAyqloOtkiKmB
xYAfB2nWuhTfCQxgk7Kz38k1HqZhwPtZgPNWlu7wXG/o/JK1rxNgQDCDXf1+bTUmkCthNoh4s+S5
a/I8qI7BDwwN+JU8tyUeJ5vi+rcDmnl6AmneHo1mVWfuOYJt6oP870o+TK2qrpJf5yXAQgl2TmP1
tZIZs0EDWeAKTyZ9BgbxyVTEEQK0aWRLK/WiqwILkz6lKTicfjO966WnwDHtfXW58+Fv7iG6o7SV
hwiEa58lhaPU/38WhFT24wMiuJg/uL3hrBakOVy4MF7uXwVFaif697gMg2nMgHPt64pg4s947IWL
7LvObiOaRxCbFthpeN3fYyl09zsO0I2+W13YTB18sQl+qwBWAZqI3FrWyZValEeDT4dxE/YE1vcF
xHYbKA2O07JMSexJ/2pqEWwUnvMV4/B/+2Ju9prsDwJoHZXnT2ggatt9suihAk56suvr2LttzetI
0ZxTgiVJZpIQnP3RXZZcMWBqMnjxQm5aW2HwcoUxxD6Z6jTudOwlTt7wYgzGrUVnmAPPUsG2KlKQ
2FDu67pS8FDFsSwDvimxsLT76Jmu5FtGTMACJ0EqPHef3frzD8WlQ7u9M/wRgB8/kO8tb3kzuXB0
sX2y/wtzycOwHjuMzT4gsFM/JAsiGyTD6p7l6KS6IxNXs2zJ9Hqo4EgvH5Apl9yNfeSL0P/CfgQO
EzPEcx9YAZnZXEw0U6VnhM6Y05yysfPFdpBGR4LRcsKlDGhfvD91N/q6zKyPclxvxSAsyevlOKd3
8sRGVJyhwlyq8rjjdP36CUn48yodaA2Ghk4JfkrmFvNbTuMSE2V/KBPccD8UHSVy5ittQz58+L60
JZ3K2PsDmJfQnqqT1GAHnQdgzGO/038wtqaWAsYSbChE3nU6MrX93xW6YMskOZllOYrvywSu+qZ4
bJt94JrcZNqrthgibG7kX5s9I6HLnG2SfxWnt8i1oA6yqCdNejC0hVnFa7AhZxosLFcbOfbBNl6r
i49HSb16EYxRU7OrCaYWLFXM/BbR78VfGvyFvMk27m3ZofGjaUJYVcLAzOjpAD5ZgYrUscasQ9K4
QR4tu7PLMDyCi0ugPEMKoV5SN3F+Y1OQ32VXePIFhhZ1qtehyP9kknSXOmw2/8nykQkErfP6NwAK
sqc8uzpshlpGMRlo9E2klGRyHvpGGG/jeZyhhUlQGAYWWpcOMGsbvqJer7WBYRfuD0vA6Ga/5Ahq
/vv6fxHGEUOvO0v4dOZswLSEWfYBSQTL/ZTY6Vgg0L6WKdJYdM71azflYqjs07jaZhOs6kPu29qJ
6jiyYpJz00HtzRefmnocUpBSSXzy0cqvmen1hvVCLgkQRON6uyyS2mNOUXyirwei7r6RnQI3gJOJ
j/SWqcPdf+fCKLrA7xGsDpqDTyJScJIA24QDM8eiq9qtLu6hTMXArVsf3yPpoXLkNTL0KgR1da0z
7CDUp/MkZM1/lu9VksV9wzBokVhwRaouLffVn1kChGrDjvaM/brINXe1TPGZ8l6046UABsItJdAP
lp638EX1ruRtNQvFVm2wdaYWnt4WF76mTC69uIUT9YJYrzfRWMEIzkO48+SvU9SZqIJ/yqRK/bCK
RZ3zMmAXLhB8ukke7ORh2Flrr2IKRsDhigw68Y9PgZlpEp652tLnM8S42iK45fnJPgZFALj2B472
36vM8WQk6ABbKyvXS4e/TEmYu0i1aK7oxA63VzavlasLqVCJAZRRfr7U6YXX4kO2cn3cofiIQv2P
9TvlstTziKjDWpXAvKl3dsx5B0yJnODC+EVi9jCeuGT8DGgRHon5XzTu4byvQEVLaAMh/0GjY0H8
zMbGy7iQ9Mn+jihzXObLangSNXp3JGGxZj6srGk1reXH39pSVl1crljMOGofH6AtBRrjaXyFgUip
FM8OulxAi1xPLAOi6ki5nqCS95rFLYJwnT7r6lzhq9N2oGFyux2taZHq0sre1Ad5fzn9ZpCXki+R
O1T9kN6F9MusPItcJ/Au7npckXT/RF35p2Ksa+wN3eHX3AydIVXyfak8Mn+sEFKq6fxZZoDpERBi
oNk3NdgK8iR0v4sdN5xnzcDKQ1gZUuxQHfNRExAL7ZpY5X8J7c5nNW0d0jHtKAJSXLb0uy16NHWc
kMsEz4VaAQAks2jQb0RoBC9I3P57s8gLKZKELVTScMozBSAd6k46wIcWvfLlOue61I0YjMIuHl9W
8sNYW+l8PGULar72o9v7Z1zUShccErl1xkm+XKf6bt/sZeHHJW159nf8gvP+DoQkwJXCuKNRSGgN
KUych7BZ+NOoW3BfXGzmMo+er6yVC4KTlTf6n3R9aEBI1JtrjOU4pH7wIg9TstTiAsN6RsNfnEMM
Ni4A3HdGF/l+tnGscrZt2RfgVOtfvCDOmPM/EWPFDQfIYJZRMnqo0wHPydc00aF7wL8TT/CXIVrI
va1vozznubCj+lCB+yixW21TsrKZ2vW5R8ruA4mH0irJcIbc+oB3ZzZAOZC2LZwbx8GI+56fjWEf
J/mGMriVwphE4qH1gu6f6ddzf1vkAvk03ynJD0wG6JrM8Ip/1n2um/p+Yp+Vtklnu4wQhpCzZbJ4
Ewl2E1PeMBFcTo8Z8n3HEOjafRwSQgGtRHUl5h2zDVihPSZCiqrPWxKdf1i1Fu3sdxF2NlxnHraC
VlElUcijOjIjaN38xVYN9S9r5ZPw+7bOA9mVJitVKg0dgcsZDDrYhuVWGXR2BC3QjLmDiUBlQPEG
QQ+M1DsUPQB2+x+blUv2HcdlX0bPzGvlM5X1fx1ryg9YCRglfnhG81ixHqaGnsOJKctOqbHUWx8S
t2RYRf0NQhgdUOvRCHANtebrOBV/uFjJCb+hqP1DCLZX9bHpVn7RbdALM2g4v3TjuKuQBeJbYHrh
wKLi7uMR6/k5n+1XXISg/3WSrawsjAhMXF3/sG1RBaKHATJGdxdOw0/EOznTw5WSFL1dSRJc8p+3
rGmI+jE8re1UiyWqRFQTx8nIJRv3XSUOUKns+YIaByroRdlyZJgJosoeCwHZeLGVc+SetGd+5Fxx
8fegTVIhP/yxxRfhg6YvAe4AmIMbeLGFbWNpeMQZU/0m+L9U9gpe+C40I0ysHUkSD8HGNDpEqsog
k6QO8BqAjOZnpyZDbGlL9y+v/62dBeNqREPPwuGz3Gpt+M2lLnHZMqY3KQApyGCZB23bMVd9lIAR
LhFOiYQTwaKCbLMr9PP0vPMDo07gkydQ8Ikp2GCJ1rH/RD+1BxsE99aS1A6zn7UPt19v1qQehgRl
mqOWp/FeiOLasppmgnkACCJ7e0mWDr8wKxRep6Eq8Ycyp0Xrn4IWVXEdw2tM7dB/T6upqbj+JxGa
991aGmtU6Di6q13ougs2N+KyoGfB5ddWetj3x4pfgozi3B2FH6TiCy8eGEt7MCkFj/cgnLglxu+P
D3pLn9+YJTIQKeV7fMi/7aao7xdZyuxgsSW1f/LAiITTTQW8yMju2CMCKn+gGwoHFOcO+VuZhf8s
aExWqYebl7KTUf6nAxtj88YqlAxfiC/wbuM+G8YBg0NxzgNA4RAHC/E7j8V/O04FZNsbX2rSjxni
R4IHA/VRDjO6yoJLJ+uS/9hwt23s6fp/xsys9+TJS875edHt17o/m7BhXl2UddRgSW0ToNZtj9x+
CvutvLKwOGFz4jDr/W30Kkv8KqgHbtoThBsIK/PS/TejAlLnakLsm3JEq+KBLbBZ1gZKXCAgdD0G
cTD8SOomKDxpJZDi53b29hbm2emhO63r0gAKonTf14nTVltOtYDEqY+Ms6z+pkPiPqrD9JrstsUf
Yk8KBms50ebYnE58Ot6aQwuIY88tnqw3DfqT4UEqziLop+9rAKGERWkRn/XsP6YTxtIxNVbJdssE
BW9hrNuVY7woH/UmYoJq8GikQtIFC2pYJAytYIXVl814b9tlP3Dd5yHCPcVnGv3kIUkK/xK0LhvG
vjxFJTJoZLFfYy3O9yJE+0my6n6Em4AORlZFNZMjQEL/WD+yQma56LZixj+LbnHZ+GXcGEyzUX05
dgFmEc1rvG5O47LWBb2uHKAipemxX9GWcUqgU4svvZm0gJOcdFR+3+RqAUOgFpTxLgas7FGqK4Lt
LARsNWJD1CQdsqx5D8aCeJB56uFFcqVPdBLDPqM7hKhzQWXhlyQa8nd9/hdeV/BdLL2IERaERGGz
V/TQJj9K0Fu7yBJ0Gzm8Y/y3RGIFF9gf+cL2PjvF5wU9r5f2yFvCn2ayqn0UJO1129BPPQyUzdgL
rtrkjmoiLSn89FhVMkDddc5X1rdohjX4AxlHJ6TasAAD43CBiZarnpYSiWiGSVWYYOhlfLE/M8x0
7OWa4zqRtGnaL5dJ7XykvL6XHqrf3EhdmOkfUO89LSkaLfKwPMM0dMTN29oQyPg4zhZt8bnpEfba
XZitcLUmrcjD2mydD0r+0Bb7VnA3E4GeLbYFuudcEQFEP8KWhbzOWwP2j22lln5u024LJ8S6djok
Mt5c8eosLaJbQ8bu/qxodAvoMAk1YojkuxpHmtia5OHL+fQWe99b56DvjbaxTA/TO3moMe6ELg+t
IWZkdD34Uo0CNmr7F0JFR335sP9dt5KFjUTn8MBCcsNv8jzoOWZO4VHUAv/6Dw003nT9TBnqtQ5g
DLnEij5sH6+qoYwjwaFoVuDK1rMxL+8K61Bbof2oAjQ69IdTPAf1MRr/Vovppf6qy6i6utw4vloe
9IrhmpqaxVQ0EsUGf9eaokKEnKwhC4LnNDSw5t30JEPhG8f33SsAFi6KTRSjxXjPplCoiV24uxR5
Ud0vX8+fJbbAzI4Bk4aPo7e+U5rMM2Jy2ELI1BrZSjjPHFcuZc24pyfAWRTgItLpMez55dD+Bx+Q
QI0DUx84XrEkQIW/yYBkXxFAcmIKZFMrkkxQOReEUyHnwFQ+VqLsjkVbjEBt5avp/O1PfWOGlTc/
mtsAj+IaxO0tojJtIdb9dH+pWrGe+JBjn0aey53aNuF7239cOn+fDkrVZ/z5ayyc+319DYnxg36C
ezIBefFlr4rU+ZGE4fcz6G2jUWmaOH9Wqeoy1pNRAFWNoJU1fjIQg8x4cZ+OvisU5ywKZa68UAtz
KUjcMbljZql1yJ47pMdppEhlg9DIJ0xiAPvITE+LoKl0WZ7fkOUR7Pg+94Vcgz9XUjegRxddl+3N
BUAq1pqh9I+u42jifsJuNTbfj3m9NoQPOkw2PeYybD1Fy2C3JEhMwqOX8co99xA1/W54U/gBw8rJ
byIOzNLMss6mx/BShG2SDpkIh3AHjl0ZKhNJm6SAYSkJN00QuSdvw2n2iYTKBJe0B2+7u3OyjvF4
v2vZID0R4SHbFhowSqbuPc2xocxvjziNj/3RxWcYRrqqluQrzsKf5QhJjpgBwn5jl7mt0xOsJiy4
F+pvcmhmz38j3SVpt1ddnyxwuhoaWfMu15pSHX5JQuVbwO8LbsrFq7OhnOpN4Glov/LAJ6XpInSf
wTgfWvfqArGKwkIDkRSpFCuk0lAnFEW3EMO0meU1V/OP3jLvIxYmWPITJtuChhFnQp8VvcGkWl/Y
wntobbIQArY8/U16jG2WCr5jpeNuFySiHTNe/rOeSlKEbM5wSvH8WOmZ0FtNgZZm92ys9zCvrPKH
s76AcKttC7PVgqZvdC8YHeEkUcEsssrYmp4TP5ym3emZQl/jzUg3akVdjn+ro9yGYruCF8nu19Ws
iB7IndSXfuQppEDsIM1RxfYaodAqcHS3MOjtKVffMZzBB2e4PjHWproZ6v0VwkmFczhsTDFsS1b4
t2TdSL+lUIS8qEnYiK0n8lVyZF8zpVUUS2rS1kBbj0dvsouK804Z4wC5B+bccI8KMtISuzOxRmFd
0DKHbWrg6KRtt3xAe50yeP0Z2HWZhyyjwVmtywJnSDRFP9WZArbsoRhMD2Jc1S0bRmPklh7pkpX2
Dn67icuzD5HgGG942HlZNhZYAUCgzaHo2c/EEeGULgSVkvEoyY0RGOQFthTRbxl2nf2MVLY5PuO9
FtbPctpOBjgTmLLSsJvDnZuyS14lVZD/chQTmyoBFw2uGjNWtXb+oeX791tYtrvcDH3UBSYpIneh
o/ZeDr1IFBUqV32H6gU3MdzCEga2d+OzCIWQy3H0EsuKoWD8Q2JA6e+KOvvXWVehNPL8ejwiSQs2
xaFdiHCK/f7E+6ZG5u/cYjJyUXXmrnFeTcMFMwqcAkoJ7OTS25gc0i3T3HFKXGXb23vCciJKAa+z
32q5Niom9Mlo6OuX/Ah1sKR9PDDM+3facvJxI/4QwX6cAJOaGSpFV41M1ZguhbokNMze4aLBHFj1
b8EFLiBhuNQv2g5ymoLnKO/QNgix6k6Br17nTH0Myz45R3gaWjdzAxtCZr94GqrTKJjQyV5U8otn
bfUhNsWus0nR/Qzuy3sygWLT7k1xjWyzvOhsujR91BxKT4LcdLgo1D2aZqzwbZkUmKgSaR5Y+fBL
IOTOWEpV4n81b4gkvtwgbliccBcnjpkW6CwseF+raTzi68ZK3HblgyLvT+ywbaM52+/6G4QBXz1w
Q/N+/fQ7vvStaHUbxEsjheOrRHmgRsizaYqMqdyQp77Vz3TF1KHPZ2f5EJoCCf7hd/gvktMsA9BW
vuv4IOeBRHawgzEtHr+ibsfbBjMnBHrMMYtXrejIWbELby8ZYffvfi/z6RBUM4QelgUjpTFeY18f
BQr2g2wg+VgluuQcMmnUVd6JzOCMYULHyPfQEWhjmdE0agapdm9vaSFEOhVnLxL+w3dDL7lAqRI6
xo4V9mhJdMZsqkfZrdtaLTyAebsTtm/NKo9rWI+wVVdFMKQMUGS/pl6iZ8PlaCU26YebTeR6d/1A
mL68iYsv2HqLGuo8F/GXuozj6wdK1LWusWqzZg3A5+kWHXHSQn0g3/5Kx2eohj7Dh1lhHJJOkyh+
kSmUAKHLuL+GqQvb3WzMFtn4GJ8gR62OFNq0JoWZh4h36qOrTuIUiGTZdC9URUh1uprCuYF8REHf
5wRIno3zu2Jir+2suu8N1RD5umx3ef84KRWjubxn5VjCESPyXlcGFwhkLxWPNQOpmzRct/0d/HRH
WIcDs3qpggsZybtwyJPBTG8XIBdeciJaVXQ15a/dq0hYV/SehQk6ZpNAoBID0jXDYjUXC0m8NA29
RGX9SWHE+xMBYP2IoF063LHnKC4IS+Pw1rNzKDDEnOSbxWVBzOO3oDpQG53FxeCA1Quaz2/UScep
x5iJRgJ2flEPA/d95KE6Tt/wUpXLH2zmhPJGZDI9daFjYNLJOti/G5Q79u2RRq7oxqRu368TVwqb
mgTJKzT7deRk6KJKGPgnqqmp7OwfpO5t/cF5+Ryn9MpNtj1sDeqqI/hF5ZXAKvd8T525ezXYJrby
HdkVavcFr4xhrOMm5lMSkZsB0kA6hlNDea32SVNQw8RuXw87fsblyqRK48z3ZL/WioPRz3PGbjMh
HD+Lz5Qy1O+/0xGv/zvdnguFO5KWBh70e2ZUD5XlI8FXZm8auxdL9FTroP/+LRQdH+uJKjAW95xU
/ExFrjVL/VD3cnfdc/kLLNxpyxardW6QfSXiGNrN1KVT3UaXsnHkFGkrGRNoA+Sk1acK6BDHqWnD
NLg8oOkGwFCyPEi1RkXJAMjnitHCbFm11mpgCy1g0s0fJyxuzdhOFj8himJ4zy6d6x5ZZGJv4S+a
dM6bFrtZV9pDGWdnBfrDpQCns2SCiY8NSnFHpARcC/XWwxxK+tUvRkwB7IohYP/Vpi9Uk+wa2KKF
byJ3MknvC9lovGotuu7P+UB58+KCZNuz/ogqSJjVGBPVIY/8E7j1RclCgIvEfykaQPeLmvoTsIuu
w6zszMJ5wik/JiZhQHp3N0YanlcSQiOLl20TFoxHav/lVcnjZQIo8Zyyj0NIxxJlcxnSHyzgIM6j
Sog/AJDp/ry6Yk+6NssqfQsRSS1HPSf+yqwlbI6yjCrJB3CHEYvfV1dvdHjCmkz5aKVezO1dtKQ/
R/LJ7ZAafCAiqv4Nl9zFE5eIqzpRa6Vk3mmzYmyLOtHyHlmlrSefXtXQt04qYtakw1lkTuW/kGwP
X0Kds1V92jkTe0LATMsr4B1gpxeOoHGkwrTbYZ8C46jMH1KB+wiB6YOvRnHt4e8hQgcgCv3sQuEG
8zMZkodD1iXcxNRCa+2rwbkWhOl9PWSjVJOsnlJwo6n66Y3xsPNPBspIt8B0D2F2toAKQ3lwYHK+
Mlt2XO4xPtjCrkQMgl/DERKpmwDxSGnpVgy1bTdKRn4x3bheB6fDMCcMM54a0y4bBL8TXl1XL1K3
PBbLWurMTBGzIFZwJhgGkMppqxXTtf9s9Hr7pQ4rX8nXKy+iVmSmbq/Nm/o1Hd03NXuFih3ylGi/
Zm3XGnCqYcdqJvvXJFjqkNFyam39yUoPhlK8gn4del9RhnsDFfvvq3FpiT/q0STL18ULd2aCL2lh
UkSWeu+VDDFbGEe2U04h56Lq0V/C80gsU1zFPXmRhSx0xf6u8z5/RyxcWJfmr2sNbr4/VCYwRdBB
YKxAo396nD4oFlIMEL8FHgqp7y4l4CpajB7cfAX+d0eIh0Js+uFPq5g/IvBm341lsTSjfNks8jb5
9ooFPaYlc+sKAXBxHXNpaf27JU3jiOMsIIZ3pT4NdQfKzCgkjwBkTp20m955fBdTz6WLHUErs3GD
nNg38oCrSShC+eZ8mSqjtF1VNXnYSw4D/S16Fx5az1Sw2QUN35qRYj9MT2jbyt2K7HKmSivklhtH
jPatMNYNsju/GuxSazhi4UKkTSOZrhjt/fnU4DcpXfIiEImGTKdpmPPyNp1BH6AT53DDur/gq7YT
yCJe/UjdUi+BB6mcD2Fhm4DPquUrOcvapJ2iaysDfGVoBJw6XhJM9nv0zzfbs1bk+lMe6f6WN6SN
hqNMjJqRTR4yP0Xw6Jcb4HKo9YgZsonvuaQVyp8bycVGLHQCi5mFeITsqMYmTaMa+Y26PGhVeq3l
M+VNERcmVD8TwOO2MaAovzGkoAhqbVxQQJmMGAgt5gMoxZVUvpurEuuS+94bH88e2um+EIGUQTNp
bIFPZgu5SHiTfTY+oKg1+JSxWpAaI5pxr/leosbk0dVPXy+KXgM50h85byGKmjyd0D4efv9sqklI
ONpotUsFpQtpCAGK10usFVbvmwEt3MgwVCG7Vka/WkiGFbD2VTMZJ/s2TRHpw9uw3xuWxa32nLWq
Tn7pto2rKAUUaendUyeMNoSqlFvXyJ/k37obz9qY5WRqpMNM1mtbqKqQyBgOA4cPpn8TO1tHfn/o
4A9a40nFzaxgLDg9YMnEYToaa/OFsnsjxv5QJC3QP3u2SSbQfgu3D6q6sbuUCInQ+Pv0F3k9J5dV
c+cYQhuv9tyFuWHHr+X+nrXii0x20UldvI6/RJWtcCCKXreWe1WsvUeCd/l6L/d17F2SgbL11/h0
lV4KLO6xb4TLXdvaGMut45p8c9ak72oZuzw1hYWfSU+HmkO5Zx4+H5gNZ2m83PgFOXTIfPLOirXG
8uoX6uPQVp4fiIjKuihINw1PDuIo8qs0tH22jbwYSBlqHmfxYZiMki4xNozPJr/eNiq1giE8Zpvt
Fvoy9HGsnmYe5jJqHRbV4Na3iZVYA6T1contGllQ6kVeVReBy18qzBYkh8B58mpME8GmEwRTOWC0
wsJytzm4ApSnUAbA88YRgS1lpMsiemSS/PP7vv0D76fdyGjiZD+4WMUm9pnwIhHUyuCRthMo4Fzb
klZ3Ajq/lxYyUrD364dMcxOzQYasGFs4ElmZN6LeCmE9idcAS+yOd8DwNNWV9ahmDjZT9VK+zpVJ
19qhtTevhzT4oWfCTdHAE11EBynbfLdSSXIyzeB6fPrxGSjNex8d9sq1CEpKG3S3uuETxqpuvxb+
4TMeF7uNQ2/CYvNy3G0mswBWIV0amQLGm1AB/epj8GdoFYPyBmqo73dmU0veUNpoFHb3UOgfIJRI
5CErrpDemDrsL/k22gA7K7zmkC1dcBxRXABhqMS5+0xu7Oi4zgD6Blu7HFugJqwHZkAmgBtIdSeP
hXiJuyNdTsP2L79UTCj9pAGqJ6ASWJN3rDGrPhGdhFKe7Jg/1oYjCWHIywbxuU4bz0eAoqd44oaX
/olRA2+p7WCl/7rbH7Gaz5E7Vm7Pg3cLs9FgDnfs0wkxW29tACRr6gxzopeBN9SSJD5fErDMODhW
WkxU/B+HTLjk8OMjiMJ3pWGETqswNpDDenAx06jbYEzujDwqaQkTJ4MN7WE0rBD09E3SmU5x/gou
DXhPezi8zRFeHI0UansxlUQ6ZNY4AcEptIpVtnGCii/RfphqVuC+o8mfMLOyo7AvEwoUGRvQ/TXP
wjIrxlEXbzu+u5yMkiO58X3ZWFpDCUv7lSpjBkcZ4abp6Xht+qZSzygeQXll8ERucmE7tl5enMX8
c8JicW9L2m2lOwIv64HfSvn8gbcOJX5ug7uQ36f1DN8KOaOV8Yg+i34WM5ELiN1cTMY64IOdpVS0
Rmh/lDXyxsXlFLqvx4oQeI+xf7nO0rduMe+qK4lsNF2U7AcxWuYK7evooYGK8H74xdjc6bsqwbiu
xKwZNdJyMtWkdHoCH/cgaGvSviisN6Of5xRsIsvywjjGly2QJBSDwFkoVBMxj5y6ckogoKTxq5IC
+M057LI/cwkIHMtjU55ANTaHIXDgDnqUqZZKm73gIFqijgddtmJebxcXWoB01A7qqDdQAoqN1riu
etpqBgSfWX/xmZM/lQcRt5GaHpwHiRvEELVkydjvgAGKTCtop8ACVYSTqV/uIm8Z7i+e5vEN4vSJ
dBkXp5JyARNGOP1s+tvb8Pq0EXheIvfOsCD0FaUsdY8UjVXjizMjO2cQvac2x2S7dMO+VQ6RvVhH
wFY5vTncyJPyP7MpLH/q2VYG2M6daz80WpHN/JmFzkqpx5nvXBlk3s+BBbiCZ/H/ac6EIVn3I/Xe
a/8BpkxNMInxBl7t3pit1n4kcVvW59v/dFCEQdGmKmCOlK5Uc5NaaX7ozutKB6lbBh4FprmSEWJq
o8TenPcCOz2oLIwSl/8sBYsvBYZtq5UuXeYw9galqM05sILJ5uj03k4cczVqtWsrBmh2WTz1F3SM
WZUAqNi5qm4xJaL6Iaw3AcrlERH7zyu7kIn7U6wKCqCzr8gBz7k5J7n2IpghTx679OwcVCfWdjdD
wcKribCqVmOgab45XKllWXMdq6V2+HmQlIdlSEooWTNi84srO3MC8/K8RGEAFRJy815tlfLI9xXa
x4oYOMiVBlb18hSeKD6sE814dDo1Y1v3OfAQsttddOgk6Oc8mBExKoOylMWKOyPYBOGLwcaUd4yk
WqIduPYIxf1dgu9uu2LBEfiodog3sEYLfF2kobNhUsYFNVZj5Dil1sMZXLeOcmTYejjUvI9J191s
PWfIxrijZjI1mp7MYwnH1mMCdNF4puf1hRRrB63r0EF9m+eidX0BZT6ZbpJtKw1JANaMU34yRDtP
lyPm/uX7wyQl3+4M+eBy2nlk1KIszl9nIuWeMaedtrZCCOIPpozlAMU5L+97aTrj8cBdlZYkqTKO
/6wELfDltxHrItWoY8JQTKabAtdkkZEBxa09jjRyBoNjjDYoO3RX8J/4DA+1vZuZ1lmFRlOb5H6A
yektyEtMR7XgojZm5jmFqxD8KHyoxZAT9B8evRUaQd5ysgIaIITnWqYNOb7LSUBvvViF1dP+Zky2
T8YR/CqkRP8JKrY52pCoOrclNz3SPzoJHawq06XYs6SInGnF9UXaHnFrrclhEIhsnvUCeMFY5pGb
XzI6lPhUG52E2lIhGl7RZgVg0/PODTpMMoV+CHMqal816oyhebjpdIh7PLNN+wMTAM8Sf2RH82Nv
LuDatn+Ws7zZSxRZIOa30MoMhfB5Qn5lZGWNtKU09zK1wNQrQvZImSkPXndM0nWEWwuaIEx79HFc
WQvstY2ZQw9fKGzUgBLr1zE8BFSesi9yM8YBc3ESKgjO+P9YQuxBR2MN/ZuKjtJKulJNha8jALaw
8VlEtNxW19S/eqfDjDwq/UA73k4BKhOQiR60xtDB811C8AiflBHo3jixo9nKQYykKsS3S9XvfgcF
wLUGp5FcoXUCGcQ7qIgjknupL+OA2QJhrX8Z5RwjuFtHxRe7I2SQihKt/w/njfvthjnOaIqM6bAP
C9ZYb0kNJNqne5Oksl8Q086oGEq72LpYTpbWWe2Hfr8xQZVTdyo4g0xBcOv3lGjF4Uenw4XOt4n9
wtZiAtmtIWdypPND2qCmLHfgWudtdvfWCjGnEKXLp83Jr4gTW6XFsF7mGosgmHXEQ83dny038Hay
xQ1YUUwY1LZMwN6mjGPyT0u43xULWFeMb/Aa5eQlh06vlpxN3JVR6XZvKcH3FgT6vRZ/Ljlpj1N8
S6Y96K105jjf5BELNOVIP3YdhEAKzoymlJ9Z7LSu63Dg0kQkZpWBY+W9Y+llWxDwkH4LG14QtSfV
03KwSKNYysdG3VR3xRYEvvgKi3cy0xOZHrNx2vyFicMg6o0Y+I1bVlCBZG8qHEpeJsIBhA42Iz5S
rjA+vi4tpaNgc+cncFIa8xK4AHh43bOOvE2piFeHnNnYs5Y3o8CynESb2KfjtYnd2Um8z8Hv3dzB
VIGgTb4OzXVIvuNwj0i5bSyvo+kyPNz/dGJ7eyevrxshkIYq6r+xMzoOTaGUDzcga7rEspn3Qf/y
qjuk0KCzuTGeIqM0057pr/ybNZS+aW8WMGOVo/0+exNHVCRmNvmiaR5NOo05f/7FLsgkr4oLzfwc
d7CzK5Ch3hX6X9ar9bjy432r7eaUdAUTVcT6iUo7uN4J2dyok8RHwrXatOC4AtiwaGH3r9p2QLLI
Zh333ksWiPYUFrA2rdWfdxJWsqYnpGsT9P54lDcONoinbbZ1jiiKFbdcvkiXXidMmqH1fvHY0upD
PwHtitTfZLsMHZOHukGfsqvJk24bf57RZgjNfhky5ryEvk88FlN2+N+6Uhz08IW8ppLbd475gxNO
VM3GjKOi5Ago4HP3Mga9QiFrXf1dNQhTbQ/Z0c2fglIiOF1e02b3c2TtJ+9OwFp7Qf1vL0XFpGuJ
LDyiJc7yNOABWBiPoLXZWWUWpORM0tsdqmjYveqLB+10jLzFu0yKziWmcRda3wAwSvgr8/qhRfl9
Ud1d3W7/eFF3RozMfJhJGF8R0gZtFDxAnBS6bFfZtX/r45iGfG0JEd02LCOiB02ddp4WiwsCBBW+
Ut4nMBfG2e7hAKHZpfEtmjIVPkLN/9wEqg8G/mTW57D5Kc4633ycyuWhpIKREcqRe9EpwbS6DF+Z
/ne81WJPN3e5rbTRB5xWz89YQx13ASLS2X9djeMuytjsfVfvKG5v3URzSHl0C9Y2GcTSZWaoHWFy
w26s9YDTzTuhDmvby/6Tar06YqUuy3wC8JIWBnaU67EcPj09TXjU2zir313Shytg9KULBf9Mge2B
z4EcvfLIHsrmPitb6FcawFq5liZmEximbEziUhMXNca3o5A8Lrq0VXYtl5ZkXorZ7gQOU9YCteh0
9j6VwSCXyPeamVkIqwPEwz4xWwc1rloKHTWWEDQLD+h8xN0MECF4SoDX2n+ZTUg0hVAY2oYg3CxQ
O2ZXSFQMt4/DcwiaAtw7AvP+/LWrIIkQMEfOCK1+hfreU77P4TSW0cRQfjar1XrdWK2AYa9IXdro
vmpHmJ7fJqE1GFQFF7AQI6DLkl2jhSbBz0xS5rIZccYpVdlnf5JA9Sw7bCgf8QaoRjNrqSRAH8wo
G1vNhhNHz2yCQiPj+05kbD99ky8+ZCjg55bZQxuuwpiKdY+UZwoo2GcfzDKTk2TXX/qnHdqF3SQq
OF9oq3aglBVtkCC3rg60tX1qxHVDworZ9+NuKme41YHhYHf+7NqlRIJgUDQh4cdkVbyagUDzB+NJ
0v/+2OecYcwgxJSSoHfUrlRd2pXniLRZ8oohfL7k9T4bukQURzJw/CrMXwDwmYBtZGoj/V0RH/EC
GVGlOcj2RnbNRzG916OV6gBWRL3nUnMQ2KeYpsgzngMwKclsuy2Y49hDZFi6no3dawv51vadDonJ
B/sbaXZuHXclq+SpceEHzu4LshfL8vVtlsJA+Ehx1AhNzcK7AlY/PbWSkNjCJL4ybQPXdUc7qauT
jv9Za5mESW7tSEdWQ5yzx/EnqfwSkPWBPlz/q20k4VOszVYP3z7zDxBOGG+y8CskktGs1BcQMgzL
iIMd+vi2u4YdyC727lzIcSMXtWCeOszXCoGnQ1dfzDpJEoSZtcWvqO9t/8P30zzAgoPeNccYkrRe
wud10bxn1iZ9nnnk7mskUBkI06d7OkmmIP4XqtQBxzu/Gl2gvzP8kg+uGN7FkZ9gYgmwfzz8M+4K
q2B1qsCPDnkWSJ7GbJajKSHwLBDVHjopkQplSoK5Y6wlo9KpXVT1G/V7LtopAG47k9im2AVhLLU2
SljaRlcu+ZwJsbBhAdDqGT8ddyk0sJshPqVkogTjNnDyrE01MlySxXkE1OI/ShonDQT8fIuusi52
eJJP/BXnxy5nMsR5d4OzA9Hl/mbZdEYJMEOOW492Bs9d3rllcyGfv3kEq+rRaTPL49S1Iz/PcjUB
oyCChV9nQC3WwN+pVHgyPr5mnBnfQI+3PjvjjCn7z7x6Y/YeeBRKz9unYezVj4+F7vljBOxIwc2I
dqDL47vPvOlsoIENXskaHNPiNfB93t/V/BCmwiZk7nJEstrmqCZZ/O1uFrKRk439vPmnBnSNyQjN
O1JRlYY7DEnCXEvLbyBB8QY38uMfvdJJbv671OtaMDMYX/naTa73ZbqErekANbZ/Ttg3sRHrHTGx
9QJyOl8f01QpS1pLBPT+s7zLZOZgPySK3a/hCsNqZOkdPg8wP2zNON5Bfn7tXuv2ghpx1drK7+30
l0wO8MdyW+y2K4NX9hnMLGbCfet3gTuuxmyMtbXiXUYC4e+edPBxEqJn+VxRXS8EkGsQMXe88A+H
zDx6e9jiV8bfXZEvPAIrmRO7AzJ0lh1K7r0+lsdAFaxsEbOKN4/Jnf+GE3W/SVXyRgWXTwQRGuPe
cR+AHRoEwz2dhjzYLclfn8En71tBHWuCanHATyyPY+x4VoH//DQ0OWLjLn1kG39qZ728fXwum9g3
m+P2v/VA3ZHQB5hNf8sJXAV6DIEgN8RNH+30DI9AhrlatHVbIGTla4mL9q96er1BnG+wlwBDV/JO
f/vFXqNKmNAiTDfJtop1QFiHE4EHqJk4Pu0wOQJ35LWCQIW2UC4NycwJ6Oevf3ZRselbM7XefboD
rljScMUxodFHm6frWQjdXrd+tAQ5dJ6pehG3eRICum5R5bCDeIr8iN0ntmvDj1SazMz4Xc1oVqKO
/d3XHfxBgo/A9IbbVaQPZvunRSMWcgoZrbZaKB19EOruVVpHo6cafzjcTNatC2cfwVLFlBRrwC6M
r9+y+8HKaqU059pbOqXvMrVg5GcSoWzu42Ta0s6tCVggFXMmK2BRVyaeksQXwTFbBn2/+x4woZxY
Q4jhFExSwk0Tdlyo03097aLO2ka6kRNb13Wv8JfN3BkEdvsVo50AH8BC/jYG/uFlCxUeTjWVZ4ia
hg688zgxFE47sNbVwAwiLlJM5/AwGgUngzTacWytp87+MIQC6/OYqjM3NQRsrQdycuaWcn8ag+Bc
LLDdMi98yct2EgINnmRtJmXdPUTLl/EehJjMqZkGMWWp7OF9cJr4lSs5b4nhqv3TLdSYeTCfKmXr
reGvyPrX7kp0EIn/K1ZbfjMuZe7aHmWeUHRymR1EEmK/after2RmT/7oz3EbG6rrA+AlwdyuEdwi
Ne+gsS/mrbxn7CG0jTogLmRBFosckSzWx47FGIWSz6YWm0W2BWGuyxtwGE0xDBzVxZG6F/pYHruk
IFzbbjPra0zDVg3T6XXY+LdoXBTByevAOyKAOE5yH6XQ9BihLQyszFmnftuPqpQG3qQKIWkplQZs
Pmp04Rjs4vWNSHd4/UDS2nnyvXly5AyM9nxp/A7lztBqp7AFI4Y0pJqfGC+Tq3olZWXAyhlg9DR1
e/7NKd6OYU0pQJbjCggmuYpazquKXTuq/b+tptUJmRmF7B39btYIPIp4a6B6IhA7Zfu2jpqtibED
Tt+gp7t+j3m/ZKeRti0aF9TZsJfWV/9YwjzVPhQ6mPIGQkAHVlXgz69sU1t5HWwIxuLPRdLcLjiu
7polbBMK+zFjnBFIR3eiGyfpVSk98l1L4MNumTkAU1F8xBh+1prxexSX4uwIrljrSw520B1R+kac
T8LaP5yTm6YfaLS0Lynb3nEDwZc9WHoIBz13Z/Gc/yt7xasytBdeif9M+XgOFa2lBl5U/6W1zCv+
1iovWGophQd2de9IRHatPTy/oqDQn4vK+7bbKknT5xmc9L7F28Izo3JR9yVd0lxmZHWQydT1Iftt
focw/WSj3yElCuDtVjHdadUbSqnb+ETIFth5vZWP3qsqwrsc/1kvQEqDTwtE+2/+Us8BN2uWbSbV
HdhBguC41UWK1fEw35/tloPkoodzSN9Kqr9NwV9alYWdHN3KVcukQaH1fh1KgAtmKTQTbdmdWmNO
reRGbJTIgkr/p0DOjOo4LxU9nLUs3Nnfyx/wNMUqSCx967G6FZHg2yokG7i1qja7VaQdDZqhknVw
r/6/W3LonfjLRQXh9FzZZEh0oFlL6medGqDU6YZzSUyyKn5t9UtwoIGt0fU3CCEZzrQwMcKioVI+
X0Qc2stBlmRZGZgtL6qPAWoE6zWKVPKLidTe2jvYPmoJWulqPTiHiSdTwyBtEeLVu70wcflkKEVm
cC7WAY0cfbkHmIsGTFfY3OhispAnchXUr66Xvs7NgweaXncdQ1vWRnZ5wpwz66wPHRw1R1RwbEZw
fA73dpD3gdH61fut1EK3FK0EZFKmQEClbra8/9ynnlF93XWjSS1vD3+v9QYezpIY9XjEeeklQTtP
BdAL4GnV5RLBJLxZl/8NT+Z1ou8WS+lKPz1/mMp75orrDfbTkZlSS2QJJ8WqQUI2p5W7wZFu9adm
NPj8JK7BfZOILUf+Jydt/oRsi2PQiZeoNzOl4EEmzzvXakz1lgdXRjcWciZ6UY83UGfjxjbm0JOp
vKRxo6NFocUULrjw1nCwdC2+Jz45899uj7IFK3r8ZEBnTggJjoyj1gcy2I9uYLeZn2fnIPl7XOIl
/C6yAJTgHC1SZt5O3Ms5Ohxwb0ggk/+WwKQ00NuPTT+N598cKSSyq7ZM0B7PYn01/kbIvjSvWoMW
RzB17+1tbsjospiDBSZ66DdKUKE3WTtghxD5YEmq2mjEqSccBkJDO7x9GJBebo6sbYLM9dlbqxOf
fphGwsjd3EAxGY2ZeIPmNqFozSV30PyUsFqKjmNgHszBjjTO9MYhGFLF+V/iiVfQe4vITXxMBZ1A
cZLN0vRmw6x2W/tHgOdrIgly4MmA0u0cJH9WfNPbVXHsryvRWZLzXTOoUjwlSZHjaEWyYtLCzzuf
ZnSSgcENjMBWwzwhQg/FNXXQWYCiga2Ihkk3Mq+q436Dt8xHSPk4XNmJwtkFP/kcVsmkZj964zTD
+VKNq+6cpsv9WUnYeB5f1480ZeKxT/+WGKUdX4jIewBRufecF26g83SZnYB+KRikFBmuF5PIwD9V
emqP07MSXzSSHg7MFTMRJrvhM9e74p8tNXjf9YSogxcvsil6iilhDNwiBU8PVgwTMYaiGz1vSnHT
cEhlEAuQ8dqEGtqZxw+ZBRwIUY1r6OksDNQsFYVSBcU5RMd/LFtKh8OO12qe1Lf1LPBll12Ds6Hg
SyYMBTXZPuIo3k356iGsg4YoPxj048xzI8H74uLnZnXpw4Wms/F4u34CIZ4XvcYLJijgs90ZBQD6
fkuh3bY6gsk3bxZksQpvJytFAMUBzGkogirAoZcMpW7DPpLMoPKMFu1wuGXduabjGD0llPj2UHyL
VGBAMTAa51u5grMhN0hhrUe3+dED5dnbYwEyB81Y7G/kKF9V13qUr/evHZXyEQEPmveYiy5dCtJa
1bAqZQayyovXYYw4DCzyIzJoKfuDoctXam9DLOtAD2iWSuyQEUnGsOU56gHJyWORFNcuOisUrXVp
V5D2rmvqZESOMsHiKhb+NzcZga+nTV/Ara1ZIuWKRZbuKLZPZWhMcmcYgvJk5cM85JNiTWt+Yajo
DE7XyYk4Cdt5CWz+E45eCZwNMB73JPLXnPhJkNqKcS4YZuZ+0+lvHaPttUzhNhanN0NNZvwl9x/J
yOeV90bW/6OGqPznzThMVms7S/IrccB2Q/Ayv29ng8W+j/ON1BARUmN0VoXhCTgw4FyRk5HTnAJx
F8Ffv2dalwJurxhHvv1JsPRRgRZ7HqLlu4aOn9q+Mm01gqYOC3Up7mR5XQymvPPMVKmI3Yp3QX8O
K4dOazQ8btXTHDBwk7Fz7wGLHGskERXI10/C90XddNFbHfk9ReIrPf7Y89gkn72a6DqRtqpGkYsk
yU/ZBFA48+oyvH7Z95PUzC3ScMKfEAunXmzbLk5KvgaP+GAJ1c8HoaJanQUgoyeleIWICjKJDtwL
two94eVoDxdqzGVCIP7LXmgyP/ZNeB/HXQ6tvKyUFdo4BgMa5Q9eq/8d/DWnHXjOmLcSEyv0weC0
e28vmIW7I2ZT21ef34cnDZR1NGxqwhgXPnUfcSLIalGJNNQsxN7AOYUE5rHjldUgew/p8Rsh6AyD
/bpuHuja7Z7HE1QkwnnFQ3a4I02E/FzHFBEA8Hssdi+Lf6T4YWcDZwTgZ+xve4ntwqL+NITrQkFY
U0WXi5krBzZy0rKZLW/Oyb60vO7onJ8H/GKGubiOipewyKHAo4LCRbZp1cDe6k9Epi8QvlYQXqtb
EenL+5zQfhpxU9Y+iFfchwm5v8MlRhdkBpMPmWLvc0pMsPwSglmt33XieQnWZp5lfZLUFtfLQ6ow
s8FFCv5e8TB8tWn61mXxZ94C176pcDltVC0G9oV7KW9HRVTaukHH+hAcIif5rjKLxuhgkNwFND5y
d76YhM5CC57H+8cipzX1QCHiw84Yi1S56RD7/A38iB9lDU+JGBcdQszaqUVxzvpRRgIP5WknI5ds
rUxDaSP6RyYvCgLV1/cjj/W6+nksMUca4IHnyGJvw4u23V0FjRYxuOCp0k4JMtiP26orl1GpWYYD
YkynAG7i0AAh/qPA49Os9fwGmnJD+ikRYh+YOvRlJ7O3zcbAtGhVhTdja7yawD36r7KDJTQxaQjx
At28SCph6OYk6GvoJC57FSzWqfs4UsJ8ce7I1jcyq/GlJsJhWGH/Igq4Aqh0RZFaPU2uc71mEQQv
VmktlZELuWZtHg/Lig2AlSRu0jrl6LK9BIj2iyI3PxAnLx2Rh5KwQx6WHPAoSnaIzNazA+zGnryL
uj0Wrk6KuVCebdCLpIQfXLebcPoRwjjDhG9YxHuSmOjr5YzL+/y0I2kvLkSwa0dYYCCQpaz4usQy
cgyMpnZrJ5wB2KiC8sbxSpPTn1XJz45zTMTfnLnFfG4o5131sZktOKmKU4x5LPALEu5D8QiCUArg
L+uOeyk66Y0jz9hgDvtkJA/9+s23q2tnp0hUM9JqqSXfkkgstCUXCJCns+1l1zarLdzjc8cefBdy
j1hVXWd031F3Z9KYmmMfocwA+ItOWUCQPke/NEbDqQ+CR96hpzI9IFcpkeATwPOcaF9TxOkaYWLT
RuDl857EJLbE+/0UyfynvhaEHMqwhvxlsXazUArrnjRpLF1r0eWbl2yym8hVByK8WG4e8AIP/xvT
13yPHGJaTY3vpwSZQWeOLfwJgvbWBF8pcA84oyq1genDCggQEIaxxR/5PviHpA/gbzV5I3q3ij1T
eBWOZFiBBSMzSq3A7ttzVj2dA3Smtu2wqXe+nSaZbYrS+e6fFwUeUMPn/VCwBMB1/9BgWVU3maE7
1PPND4w4ZUURt9U6o+K84NbZFlVJUhoSV3DN0CdTXjZuc1LloQq5T2gbJtBj3kUna+YuoJz+JEgR
oHppEq1wvj/ah0PebucyKm1D8/JDKLrGpggmLAxxuhCLxxK/Br5kn8LNoS1oNPA0XK2nIq6G2wxO
eMsv78XIzk8f0Id6xCTpC2oPb8dHasRHnUFSz2B0rYrg3E+hNBXFIlZQ5Qeg8wkAsy8N7Thq7hgV
Vsts2dsQxXrO09LMIbJKPQjkQRGoxJof+zhEaWTafe0wqC6gRcwXY0pYwMIhLrtuDXzpgx4iXUbB
gfAV1VDSFHfNVnT/MAN5WGJWFGTQA3OsM8ZWJmsalGX6LzkmnKRPk//rnoHz4bqztGR7FBJl46qc
rG7+V4eS45y1IrqSmVI7Hl4/LRRopzQ9t9or1RfdPbNq2TFzViTg2UE5JvbjROZOG1xeYtaekDHH
VpD9Qx+UYnv2dPLWhxUisYu5mcrlviRnHUy7rmh5Omz8D57xdQjl41v66WWeezQUxTYYA/js5cOC
Q5Y2UXsnhXVBO4Bne3EauDfT84h1jWGI4UBImmo+JoPbOHb5+aZhgndahNerzGbyL65avV1n7FUq
0lpmZAZhqSvqDfx9RvvGs0RUY2kxVx7vN+DyJNtiCqLkHU3LJNaG7gyEcFdkExTLfnb2hZ3YjcgC
6WPOZxzQr5+RnydaCuTcTZnuwzXlyoM/JL8hyvtJnAcp7ZvNt4RrQPkkmd9uNoENdllEjmByR06I
Joh9cEIyNlNB0J8LO1JpA1EqGJdkTJd6kZPWbmNhnqZSPOMpPvOhw1Se+r8THwNbiT9M7gjMWzFG
ySu0neayqsK1GXONzVP6/E7T4XZp0xaGIUfTdxL8nW2YJuh2GaFZhFSEhlJQ8f4B4WYvRnzrScEy
32ekXCwy2EWNEDQie6kVVeSPmehGy7E/1i2rz2ZVcyeubn3zTQ/8Dq6IQLYyB8KmvpqlTt41dsi6
r4jxmDT4z9uXwCPGDUNg7nrV/n6QXHiRWMUYqOLDFJXSxsbuhboq9DZ/eVeH4VKy623y53LfbcD9
jpm1a/4sl5Xmr0XgMu39KVt5ShEqbP9hzh4YxySprYAeJwFOpH+/9hh+cDFFREjiW/o6VHgLvc/F
wagyf5VRuBhZiyA2S0fg7C8Fe17E//oy9GFuyIRFmYfdHj6B6hs7VIt4Mj0CurdKrk81wY4ZYwzD
eoANNbjPoOSt3ifKOXJcXqOi+I7XZWHcSwcRRzke8giV5BuI8jXXSSy4iADsWJOJ4CQWuUNhiLFh
qofCXFnxopF0KNF2wcxi2zOoSYJaVZIRYyXWVg58dH610Recw2wc6tyUkYg7GI+17OZ+W8TNLwRh
EoooDCJTWFVflg3BdxXK6Wp9jW7/71D1y/g22EbZMpYOx94Xir9i8pXBkYKaV1k932Ado3GY+lH+
7/UfAMMT+sE7Us46FyrIc8skuqToTP7dMms75aVFSBsd2noSeHP1MbLsPv0y+6svTLsZvKvgG2iP
Jz6/Ootjn2RaTQZWatvcu8dBFGycg4LLyCsWMizfq29GpA4QXNvlcMCbrIoJlVMuFMTNYleQU5Pa
Kykw4bKZAQpMvRCKz063ISPw/UoijDY103IITXTwTuv+7aC3xw4eufOf/FdwXEkrhbb+/6yf0mNX
5AtWOX7EdNvfWFgGjshPbCegSmiX8V1MgBzTjP8aSSiQtCOAGrLFPclh3YqfIIPGwWuoSExy9NK5
4+LclAQiBkYqKWK6mX/tDQsZmmUUG7w4fO30YhKtQ5vHQ2PuFd4djBmRW818yd3wFOgTIIp4PAA6
HJ+oAHDfkvuUt6s1VOCvny5pmfbE+MtmEoV2xQh36HQTlNTZOqI5kt9FHzN/jGhBmVhG88O+Mqkm
RZ/nr+f8IaPcWdFa1wYSF78euwG4arittg+BruYlpTvdGLs9HKbjcEaHJlWcFZGXnBDr4dbs3JmQ
nyrYaaDeJkvvkmoAEXEQK1pU772n8+lkoTNCa28M/NmnZfchdYQDEcKze2mbQAevCRD8p4FQ676N
MMg7WwRYD9n6PeD0hEkqjq2cek8NrOYfCad6QzOiTogJc8hTy2RXTgiQ/8ndlYC/r42lkVW+Fhxp
QKYCE7W8e3XIEeuQYxJsJgQEn2OtOWdjSAqeJtJ5MsxFvSXPX7olWVPo5VNUBrRB7ONP8WJ+6rV2
Dzz4vsBHj8mAadshvMS2y0kfl+Dl4sR0bJlz4BuxZQQv19bfBfswAqdD694zCm6SpulcgLDFga+g
X/vEu02D16iRLkQvpuBmr2/adbaxkIWaSym7IU3g9LP49iZ7+3BafEfSfIQsvoiZlCSxqlsppfYv
kDQWmVWKqYTne2XImLsOoiC0kGLPRma7p0dE/qeMa+4944wrR7kL6WpMUMhMpFRyWkbvDqEohQQq
I6bvn2r3ug7Ka78a6SiIQQSPtMu00tjI02lUDXfTJStXVVFStSmuVhAheDCnaWTEkpMxLMNrFYQ0
qF3SjiiqQiqf1X2N+ytGUAtlR/D8LqpVvr0CFaHnFD7zQGmBAqKxuNI0/rUn4aYrkEIGtj+Jk4qS
Jsxb3L1UuE/SkxSl/ClBIy4/5W3oVeaI4vsFU4XlIY1c7NoZsLytMEG7qmaDebR+ZLyOCBWxJk6g
0eLacBMFJx1jp/0JK+n02WeRX8BGwqLTTASlr0C+VD0RwHgv2ODMgO22fWFI/YkYEyDTwb739m9M
7FA4TRWQohQGVyGgWoluaqQvfrcsmdrxloCyMvJy7NTdx7BIoi6nBVe3KcUXyVbd/QN9Rlav08kk
vYvwrg96KNC8oha3XVTwem/DpZ4ZZhQNHRXV8uYqDWYYIUcEP0DiHLXsueNl7CcL8cKj7/ZPejCd
KfCylLM6qUIr4KKsk41AjURsO9if20VAvaoSgsa0LW5o+VPyGjaok60x7PMjYAGNjb/a3Q7c8lMJ
nWXLVtxmm4m5yxEbEhnnoV30C+nCdWiIj9phRa4S4n9OzBs6b4XlX/qUR402Rl29HPYWkWXk3nSw
lr0DLfmhqJArHXNii7eRn4+tiaE0uQWyKMfdeMBXQ0XtBGT5ao7kTT3wqprABI0N62xD0BwJKijE
0bf3LKmvSzebRGeuXRlQ1epXF7j0SjwEG1EVjFqlxP0n7QsQjHkzuwWBhDGHVtN3WLT1nyz75qjV
1w+7uY0VE/rRGCJMfayU2+fM0+9a+4FRTYwQhe8cjxFcAUhuU8vGFcT2ILJOe7mOVU/QGVZjZEp/
Er9WHwi36kEANXczzcJPvMZlyaGyeaJmE8uNu1BNxUvuihlQbDs7jMbEwFXxr4vtgPVzu4Y4aZvy
BmAmkO/GRG4jEmX45yMZ29ghYdAvvv/Ra8W0TJFfG9qtDwQd7wlj3dcWfIQoCCtheGdCEhhorHnD
g4EdbSH0jQR6axF+buq3jeSNzWTF5i99D7kDozdfF+CI9gV7x++IjZ/O4m6/C4UgxHZ6gYnMSWH2
6VAJAM+Mb73qhQ4c8HvLTVYCzc2hFDdLcCnJGXl0MyP7oBiAJoIQDu3tyYZQbLBpPbERAET688az
aoI2TlucsskoS5WLgPMcQn6doav/Xhj7uGDJxcateDPp3/YWcPo/O7Mk92bND4dQNmZ1U1JRVUNO
9V9uamffS37h2tgABJrgRA6Qf1A5Lf1DzoIUhQ1enMq4SvB9AXMJsrz/sbEtmP2b6haAFcOa9jy2
7vxjPz8WWAa2HGyZ7w1WapfcYcFUi5fhrR+bjfsk4VCGPZyiwkU/KgoSqI59KXnyQDQTj7g4/y7Q
KyHfh5zOOq75G88zMVeJsGpn6QgprGEWUYuXIKii8BPZasNg02XcrBvFZzA+mF83ciAld08iAlLH
w9E+fPBnVzoU8xVw1kHHtBhvRGj2en6TfaKLP0qjekVIxPVF1v1lwI6/GPOTL5IjgwSCYt6mtaZD
QPFgIQoJZykMBGzaUUdNx4HAunWGAOlsmGehh0XZfgoSxi69FXv7AJBZkPawlA1cWcY+FbfGdPZC
LeqKXKwUetBdGwFYGQwnytKEmlwB2st+oqSlvaynuGtdmUIy7HKJRjUf36nDrivVA7Ts7SxwT3Ue
cxuwNdWcW/1d6SsRecAAp+77wCzB8AbVfQCd4tYjJR+Nn5w5A5rXpvIyHjAcgoDP5XTxVaTp0kM5
tkh4hFzM/WHyi9zppnxBzmqN4e0v+jxGpzYpBTtllIuNV5jdtJLMFaff+wNWFO1gSMMnloNIoxtF
yPGZ47GPoFtLgEH45ZXAxmPWXnVuxEvgsPxUwYdvz6r05+CqyN070wqK+t8M6Qfx3ocW/5hJyl3Q
1BcUDN/N9n08ziPc5m1z0ypubjwijTznNeGOKKalrbdQRNoM6RdP3zpDpXSUyM3cw8ylFv3NySHg
27ihIgVQExR9zu0GaT5S9t5At3bYUuCSsOWhAB8bDWDy6X3WSyEva0rDcS1o4vBJbVLjBmSqCpsZ
XmQegMiycecUriBTUzu2SzH0rljB593vWi/zMumhAXEK/Rk0alM1to/n3WFV7Z05pnF1I0dLiV8y
ZkDDCpRgeM2qMWWpIHFqGO7eHs9/sw5b4GZHzyMLc4T44ka63TADTTyifs5wWjL5cqEVYPv6cRxi
8XxCgQW25zwvgb2RaZHCm7adUAPbWCDn1/Gwp71ZkQ9k/vu4QAKf/N9Ss/jbzRw0bGVDAfDRo9yZ
BSkAc/Tx49MlY2wS8V3lPaEBJ4O4kxspqaKvw4UP3/JO/2HuzKkiad04/X7qjKh5MfHamTYIu62y
Fi+DburffpnAs5IerUFvyvUZVsE9ClgjV6ptGRDBjMmJvMd7WRv0BE97dcjg4njJq2haoxpTtnmV
FChWatzNGHz1bqOQKfrxMvbCZ8MokyjVzBXRqpkCYGq5Owyt1hpsKSJG6BkQ4CDt7evEGedTezPv
A3tNIbCDasZ/vuw7o1nDTZy3krT+3HsStSw474igu6goX9og9LjCRjoQkLRLcHk/guSCb9hFgltT
HJWdnTUqxrxYcOvsazvpi7Wd2OzDEoJwhxPsGthWV9wB/qfOTz71uwcVj4e0gFYMmv7sjt6lPSyq
q96QWmXEM8O50SRMrLlOjzLEYALotcwKCk5mKp3RWUuKhd3+z0jNgVITV9lE1jng11uKJRnGkrMg
/UlIqvhmOOEso8n+K+5hXLiMChbtpo6YQ1YVwUjgi8+gFncRWUyr4FFEtGT3M1zcx8edf+DCJloe
D+CXR2coP8CGtD5tABC+vRkHfhhXBJLGIDA/Ehokb+AwHwVxrJTraObETVhx3LsnjbH4cZ737lCA
gRtbzFX4xcxzMcOrsLBiT0dN623zUHYMzn6t8RvCp5K/ncE6L6r+6qh6eEbOpW/0mznqzffqPinq
c03I5nxT4HH2upzS1aVQ5PTjPtpz/l6ziT1FNBsUPIe2RQB6YsWjR8teVy404kijfYBDRY09p0dX
xFmzsmF+3W4oz6dQauiPIZboFQyDQ0d4R0QTGTPRX7eDs2jY7V0rip/WIJjoWEcl+qCbsT8jQkQE
CaVAAuLhaMbAOosPwOBQQ/cPMwX4X4BrO7da5gIkhb70Fhhs4qGg2Ui0D2SsFE2reCe+b9WQSMGm
Vhxq6FPjDWaN7oDV6S4U3iWqR/hvzE1rbi0u8yhRZ3E0RsDx7j4zoRJiYCfi5OPacNb5SBz5n4xn
c4760rOUZLYAqS6khWSUK4oOCK5BNXgizGCzPOONCu0gutXGnP21bvq5Bb8WBYIB7xusdBXmsUgE
NbWLE/pdAghHfpDZEaibqtwgG78PwCJlCfkvGbbKuIkcbL2z4gRV0OYtr65jo/kqSTjtANGllXui
bIJjlQqkDP/Jn/mRTZ7tVcMLKyx6SuRbVog7HXscZOgyyZBxjCmpYuqPKtHPDQSDMtrCOGhSChTi
MxrG48RL3izX8zkNla1cva5UFnZjhSMC/A7yrlBxrVc5a37hQxDY6qsfqco1JiqHxMIy6QCUVJbA
8E0pK5YfHqIpHcuSduolGNwD+memLGS5XJ89NiEo74pyKu6GAYoV+y6Qsgj28a9yPfAAuGo2bxAO
PiHhJGLlz3J0TAMTBwAWOQuVAbwAGptcglg/oWXjlMwK5By9nQ3rB9xTgl54PIl6dbgNohPxoNqC
9nya7UO604AHOG1WU8PvWdOUYoq+wkk/I+rWKMoVXS5kvZ0evO6SUQMRZi8Ewp7kBIata0Y6UZ8r
ij+sRIf2QUR3DydkSAgwPjH8fHoYgfZ06/nt6f8lFlBiH+94jWiGuZD38/G/SPWGDz5zqVRzQWRF
MOYVSwXfmXsGRj7O8q3hYiMuDvKLDOGUYhX8rTfOw12bY/essvRoJ6g4xhxXsji5znKMFsfXy4UE
v+TU6l0GSBBTWHtxtvlSEkPRCHs9cdf1MxlFb3WSIJilz/eYIkhF7JVE5GuzLwwqmeS//Vq5/wYM
1QzDIoRAmE3Y1vXgmrCBUn0poBtFFSzLxxe1P18eCb122s/GtKp4XhSP+1U+RCIwFuLqQttV0PAM
jeQcYsYM+fIId69fB/GK49PWaCiCcJp55citIG/j8s2kcy3ETs9f+KFlzrWW+tgyyVH64eiMKA1p
UzQCOF8NntwpOC3lTh3zbcu0bsKHsDbc6UWMeNeuuh26Cf/Xx2UdY6txcn46ayHDlGbooOvQYnpI
HASJq7gxk+tcgRxGyOzkk3/Jh4b0Jdpu6jYZr+j7otohtbFc0X36xZQDynFLjF9oCYdC0x0JT+Kr
P0hk3m1Er8I2OXqsJAk2Zj5KXgcUD8hJFVkLMCWbPCewr1raiHkPkeLPQWaDeWrfZulf6GcuXSMB
yumSFMt1i+W5OOQ5/0GohLC6bz3SAigGlk0Sc6qs59161ZP0mlcQR9qui5WDacAi1QqgOC6OZSUy
RTILzWyv+LUG3RGhSzZU0LA0+I7ZdYf0TZyHhzNcN1yvl0IZdDZLdVHQjxvLdnpwy5OkqBoHF7+I
t77Z3IVag7eviHDQqurcJ48nezA5ueOsP6ssklSQgPN4/eQlHjWrR0oFBx25qJd3ePo7M7M7DecC
ww4xiCFuXHOlRMuzdZjbrZrFzTyUuIL2FYWYN6ShG48gQMHZZH3bLg4oYy9ykzqcrQDinjoJ7YR+
INtDwGLBw4hzaE2mbTAQ3ACGP/jDqucMiWyO7TrXqP+u7AF3w76A284Yzuik9JiMKjxeAJJH0OHP
4mAyELsyHS5EyHUQOsoKRtnfmuxujZGKbnOSve9rEgtz2P+pRfzaWcZ9er6NcRnEoAHNNxa7nS9q
h2cwIeZv1tBcU7g/nbTQknLRLzGmoyt1PPhdTnRkN0v8t2Bb9wk3dL+fgNEXl/ylrkM2U1NpX99R
tOOIjwcU0IM62TXOEgjGLzwBrHOwIbYijoA7Wk3/fEZo8wA0/ROtRlqTnP/u8ZCQHY5TcxU3XD4L
nnjedUlsyW4cAoY05IF8wGiOx3/PttW8//kyQjip0fWpqhYqrq6eBSZ50z+w4+g/wcXl04a0PG4J
0XsyH08xmTN+tx14lhx04FZpeVgWEPOY7tuR4emZ3Tl1r9Dbuv6gOtQbvspgS854Mv4rbvIw4Dsf
MFps7YXY1MjCdWFnc0EZDIMsAAb7QK3Q+ReC64rbSmyXpvGOgA4hJww6KoSf1G8E6XOnhj/xA3qA
AhFcWga477ksfaapA8DiyVq3hxk82RVj/pjXBSfslH7R1CtQ9CxwmGZ/JN/y4XUj7O2Yh5vIfDFe
2hhy4svQICJJsxjMXFNqEABlbVs4b0rqpFw57kfZ053hpSidRE3nHiTDqhmiVqHz3I4XCuBpI0M8
QAS/zEWZZOUfT2MdkTHWlyAemA6fVb27l+b4NVHiQE+2FCxe/Pbs2nDfOYjVPTs1oXW6/hMHX82w
6iexTocPgNiAgJpj3YsVGAKJxzVT53e1bngnp+tLyGTg4WHuWvu8F0M80j2aNVBxedP2Ny3CC6QD
57Z4d8Oqy17aE3M63FoEzz44JzfGMF5Wsro5RFyZFY8Tzs9y3Pah7tYFUcW4RxUmWOAgN3h8Bj9E
svEoBX98LnwV/1ZazyGavWyUx+TpJQTIGzJmmBi/vs0/xFsIzpe9PNj5VSbqqyIRWBIkyvmoTOiJ
uT26yiXzY65g4roYiYS4BxezChRJcnnPMn/QotQyg+7TqdRXRTZxBbAfqIrr2Qz65o9kdb9hePFr
BrS2DXLq8z4+mFiyGbgJq62rgvUSOsS6ryQ9gUcxzEct0Vj3HBtm+tB13KOn1Q7K876lC8+LUgkk
GJ3lz0XlvksH4pPs8Vj5Q863MjMQaSek7ZULIxxk51u4jsXC/tSuq8yLJkBVBZkZ6uR7/Tr4CKb5
G9m82OdG/PqOHftjkf35yi84LOBtH8GZAZG0r/iu7wiKvTklZfIuGTr3Rjj7rGOB6yIj9qiWc75Z
Zetrj7NcdGLWwV6gLSFKoG7kDSu/2XykDMH8TaoE/pWs0qFNAQLLCd570hvoEXUQkv3J7K/leH/4
W53z6zI2gXv9sc5jhi0L4J6NVfziTANe4y8tfXbZN/Rh2EastCMY8h3tLXOe4SFjzeoRQX7k0Z7h
cmI8Ios7kfkNUWgUV+hVGS2z0cOkFpZOGMbraq/SXg//rhqNdOqPWrWKyiJOFrrl41PpgXonlLIG
/43eqIidgKytpR9fqlzFqCOxmwx85FieQQhNe/yxM99UQdqkKF8+dXRby0tW5KB7fA/YuPpLhB0P
Zz/b7VdGKXKHpthmxSXsz+Vkqp8dKAom55WzE1VTUdzGKF00w4sI3Gk2PaeWkVTVtZ9dbRXn7Z5e
jXsQDg4s8DgJap3VJ/V6th8b8EAMaqXfWkrvNenRAgVl4WaZ9NjVM14PAl7XssRCjgGXHj6udPTn
uI78PtC/eXc7qwImd1KwMrPkYtA1/tlkpMpEc3HGBBDr2nNM/xwm8rOzL4dIYdcchebNeAHcU7Um
taF6a7AMuiWHMFru83ykbYxIfxrX1m2FRs8NqzDAUjBl96rA71wDuuAMCse9E3W9RateN8fPzqii
at1e72XZUO/kGAQ0/PEvihNpC+CPPbS3INcAfXK61xMFilhsuj972jwZeYOL4PUj4+Q2CDeA1Dmg
jBhs2aMHsxUaLoJqb9Qm/O0PnBuLkx5+1EnPqh5Epe9qlbrppugcDv9igh006cqVrdOKCqoBpgtS
VHW3UYyUv+/TxnjNjbYSIk64cpKW3Hgk+P/GOW3LLdLT+LCsr4sk+RADtACQNHxsSZ7q4GCrO8uY
LjrMs7bWv9e7rheTHdie0DS4bdD2AbNusftImgPImFPyPnrAvSi5yDzls0pFVOirjVR64bhEYaug
tzYbRrBYyPVOxlLM+/7D3KX6f9pqj5TL/eWzsPXp0TRlPmJja+cSxL7hBSl6a01b05Dp3Yirts2u
rZdJ0sgYpOdcVICIXGSo3covsXJ8hae9mWBeotnjQCUPS0sxPM6SDl5olMgwu+gFpah49hk5J9ZC
lEpYpCozPU85YQ7RZM1W6GIBcWgbn0+JZk83Q8rsAfhQSU02dz2idplGLfuft9hgZ+3Ikb/wZ35n
CghP2MX4jEMzb8YekcBzCD7qd2GLsCgTZk/tz9nyOvSxlkaapk9HPUETb4NTqltHGVi5XcPeb9yf
VfGVGsx39SzlFU5eBV6M4OL3Z6dwdl+dHEiuonIb7RzwmBJK03XLcGH3yjqG6/N/gS0c/Nj7X76V
Klq5nWM9db6KgHCA4ImaLPLvRB+sGzxa3kOt1StKG8INaqANZCPq20ITOKWyPpo2oz1e/65v8jh5
cHqzNH39aiDQQRr044ZxCXMDAm2XNQ7y9yg7shTIB3Hady20HvSNUY8vxEZB7WlNrYLIAStMnfkc
4Qermu6YfqwpFaaAkE3MLzpzCeJsKiZmNzPVG+GSQpZZuj4qHzJguIfVRcdAcuDPzL6VmcW43YIm
cPMF91fX7ff5SlmkJzqwwPN5BzOHm1p9WG7+g+D4ahrBauE4geA0iKijbTA7AaP8TlQgIm4LqJZs
Zso6699W4KOyOSuJIFfhOtM7Jef+MPtbvvnvVrEOPVS+E6NqAomHa7Y0OLTbCxbtSEyqEeH+FndH
usaqRBoI6JCcQsrGKVmOHaKaNkCGm/sn8Lfgt5VUGww02dqITNAQA4L3vLFy3nbZit/EKKrZI8Ag
MrG6H4lPDAHJuwlSIfVI0fv6T4FjfUeLSMZg54OtIuNUnlH/+ORj4+FXemNxuZWpJZ6s6vIDO5Ts
18NcKAyB1fSNyBgokhcC2ItyUZlFTlR48QVtE9wtwaaYbSFi68bUK3vERwFaNuavMZuNCBmnX/K8
HgjIlfP5xW5Eu4TPKatR/LKBW2ipq/kNojByTPA5cmlUaBe5GQzYIDD76c0zb3RUF9H8eWYK9ZiR
qNfUxp/LFem9f7HnXuKSMBJbNxQeZGQsfNcudGf/PJ+0sUiyL7oTEGSqLHbREiSCKCk9N0hCeCjG
Ri8jpkL8QWQ5b6JLok1j9MWURkgDsxA6B1aDRFJOh5fhvJKKLvZvS68Cdf461MgYwjGNIwM2Uw39
A22ItgaXYEWc6+rZO1p9vSS2EpB9Oxh2drYN9eyQ23bJtnpfmom2H4UBjiWJVKU9wWzNmg6NKtMv
NolPSztlgyt54YQDXVPHdNy1gBr4Y7O00/4WJCy9UxW+GpzwH17xgxbxCXXpTskRKIHPgEgKde+h
uQj2Ry7W0RuGBH4sYXPelorsCgJ76dTXK0eeznPb0leqEwByKAch/h4IuzrqqMY4V2yuG+vp8XVb
halYEaIWtsZN/4da3h75TPQUrv9VFKFQS//mT8J9wFmvhE2GJOGubRjYABi8mKPufiSSIKZk15Ub
1p/rQUsYXWgsTZLUP+PsDdWVDLbDuuf8IFW+txfXOyrSafwHhwqgYjQRwNNUi4N7ULPewaNEvBMl
fyF0zdh/JCLNoIgQs2TD3HhO3/PieMOUgYfBWBghto2tuSoz/mZvayEmYyqMBZ+kOYAW0qS8ckdO
RAwFN61ZynYzRINC8RIORSZ9I1p7OJS6zwxUPkme7tNrknnBDQTi86EpG1oQRt3E7uhBvDkhGNgt
bLMaQl7Pyx0NDnKYkduMHmzNCgKY4HAUb8GO0ED6WUuBplEFmtv+BnSA9eNHPxMsi20Qnza7Q+6P
uUolsef5XoAo8Uv7Olb0jHjI9h5DrCjO/Fm3GaCFLWLiZnmE1g6M77O5F/4ku1bEQt3BMpcbZpvc
gFRanGqj3YOCs6yYswPQ7WmYVNR8JiHGGId5KCzXjiLoVNwuL2Z12xdgAiHPTBkx9xIHzWqN2tS7
Y8QArg1Cvr2WlsdqXn422+Dr7EKnx1ztQXmgEpwm16uxUS/mH0zGpjYHWQtB8ptkIDDnSx2DNHVJ
L+IrjFwGIZUfd62isvGkkKX1hfpz4f96x2SQoxYwD9Ljl3TNjwd9/+0yRCOQ3CmKilz0nlj5ztkc
bNegXyQTfcW/rz9LaXAqhXAW8oboW3cU4F5BJSlzDe5BgMhPPGFcFDGOF1GyeZWPmNMlXBwNh8Ip
lcUwv7oEviyqosHuU/1h9CyT/8eSsNd9eld1XnrDaJJ8/tbyOAVFKVYeD6/y58lM6mwO0+tnz4UR
LtswAOaacSjcNOI+K2Fp07thO5SK+ZkmUsWf5enLsFODmkxydCcjsg35JRohK4JT1Mg8HZQNpKGY
hyjWQ7hStoU45mDeBViqnSuATMcvq08HBAjQ5WEQx987yqh5NNyJsCSWTZgxE5rl37nxOVpDcYDu
wL8//Hgwqt7NDpIlIJ+OCNzsbnBaZU/F/KobpTaGKatJYmPmLomxInjZr/OJ4BQ1w1/3WOeYRpSX
metij+bdY9sJTEEp612lAZ2DcraLmAxKlkGY0al49bz6+f/ubPH7nInx5W1F6fkeDspxyQOhpZCF
yAH7oom4XXKn3/kTQF9CAz52WG2eqmlJsKH3dcdhdLD0B3n1MknJbPY1O8tj0e3TWVVClEi5pToC
1+Iz8w/f3Sxf0dBTpxBF8R7DtyFXzO98mFQNWNT3XdXyESTUMWUmYvGmoMlVXRufqn0gwohWRSVE
MpjRtO4IjVYp0ZBiIK5X5156CThfMwIePZWK+eBmh08VHHQxp7tUEFP8FGLXosYafOSzhzfCQwMZ
Ol9NVsk8+GFuDjgk9dV+cn7kWiQB3W+jCRsC+P2v/CQCJ8ARVIA+wUJCwQyOQDzL3cegFRIVpOYD
TgzRUwmWbr1TrjFIJf6HYx2x1aNtW+FXOje1dt7vJABwQKtaXs2y37WOKbkCbscq8Jqr5dGZWy2t
MvZoNWBSUH+Weyc/miu8RpVSv4lRJseNwUJfrFN0bP4PMxRlBM6u6WB5yiKt6+inUSPAwpylhxH6
LP0kDyGbkPpYNV8P3XTuBMUV8L581OhckX6NVnq3xQyZ6jutNkuLsYAnqFN0NOBqM7AZ05Lptb89
KEgpoJzLIrcYwh2WIkiZVLQsPv6nq4vuo4VqRaB4uTHDIEdy44bXq/6HfQtIlpeJobZRonFn4BKO
+q0C0zvH3rQRI84mkh2IzQQKndhzbV7IV+J/XWgR62Y+h7AkUwUo2lxHZaTf3ua7xmGHSTUQDGn4
yXP2vZnyTw7zDvAd9JKutPkM4nmrjEvQPZF+qJDGVDOwZXmoXdLP89KRJCv3kqfHy1Psb2p4dMf/
GRBxN3+AVnU3vkLoemuTC7AipqmLCZjDWFojoBOj5L7o/lG9w18yQH1L4vpUYvk4gOmlVI1dV4wg
Pu1n7XsCRW+Zokd2V/a8/gaxd+ReIX/fU2V+pc12lfvx+MT/3gUIXxlzt6CZZ6VAl70SX4bh3aBU
PwNBzn1/immKfBNKBFPdu8MvpTeF42xZnggrSAXo7NDR2Mrs4nVE7be9O37fOuAihe0gzbQHxcsq
i5dny0iQR13909tTTcxGcP8OVSOvrIeMZwQ/H/gX8M8CPyMEumRvn3Pjht5dWFItUhUUjfikAIXF
0parSFIc/PwVZI8dYvlh3mZR3ZkSDMsUzCmcDys31krrtfvi31cHpIxrVkK10c9R4vRxUA4j2Bzp
mbjJ7glQQn/PFXo6RTnPMtE5GeSQT6pTiBpOBypCT/mhUb9fmms0ZkNkd6diVSQw4RRL2dszgcoU
jEzk/FyDPd4sfgHdMUkdrpV7amzq2g8J/CA32mup2jLlsjFNtAOzDtp2vcr51K7j9L/efmF2l1A7
DO9AwkveiLLSuOSn8qkwqL6VLTu8aOIQkRcsk3euBQDyIOxuojviiiwR2nymare5LJXJ4fzJPYma
8ztZ4665Twzutwyy5KeMESO3G0hVUTPvdnEWm/igGe/3fwGXzECvUS4kP4ExAQ0KY4h5JEc7EOjG
j3e8S1QmRrp3L/WsecTw7UUHEIDey6TA2FwpVYsaft3lB+8kE5hHwX0fms0oGCYEDYO2Qmx/6yOp
yljwB3/6Bf6hY8DLjW0zJKUzd2Rrg8s719ZjKRacT/REBWOdByGiH0eKcJO7zkRndiPfIKQJLbvf
1yDaTnSdSvcr7iG0dqWnZByiuXFOFMc/p3htyBWzzPTdCSHUzt/+qI58PzrYpLPtKSH/9YrV2ft3
yCBv3AGLQ2yAhN+dVVJsVTpbvVtLzbeACCOJZIeh1YPM1vPJPqR2SIbZzmXpa1OIp5JeTDKyW2aT
I+haCCDFddZOAV2PU0jbj/I7vySY+LuPhc96Usx4zISudZ7tLU59UJOEa43PWcyqmnDl8cTYhRGM
2K/mssuN5/shR4QJJzM7R+O2xMPDV0m6FCG/upFcmDAydCv4IW4MUkM5v9rt0eguKzqL50huapi1
rDxcMNaDf2yL+JbPUmHGyFYUKiNVnmaQSZuxFMw5ih/J0vRjK0AKHtluaM/84E0D4Hv4EoLNMsgF
EMghKuL1bsnkfJVvalDTE4eXqQbsLkUIa7xQl2jGEtdK9vq5kzYpbfj8Gl1E07XIqZC+sbsDBCeQ
0mwwmfXADZ0v1YzGSeObeqEGUP7au5cJvZzWiVBlSjBtExXmfQUN52206fSFzDbcdViRanEo/BYn
gl9vaNOkBAvtSEMitra6urn6vT1lUEGq1YMoUB2Lwk0NT71wxyEsvAW6kfwBMsrOMJHuD0t64u2T
ZDTEFkJPul+SFNvZ9UeRZXhd9g7btIsrrxhj5iz5NgAVdalBIT2N7pQ4i9n8cmdRDNXOYUevoJfx
4u5NoDMZ+eBrLgnxXhOVNmXj52ny8VwTjbSzdjTMyEXXi8ZVIp0l9ERTSYHwEZjg2PISpRJVNQjj
WRcJqjFpOWzpeAJxzvThQJp/4tDVVTglQGjrvvWYva9nk6SyAtxnjNlcttXL7IxAWs10PSIrg9ps
Xl/xaIYpAK9za8Jih0RJjZHXSbGPPn+ywrNGLHKYTH3fuBAHwRT1zyfThvp87CbMwng7NKl6FMbc
2uBc0jm01g/GlpSYRZ9XvAZSsG3DU/IbNq09MiRwjcETLTnvIPZSvlagi986/gzkEs73n4VrtV8G
OuszfqZod69BNA7832ia4OCrY4mCkGICYhRlP3GsQEKoaixAlglwyzN7qRxXlo4Rck/1dbVR9KFV
u6wK9RYko8CDoSkTamoH+4xrv8KEc7jry3CatokD7bvQCJNz58ZLm322o8DutipqFeMp1tB6stcS
yLDyUiO9IhG34eOUuaF+qNO9oWmenWNQxZWUYwO86UFfnKUoEqEpcd3LuLf+BYT/VsXR0mo5vEsg
cq7366+ObkbO+M7BDw1nEqabSJE0EBfvkpu88aalEIYaOHoJsCe7ZcTn5FdcgERo4rLCv9gUqQgj
dg3etAH/XAkcdRUH/d/J3Zw6f/AgKcqAKS5DLISho5y75p681H/DC9OEbh3QUpMR8lBo3HiBvwbD
8tE76ZsfDi77zebiIUnoxxMiWQf/So6Y3GYOYHuQdnEdoKz2AndZBcIKND08JBueb3ovjjbVUIPS
gsqF+2Gy6zQorW9Z+QNu1fPPUKEO5vhWBMNNSGj0oUrXgFrL06nX45dr9vKLG4lx2HTOHUOeR8Ac
GSFPGORmLpkM88HRzIQR7wdrtZKIj4P90WQad1aRnPAi+emty1/lbcMnK3wUvwpzf9Im0+SggN8h
CNCeQ5NmHGFSuOs7NHbRMrJvAB++mQ8yqJcfLi7hushCdkDKrbyv3TwG3HAw2gSCpEEUnCD0yJhS
3JFdE8z0iwms5Em/7fj98fJ0HpzN1ODDolMTEnVIPIZk+Z5Qtlg+iMrE9xzgXhQb7RwR2fOD9seZ
w2f7lu2sl4hT4ODRtgIXhjFsjNM+EmyRa6UCRBtuAXLcL7hUtgqWBxnzS93Y2nYer+KdyaQj8UY7
mOT0PE7+f+cEhA2Unfl93Q8a4UEYEkd/o7/IAnnzHFejqdOLmD7Cf6OtRHG0TvTTG39dL++LQaku
bf0Lt7yEoXLP7DXaO2MAmb5Wpc2S8GFl0b02kj0gBUTzxRTpnCS1HuGhVzIiGENZ33AI5FnF6uV0
0ohAabaI+LoxUJtJ+KSS35f0wrjfnYfwm2k+8ajVofcZPFD40AH0AfLEMjap5NWkXoNqkVXNx7/I
jgxBtJBVkWoVWPe+m9OXVDEr2UHrFjaaPpIJX78Z79HPiz03CucJ3RAHk8O1WGmW/RO+HpJx6D1N
YTElBvcJSidocWvxGy3aIf8gOwdB3h5txuqB8t/uwgnVBPP1XQhkNM2a4mDLJw1x1XfJoPSGYG0F
jnIks08kPaKI6zFW51OFIAS6qtzsd7s4c/4a0YWB0WavTEd5T8sLnDqseCMC84ii6Kvn3qK/TNv8
1GFppljs/dZ7PsR51UjWdlpRHk49aHJuYH0Q86ROK/tltVp4QDT+of6IURq+8Jt/WjesNzRgh8QZ
WkaAtZ7Fh3xOICgsINfAtYxkP3+BfCiAc7DYppHCCXUaGhD608FFxTJ838xyOJ/DZFIraxWW34fW
v9EMw86ZQ6tNffbzAWThUg9lejvqsNzKsUBGm6XlqDAj23fwIXlQIPH0MWMZZVugexovWHktwqz5
zg4rUALQk1c6Zohu0qRnPrM8I5ktx5QZNWLGiThd0jtg/CySGukGnQrcgydQLTS0DCxh4ROfTKDK
4au6WjaGZeonMBc0OS8+0XbWi0tIXq0zxfZQKqDGJkQfw192pnkxzItacCMhSrJLhDiHuq8a34jA
wUF1njtmrRHN/9UVwhSdbwM9pz/DuiJI475rfv/cMGRF6rJGMO0dfU58YxCRthWDcfOMpiJlKyyT
OBdYQyfikvhbINUHjEtKWgnFil+z5IW7haHgxdsqeaCjEWsUsXtx+pEceE/WVQTimm/rYOMAk7BA
wQASO51W02Lkee44qnAl8N3TGcBpngCPt3hQDrB9NVReoDsQRpbC9yKrMs8PuWCj3OTYaG9GbHVi
oJg2dY2O/ml9iDGr/pVBlCPer03xLetnoGcX6E14Qga53u+B/lOf7jwI75MKNTdZL489RaOVO2SU
nfb15WPB02MAFgSD88iWe/JYqZPxtKP1H7FEN3Djr+DI9UMjc66zDyxW/UvGM1pLWuoVjJ7izHC3
Sf0rkk/X26V44sMdsch1nTOlba/5gMphmK5ejZqFWMNThsIIZtb6AkIomewSt2mzX5o26+FbQ7vF
0Zx1J/AsZEwqOP/BsYzQGDthgdVlFkuM0BxEKNLBLlULN88F/AYDyHuZBGXLWXG9cBAbc2/BjU2s
+iLh6DGsumln6e/6ZRxPN9TCw7VYG0ILvyrgHc5dxJRgiDvZXzsOJJJf8a9iYzdoDpRLcgZ4zF1/
3dTNJYAyOnJ9fyZbIEvM3UWKuvq+OfC8aX2L+JmuZb0ItdWrZlU8F3gAqQd1dYWNQkhsSefErr8Z
6nZ4dAKPQpHgd+Gx3GMoE8yRA0mn0ImtZdnl4x0an/Pq43ejuaM/xU7wcgyjs8wNedojmE/MYFVP
VanXoRY6VqXIEURAI+3YDigbfIOYGlmkGfYwlNXQw3A1qJwaAV+ySVrxSXFsLgPdNP5J3NicNvI7
IADiQpm1glD9bljRN2/buDJL9jzlnrySNf2tvBi0w9tu5mwk7ttrHaf1I+fixY5SC4CDKc+Z6VQ4
uHcWgbdrCWibcj5rFtcHNPOors2OlRZcyfJNT2XJhv+LTCO+Nbz6j0GF3rvEQ3FOvT9ABWzUopo3
FHENt7YGOaUMB/1Uep3SK8AWnirfsdsWhrW2jpj5oCYNkXL6cvppYmtutVf+biAghuaKa5GBfHxb
FN4dbebokNzbBmZKuyZkA8BZLlPtnmXuRq14cD1yhEa/BBzOTy//sVhr+2Tw+sw7Fc1wRxbHJCdN
XEdecObAOuKY23un6c40tDxQhDbOqVjpDhHZ+dQEhs4WCmyLe5yt2ZeN6wmZkkBUyR7ngApPpDF5
oxYyPfJMjqNTs6XsZc+YjZdBUH7ALY9cdW/Pn/YH9SUKBbFYiV1dplCt2CAzhmyBlkbQz6uFyf4O
bHP7wLbm7dDqEVTeoTWA2emsUwLlOoSSPWTGLu2MBE7uE5CHAM3noYqWaiJf+7/kASnUbsne7KX4
SyP4f712T7S3HNjaRVK/Pv/DkkQqNvkV1bqFESq1CUaD2raPnH4cwZtct5lLngUcr8zm1BgKl3Gy
9Ut4DBqKBVeshH42Mp/asNfhRUhi35eb6Yhrni0KweENMOfVpcLW/uILZi7aBFmxCubm7bjBhBij
c5I7gMh0gKoXWkpEtPczLhboPFgadPpJItHnto54coXqic43A23x5BNVyvOEDPyh4gKssbdW+sqA
5pbhgIhksftB+Xj68PYWe+69mKOKJj9RZukXKodYAF0FUsXElsuGbYDrsBtaZsEcFVdTwq+RT3Oy
W5O7p9vzaauEKFItQNSHw7nQeDDeHRgkLASI6te5Nb19ODy08atc8VVHh21N9AmagFs13QhgJqRa
MV7rKVV3lbZPF3Y9cD3YoyfVbnll/05cV0l/P47tuHXjf2VhNIBc8lQESwZoUjkoub2Li0QNN1Xv
bBMSf7AHUofn/qKtqApZMmtT6kkYbyjFfA640PFVTFRVPKGp31JFA9zwQccRGpjVBvgJod9hj4dr
o9mS3ippy3jG+Wk8C7LYyiO45QDqhUKFgm/6s74Jeyg6aeXg3V9glfaEtOw73pP2GsrPN9KlVFB3
DciCUhHdyi0vjRTZSmjviYAPQvOBKM4bUl3vBrfBykmn9xxlEoU7ryQB6iKcA2AMFw+tauXEtbg4
TJBmqzVxIORaspgSb1xFb2zR9SPhf/4pthH1Uolty8GDyY2aWQdQ1RgJOnp979US33Osrjqq/wf5
X3CS2d/xkbInqp/iagpieYv6X3u/7YVL6q6m/8H0BPzZsc2/pM6R+qW1o/+xr4kaR7M6uBPvNJqE
m5MVNCFugOavP8Yu6oPQ+VNX+TqMGLjTj9EYWd76VhZmEkZH4OMEeNCxTs7fmdawxghjWxUBr8+3
/yk3+sKDR98WjfsRH+KWKXDZyArLGAlVGXORohJsOL7bEQFswDbnSzr5CXVWjBl5oB6UsGRkdUHn
ODcmOAGtVgUXsi+S43tiYHF/3BulNqK1OnrXUihT7g1OYEWd8Q+MrCZk1dqVZihePnGFSWCNJj6t
XrKSsywZxobj8b48X5QaakwWPoqXZ49qwmJLltyDbELlphAkxffl4KOhp4gwrq6TeaFluIjKvysX
VMpOBtg20LTUsL9sStkvcTQrk2qko0op3QtkFKhO5vqtyYA/aXO1iBLkgsEVI6oQ39nS09U2EYEa
F8QDwxahu0StuhjVGVo4q3vzuQ+6PE8avzufUTVGAaaQ1ChQIR2Z3LFG6SJu6SvUgRIBRJhPAFmd
dl9JIecEPHwwctzYvzYZDXkDOOp6n+uRVgesx4IZvsGG+NxPce+ig4TuthxYoQMaN+utsdE7u7W5
pGvXhArr0c7ijmnq2wE2k7DM6Bem+e58+Q2SLCEjgtNAK6G9dZd0AouocXw0bAHK7ADjWCMawAvA
W0ApYnbvrLzn9MPMinW0wKHaIAsc1DEGMt8WkCknM3HvcX03Rjj5cn4alegpB4uSIuz8uJpMGeCz
JltbSxpHmUBMKXLwu99wh7/+1MCL/FpGEtbMo/Y4XAuqcV0nSpa/Yd9b1fW8IAoY2aL7kHG10WWt
eUKgghwRfHPJ6xQypyXx0MoXSBKmmmM4rz/cUKTPeUsDRMeeMjKzkE2e4KgvabUZmDEvfn0fvoKr
XEAc+e/Kt0Namf0K1TVKx9OSBKLYucr8ihRyM77qyYU8sH8dFyTK8ux6zEPbqT8X9pqFHMMO+CeB
FgQQOzid2BxAwLCnW6l5mJIfj4xOndH0JCnrEyVQvvc7kIhRILVU5rQB3+agC0IrFTBmXSrfdTkg
+fLfuXYJP0C5YNWOAFcUHg79I4D85//9WBMbO93J8j9JKXxpjCkaGjr7qLJ2zI8LiDkocJooU20C
pW7cipFagPFcqTZzz9rrhvzVbRM4pt7+W9f/0ixRyLJUj9wSR0xXyl0pcYXggLqJ+4n8poSLJKGA
FkhIr6taZD9VgUoFrgdQCCS5m1V4XQldUWyaC3MfTGO35QcNyeLSKcGZkthwbrFI6UsJaqCK5qok
S1D+S/X03cQx6pRENzGZYtsuAHCS80oOQcfEBo9gdciie+/NOI6cQpZxXiHAPuKrvpQasp+ojzN7
9aWxWS6LcfFdBLYa0R54yKSTGZdU2+NeMEmJ7w4RnftxcV/ivfV9LO9whxi7yPHTlOGcjeQfzwLG
pLGi1vkLGoCyGzUq++/dD9uejiPKbTNEKbkxkMjdcAhUG8hDd5zyS3F3BzM+Tf2LZUFvVwSYg5uq
saaYIjDAsNJUCsMt8B/ueZYD2cQFCttrUdZoy3nS1ujxfbMHC9Jbe0PMdUidj+IsZ9peC1YD3M3v
SwqvLcLCU5nLOx1GpsMmc/AZXTXjLP5jLTdRA5DjWtyTrVoVU3GZu4TL/azo79J7hEApmq0NKxnt
MBdZJoiPjybnZQZwsk7v1NtlIbXl0A+oOMR3rYSy89S+2gNEajM3Ikxo+TBxSN4A9kU6UG/NoS7b
TCHaPiUQ0OGrWfZCm8F57Aqve3r4rytup95/1S/MehHtmXm3xjzrnFL086c04RxC8P05IvNhdHga
KL8brhGVISjY7vyp3iBQq3llG+cgty/tEY6YjZO5o1sLMD88k6/c/DmK+JaU33ZVcedPgNFzfPiZ
8wx9F63njbk8psanS2j/erdEabfJP2V+3eDpIbcnr0NdKBDY6N3Dp/4m7DkMEo/3Um/6xpaJlmpk
zY9nJaljFIJWji/30soL0O0OwxNYSbeG5BdPGD4IiQg2tF3NLZPOHQ2KsooQ3RDoDTdUglxags+M
zv/ohGu0ctIMhAmjeVK/HG+iGj82Z0dljKFJ56mlSkyMPAnCZRjNBln3OgpnOv+yiC0ue6W/luXs
mi4KIT5DUaoWrNNIW6BYqivJOgYKef07dzcF/3wPOm78bb4zLLpTCMNcldHyVRRJLQ4DPMPjImuD
UxBmss1JoQLI0W0V2iwCvF3L4C322pUWuqSNTSzsX2d9i3/QoDuvJEgIBXhIQGFx1Z5nhGq2IIge
MykxdYehGDTWf+E6EOExTXoEF4iZNJ/9qHmKsXrfy8P5lLMFzm3TzQejLFVnKMHn05VGVCFXRrAM
6ylmp1JTnZeK0yfcbsaXCuS0Gk/RVXdRZZVRxvs0Yw8DOFMgU2wLrHF1cKkwandSiwZTndLABWrD
sW+9EsrUgeOVWrKCvVfwSpCLGV+XPL+e2yd1+jEoN+OpSIrGtN8fej4nde4aiVnmP/mVNopsiX5i
wgSiam1xpsphs7IBe4n4L41iVrq3eSy43ECi9ppqLrftBuPf5GUFBQqDHRzk4UOFF1lmUqe+e1Le
EgE0w3PNA9ap4+rf0/Sr+2DULdmU7C+CAZAJMjmyty6OQIgbO+1GEfsp4C8T1RSt8zPIFrppSCjW
TFqnLU3otOJGy1BKchYsVN1suMc1kIJ3ADfNUEdWfivQOE69KPPJEHGpzcJtZVthegouwXUQRaza
+pvwUO3LZ045Hv0ns5AGPtHU/8aFD92059ybeoyu9ap1nNv3m2f7j4cEJ+pYtBxyVpEEXLllroy8
m/0iE72K7XoVVBlfi3c+mQT42axAGq/Mgicz8XnEkCZmn/eyz1EX4lBGwSlpUdYy3SfF2jWvIad+
7K1EXQ3qIrsCTZMsZP6Ol9krhkUNeOsI1TqkO9QaT6L1FpJKc3D6aBN2vWkfapOM1atmD1nyfpMX
CBvjDFvv49XSCAvCtTr3LYshhrE2thuBiJ1+3ulNdieWNu1XaVsfBpdLrRGMDCgbWNxA5ECTE62p
SR/qkKoje4Vum65SIkmJF/FnZ6q40SlMgOHEGKITa8jo2Q1vf4TO9o5Xa2vI0fplqJv8F8It99oE
jURcqmc2F/SrCcdY0K5FH/ZxA7KugqxyTiuAd92ykKpvQZEVTJ82AZaB3+JV3nwmkDIQGE5kynoa
uGMt+2GGcXru07i8T+eMTKgQw9qlvkB6DS2WOhFQXqrAipQ4VXoaxCBbj/o5lpFj6OmbZHvOWIdi
SpDZZj15Z5hgPYLCMj3iCoTEm1JmGK/ubr4Xxw6yc7ptM5DMylpVzU9rPoSCHiGvA0FHew/ljYkE
+AafJW2WMD90Ml7iACxmKyASIA2QuaEKmDwk44bnX7egUOC1LY2eb+Nkp6F4CPr1zgyRXUgE2BlT
HiGWvoSVk8mY4d2IoFOhhcrXm+fGOKvfz9dba887oQVhpz00uf/tShlHnL2BtUkTKBQ21vuoE2Sk
5BzSnH/HIIy3rqyAGdyoz9rk5sLsACj2O3+1KC2/rcozmZXWeOHVQYJ+Mn0xwreC9Pq558025gpa
d7VNHaA7HTWHd8dt/zU4AOf31DW9eYPuCmOPLgobNyBHtfm5ZGucECUVq1x656p+EA3wIq5Qst65
SKVm/NoRypB41jI+Bek9sI5L4oPq/S2roCWiX7BqcWNFRoTdVDwu3uNHPrm1DPAi5cBx/JT4MuYB
Elo2xlCHV/4UMKGV2IrBmsJzvGGd18TTgZIu8aufQwB2SD9XBKIUFeFiduxAo2uIg+oRBJxaNOUl
ZmtauOrwrsZ7yIV1tUF3WSULasEqr60lnlDEVAYu3z2P0h4gUoYFIe3EZTdH2ZEgG82Bs31iLJN/
Ja/vkNvbdnZ578w7+sxSiauUxN3HTUidN8pXDcoHz3yXTIMFpkJ9pMhrOt5pjuq3a1jDrQJIlaFK
5nkVc40FA3+fmvCx7U2MiUyJy6ge5grKFhFY5EcY6bTRpFM2Vmx1uOZfLjER5TYyGnvF5T3Bfsg/
5FzUT3F5Z0oHpJlGoMftsyMHSYHEcWAWxmFgH9L9hOe86ffTlWk10KB4ZX2vOVY9EsQDaYrrvQLm
rHHZRQ6rwexydiNtgkz0Coqv3jQYHMztM5knOBDL0+2ERBAQ+AxS7pJM+AFKThXv5UHNfnIvfFqR
F7RjuQVL8T3R9TgBKX49+04OJIxIWX+rn2fx4PGmyGKti261S2gH8rOMn1w8wrCDVIonxfLPLPGl
fhgLluku5gF+h7G5PENvr4JeypvLvQOYCMyjHrSCgTyZK+G9eOh4OQvcCikd9/eTsFheYzmWlRTp
EYAWLszWaN05xEUwZRe3j888qq/6rQIPBz/sjDR8qMKUkacEdOMUI+tHPsHK46NsR0R541Q7t+Xe
40ImnLiIlOIVFvQwbIXER60N33DmKE5gTfU0Egi0MPgTR1WDGih3hQMyoKG92moOMNgQRnS2WaCb
NuYoiMuBnGV1kOJ/U42ipauGlZGz8QaejuxQE6iuGFv/AlevBM5V8PShqd3YALAsPXiIrRC2i+Jt
RwOJ02vu4GwOWWGaq+mG9GBE+D9aDrpuME5B06dDSIrKlVkc6jS1/nksprHh7uj/uIVLnbzGUZHJ
/afCT79++KTDTSFzX4oZ+qS++bgLUT/HAGA92c4frQyX5XOM9iSKdXfFdqMn4KUk+GyBufVkmsD6
JXWqCVfQpgM3eszKlRPsv18C+hxMgbWl1lTNkxg5CkSbw1no/vU9nQcIe2hVyBT4XUw1R8/UE1RN
oJMY5aO4+WGnQLBnGs9k0D9/auMJH6uDPxIL8Y18+UjRSoAVwfHGa+spQ3rANajjkKpKcycHUkme
r1rrv8G0tV/5lo6xav0VFEmwtHc0lfKN23fT4P1S3mm8BnGyvNJHed/CzRN3sQSFwR8iszW1Hoa5
JKbzal0cY7XC4cnMp8n/42D+OXm3a7fnrKtL2YahqkxF8KM2h04VX601uBYWFQysHPPUoHI4g+lM
cg1f9pt0PpQPDxsgdT6jU2yaDK/cQ0l0F92vdLSoO8llktv8XpRedK+/vGrCmY/ADqtNFrimauF8
ure6JOM15gY7A4JxQnHQCL347EV+6paUd8tMOaJZW7leL+/UhYUpiiFPlieOBqKDg7rK1qh7Mh3D
VEsK+4Vp7AhAU9wnAUapOi/uc1gBQy24eu5nTOyXogczvUOiSdGvkGcUoIJEfnThxRe4YDN7J58i
vi147gm66yzcmO/bWOZbf1wOS8UcZGGSxxObZxXxLVJGnz+CF7ZiRqwGWEbwtKYWMRMXkp08lTMy
UR47okM0BR7LiOoJqdJzBAtcFHAUBJVt3PsqQswyJ/WpJ1VVhBW72suHmvwBAsoYsGlq5ddtSLWr
C/8GIRM+BGTPgzjHib/uIkWMYie0NMjLhufLAI9lD6VNrTxBoDWhmlmh4T+nX8UJnZ4xsQDzGS5w
daYykdaDPQFtJtyom9I/z5oKZIW4Szcns4MeA6+Z9n6Bjnoc1Um7q+yZMy1NSKkGdI+b4zVGsncT
VU6+OfK6oE+aRNyP7AsWfKRdscQx+x5LzbqqHvRWlFcjaXGCDVuBFQwF/JfsQgKbZ3EKe4i2RIDy
ECRocTDbbq/ZEst8TuWnGJbj3Kn6hpNGzNOuW+x4cP+FgZQaF7fNUR6gG/5eTw50WJA1/pP84TzO
zzlQ4loA5Bdm9gxon7kcRw7dHyiUFeu+dauMRrvvgbgjJwW5jV+xuSfF7ks5XzBYgL+2JvfxSd5H
2SjG+2xmydARdx/mYugokOcyiYHoatIUXPTrx86kvUswS9ouI4bbqDqjVsGV2qifBQFxmtDPYgvH
u8QfRjaiRjvOiv1w2Vpl+bmC7gTuRKDsGixa6X1w4XQFgf+cXRlHOD34B9pjIXMhLAIko2IvQCd1
UWBmntyDOP/fdMtJpku2SLXVIjv7a/zTEMcjJpjqEpjGZFEUOOTNONh4hxDYC9smU0pSerjeenie
DdlNfnulOwsOxrG+975yR4AIPn+7KrDg801Y/IhzVC8MEvP2aQ/QlvoZR9Y+8K6p12xtad0qt1n7
qgw4dChlkNo/rZIu+a/JVxXAvR+Q3jUKyYJ5FPcgtzCWD+jUrj3FEL28bhxb/6NcDfwQzHIzZ1Gk
VYojCFjJwo+KmkoA00DCLnD48GrimuLDmDx5xH9VW6FcUOXZwOlgT4Unjsdv+4mxwWWLKm9SXj23
gK3rkHze/vnIxO0+tlTRij8J8MB3WaY9GAdOiPCiKqTeHwf0Rv8G1u4hl+OGmKgycKw0EB678OoJ
ffCF/1is0uquNgDjWSKeh2yZgHc7iMuxCknhIFhmEm3ygHRypSmmTJQwYl4oAqC2KxPkk6gOyMJg
7qUVy0A4XUhzvwJcfiIWnNT9CjmmThFLJbfYpuBVxngxYo/0MR4Wyl50kQbGIx9v3mIdoHG7gS1c
7mprCFvr6G7ZYkRBgIRjDsmzMTIyb+P1QOBoGelW++V8w+kvnV7Mi6Lh8Px15NFq3M/CvDgNa4Ip
GTfZ1AAGB1cr+GmQPEh+oNgNK1reCKklDQeOR0rIdOrnfbQXOALmVRTfokPsLetohYFiVHTbEzkA
glwXMuGRlMZFegbaxgfv6BEPjufeth7UDD/EsN4Jj5sFTjnpIwCzfxiZEx0EIXeZJePUv/Ge9y58
KbxsmO3cmSc3oxv+PjEfIjiiVHsrAvctSmjgRPNSkKXIbx7Lbh6iegYFTIVlzaftJM5sG5nZEoLm
FmkUxz9SuYlRa2TpBqCx5FP6A15cOSqZWsvWPLb1PPLCSZcltb5YUDZNkzwXTNmxfmceUaLXJcI3
LNojta2U7f39bovXOqgvLEGaGuCuzYt2GY5GeEyWh4nMwuN0hlVLYp6AhJKtJ2cVVK/cdZGABW0g
UMjaSxkiPCfG/d3Sn6VUwkmOWIJDU6/Nojgmlh0LQNiacVkl3rabIK8jwCqT7VTyQ6Ie/i2WEo1O
XYGiWbagKMW5NngfJqzWn+n5z/26z0aBHYCIrONkwMUjmYSlvZTOSgwZ/y5/cbvNzrqRUYG2msSR
jUyGSVIdk02Z4xaEf9wcavw68ati/NtgalSFfCmXUPLLa7jB1bjagrNv26RDTDyhepQ0A4iqAb1k
U1wu+kw2AtuFGCO9Rat7+ZH24LR+kGrFwsejrjwTR27dPWId1wnCBjfeGpzyHkjogu4OAadd6Bni
9fJPKtBNNgG6RsT76P6l2fU84c8+cDe7MvetUcHXFnFpF8OdpLG9PRHk9MUCPB7brX0kCntWkxC/
mBzFZ+O68O1R/rBSmaYrGu5BayGAaVH645+ehpMBt78p8o3r4MhdyTwEZgk00+kVd6WCRWqVVcAZ
hgKRTnl9qkQ/oXB9XgfYj/RhqheUduCtYHFPZkSYMfLNdCrhIhHQFT8E2AStgE7pT2JCgRjOsA44
a8M0Y8N9CvdTyiDAkNyAAA2FF+CsmAyPk7PaaouHCUjyVikfbXOkBmvpWfzHKMnvlWmd4Iy0ix9H
syPSQSADWRkoL+GbpkmPdiQAnVQlQ4eXaMO1caBiXsSS9XfEmxeMVXTKFlJd/u1SVLe8xBoRoELU
Ec/8S6f0aG2Arpg/218b1mDxZL6D/n1p8Y7jO6X4KXD8+g2mZTNvjQsbEKtocriuJl3EGL6ePeNe
CNPekCf0Hn+mE1MifEVytTkyAdlrwdCKcndIdpYBbWERRwL+n9Em14NaZhdXopDlb3cRHjMIT6ui
E4alUc2j5OxMeqQy7X2WIxhFr8ImEX+z3xbS+cyV4e39KfXn5P0Vq+6oy9ETNB3qs8//t7607tyN
VsbBLYinq0MPYUzKWdovZkZTvwm+2R5E0wUXyAi6PwXVfVd6l6La9wjqpo6fMOjqYKb7q9sBGfw+
Nv0Y3c8dGJRSKbboXJbEaiKxC+gqlVupbaFcORNp8QSktJlhxNLL0cDw8mKl277KyMerqJsKD1D2
RgmB1MGE+0vbFwx0wXL0g65LDaws2Q54Q4hBeYwqlFVdOLSsFVkd3gCRYp0VzkEKxr72bUbNJv3F
QafPX/L1ZtdZBhZCcU7C0FD8Eqbp1KTzxp1SzZKjNUO0rJAmL0R+LP9e6/xEwoaXXCBE4YxCe88R
DDZvdQa5WfupBkgQuPH5hdn/ZSbjg81LWuH0N94UlhEwICQK33kME9taoatzyEWi0XUijRt+k+EM
IgLkHs3SFl2yFG3EplS27U11dPixnX1DE+Zpgh7TuOcRES9Thgz0Yr3foSBDkkACi6qBGzVqIaaW
S4Fh1QybUjW/O6Mtevww6Glnp7s9Qj1JSy282cjOSEskEy6GNyijvzQ6NOi7ETlzSrHdsWObzMLl
0epVSuFf4KybcPYYyWKD24tMcfjA1ZXWumk+X23GrHsxJqf2Uo4IFfGUdm+NF0/5ItFk9w9d7mlj
dhD+ECCgywSl2P9t/V7mumOAHiwEWY16UOnMuj4YeG+VromxwsJGNMUIjBigHUgKjR6oCP4dps75
i612PtwEcYRH432AipjUsvZ5usF8AlSeac5nBA+ZolX5H8qJYL7TvcWJrpkh+FpGXoyBkflWHNlW
9fiv9/tuK71gmGofkeWdZ349Q9ABe7iHTPwjOYI4PtgidadVExkK+wAfs+MzNzl6pwgWZPgw+QgH
OhtwaqO9bHIZsVwOuu1y8dcKnntjUEKVogLFFgTHIIlnar0rkq0tTtN5D6SCqXJN/FFTXKxCallV
gPV/yGw8wQAHAGneJD0NBY9qJq3ogwDGhqdKCG2USiWMDEQ5KkdbgXQ9VRZNkR2T3NHpRAuX2J55
G9hFEnxB8Z0qSRk+XWVKya1VBtBIZIUbfKb9nnV5wsxD+VbYDX7ikv3iE/JkQlABmpZ0yTNiImiR
gKcb++ipxsDR0mt16BIAeNT93Qn6p65g1sTn+woaAcj7PNFlO/e5S7lTt7mmDW1nTuUBe6kANyER
/CM/xPN2jygdS24kBo9KTDDjU7o9MHsi2xG0p/9p0ac5vr0hWADRbSbL3mBm69LyUGr7B4wIeEX3
iwxtHhhebhHy7Rvygg4anbmhOhrHomuadNqNlrVpkaKJoGh5m1eQzE4PfXIt403XzLMiRBqKmu/s
J8+bWxRifSiHYZKVZSAZBxNsY4/4/KD6D+QhzMLajW7sq+xGdnVK6DIYbIpPIFTwS/n8vK2Byv9d
VjOCaFJnAYNesgLM4tpakKAIYveyWkywuJH3UUD+tCV4tf53MJ1/huXl/yZJDtlczSCsp5sQ0khE
it9O9zwTYbYRe3gMcQ8HYrF029x1X//S2LGF1x03HYtCrGahYoFW1H35YRwvwD9J9tPnc8ea7jlb
Ahq1rMrpfhukDMroq3gZhIy1gd3UK6keZTpIJfB8zjxtj/ZSObqcJ3Y0H+qww/MHCJp+l/WlS2cn
F29ml12sdqDNDK749vJA6qEa+TkZR5cHvEHKqsKNyqZWDORtRCSujAq1kDxD/nZ87sCr8YCVK9vI
riLg6IQRca/JEa5Ss2JKwxN5vIcOzi1y5kXsvL55AlFoSQluw2m+DuwzDEPKkDAD0/hKrmgnjEME
5M+uGkNPljDPtYX1HlZiMzw5ufM3cjlGNPkgd1BOWilWSibJvd3Vxf/bt+Dcq6KO1t3QOCiu1WL3
x2GXpc8iP7ifx+0R8b7+xIoJ3m+H6zeLppoV/MxbY8Mpf4HyLKm3Eac45N9Q1ZgyFSSOz1tYXI1u
WOT+qowvox9lE2j4UzY2GzkQUYgoAdDXzwtxWRX6gUV9mFOukN34YD6wRncbVaOKqRNWJ+ZrTamR
P+JkAnOzKvPC4T75EGHsQM9Z2IFmqSCOHJM1+bbQyDw26a2y05mLLcriBQpHvFh7YShy37kvZHqo
2U6Sn5TjmD4oDeP9pxiXpTSRtUINs6cUlKw6JS2gIuUMgjFPhUQhCXASt9cEUZmzyTmdImqfTZEK
81t1Qy9IUHnWanNcw12gEgZFw9MBC/TXR9rzBMaAsA0rg9dY9vaZN6IvuMFDaP+CnPPDT3GxyouN
bkVEpumUjgXZiGtYZU9OVGdBQLKR1t5VBuxogFohaokU0La9wLVHfrjqXyeklSlu9dTF84jkimqv
j3KKn6MTmeYRD/uLRQSEVjLkDlYtt4thdZdwZAU5QOS7yOd03BCEYUquYFMCjDStboi+tJLvodb0
NTC7l2vAaS71u/EdFUECXZWBHLna5HXQKkknODvPWHHc9hLelxNpiOp74IatGxXILVsx3Ok7laQW
T76h75mdIEenWUCvVUyQFtKyjWYfmWKFXRbk74sx3BmoQiPMEA8t8OI+FmFc+Y2ThIO+w8/xaiMY
PSGbNhWY/40I8zdYbH1P+i3lv/ld7LigIyAYB8d4MhyxrKcYtMpOkvMppZG02w1Nj66/0NSpfmdV
VpiEKd9x4gvIHSImwv5/yakDiLeLBJgnpowIrp6nvnkMfcIogbxYuwNhn/mD78pqBNUL7QjSeIMw
qA1pMK0mJtCiMywJ7pZl2abs7CLmkkGyavmQAV/MSAWtN6vRK5Rh96Aqh1wcJdR9pG+4zWtMXJi3
rWZprPA/ZRvRUJP93WlKHnt0adsEATsUpz3SOTTtNMTClN34gaDXVMbnTwdCODJNR1q+a/COeNYw
r/2UPZ39COIB80ZMhYUPjyqbqTN2iK/1lZUYW24W30vzSDFTs0nbj+STO+de/ODJ/WORO9riOWLL
+0LCLlVOmjpGTi8VbDn7ElT6OBEb8kg/9+aoJBnCrNHZYm/7Xay7rl+YXhJOrt9TskQW85l1ywIH
m1TM8eiErrhYZuPOjK3yHn9p8VTTQW3wxgWB3okva/iBR+zu+todXoSFrbp34fCtZrwMRou9/ncd
Kyx8JFqcH0s7UZL6GRMbUtNF22vxumcqhQGM66MkVpJBoRaTwvSCNhNMhk3sbTvher8z48cRzWL7
N44b3Jo8fNrlHVaHv3j/BY3We74sjyxffon2yAMcAW1lBEY4845gaCaSadM504H9tL8ugc1m/WVH
WYwTtxJ86/9KijJmdpsQcJ6UcAYTftU6+A73xsFqA6eBZmlzWNI9YkIhtQi+0+FRXWN4twqj2g0b
/7My13AOUu9yZ6+8l/HgxAbvNxYv54KHp7DivTYBVX3Kfj0MFaTrC/fe2k9DvJQVHcx56REc7d8Z
hJUfBV9VqgkZsJ0GvJsbkQjEQjD8ykoaL0iEFfIJ1gWOBhS18l+66bZWVpKkC+dgt9AJV7RgfpEk
Sz0+9GMbxX9+22Y2KVmJzO7A7LkRon+Z3fVbChsZdSTKAabX5KyfTeY5d8w/OBfT8ewMKW5dXY6n
Xf2ckagy40MAMfbmgQ8jfiLcXwUCR0dgkF7ydpL1NRHQxYnrf6fMEpdJuOWjBjuDB7miW8XL25cl
jndg4zJPTeq/9BZ3VA7GRJCVQ2Nyme8OrYOuw0DX2jt5ODuP1OdQIoVBE6vurCb5Mkpcg0vOaUUQ
JmuzNjmLbgBHw2cetOjkBOjHtypV39xOgRSavOQY1z1HileL/FmHDqkPSjAKoCF/r1J4WAwa4pI/
S57hBik0uZML42GQ30S/YREfD0XAiGoGpo3xcTEDMO95HLXCYQM+yxFTBLLups0HdWTaD4ZTUuPZ
UXe8YPrsnbRamunTCs/QSDzFK3JdQvoPfQbwU/3clj9sIudywL60whI8xFZsOxWNq7HMMUuilNIy
fCtEDS/JWaGIN5iCfFSBzg/m1RqoH9pu9Fk66sPwOvDDIdks2+IE+LyLuhTWSuo5txrU7AJ6IDfN
1qePUkAfNh56wl9qOI89rN5RtsRAYJsf41zQqnR8QIwV6QZLb7qgyoE9Nz9or0296apsH5Fy/Vf1
Wxc8YV1ppLs8GQIF0yvpPhgy+bXHswJTvUYske+yWVDGbMmU9q2uoDvGvQEOEnm0nvPcyl3ukvX9
V2LshS2jZdGWhe3cdsu5BBQlf//pKqZ5ToFrgd2U2VDhOsDVMmCXF/NENP0nUKH7e6w8DcaRLvx2
2FJQZNA+W+pn+P0lSgYJLrHW0Nc3q5QdKQ99qR3jGaEshttVC1Zj8sPZsFVIuqnXBGwoYWtVXf5G
qU8vg3sj6LzgIGPT5VQDLgxLLdFpxNnYnBmil+DfoByVlRsiqXuQZgOxT2AI1xhlgMSkoS5t2aO2
T2X45mej8W6+tlNP74tyklUBi3L2RxJTbVdYj3ECO4pZ3jKnP7wFdACKJm24RPJoGTpF4/qFULjv
ZSdnGoO5OUBbmTguDwWXUqkzMNMC+Z0/GYZvprUrc4b+1wy/VUJsCebiwFjxPpUqy6BS6qXGoJmD
OSYfKz3AaAn9FlHI/MdyhmHBJqZ6UPjWIpT69GKux8dUJY8kd/PXxO6STasINbN/6c8gsU/s3U4y
HPX2F2gpab1d6G/uCczhMXNDYGfroSs9NPP5Ugima7yivmGZUGfl0jcyn/AG5HBok6Xm38iMoPgb
+XA3jMkWfvYAsyqfOotlnCzHxl51y0iPK/i3Gmid3z6sjM/JZfUMwfDAhZDWQfQMQAjBeBgXAybj
ww0eVUTOmpJymOLp9pss0bpBKqrJY5krpf3E1LckuACcoTv8k+vriYmSqH0JdWDJZi78VE/FoQUN
ldoNPqxfQzIgMCtM7sALJUJ6IgJaCmKW63EeABY9PMMxXWaq/CB2RpGXNduHxOhK8KgOlPaiQUYr
Pbg4vZE+H5qmn24WGsx5Kk9BWsgjSQ5i38leD/vJ/M5glXorwBUj7uOWPGV/iMcrm+8I9Qf/DX4T
aTNVX7mIw+IlKUjoFCNMQBQ2U8tHwEZ9wuoWSRjI1uzgs8WUhfscrLKsDc/92wqRpDJb7qJpPmSk
TrBjZ145l754WlbU+uyfPeiGvodZ59UUTnpMWNBPfvn3EvTHIrpKlbfiFdnTYNbkWup+1hWEtm8g
ashNOYoEMMSpwgpYsvbqFVdvXUtX6H2TKaD64fta7Pj/rOHxMf8IAB2WDYvCwiTDjuPeEVkv37x9
Mq+6OAFTTx/zkjHUhD0+79HyGt3kudZ+ClQM+jHIRzVQ1vr5OAz4rvt2Nnpitk1DXoGHz5G3Oeo/
GQrdRz7J7laUKBKROFeO89MUMpf8+4CYMHNQkytXB7KgtxEfO5GS1HkvtHPmx1pBBCqohxoTGPYQ
bwfCcEAsmEGDl+JWWkBDYYrgasXBqwJzGlyePf+w3DkLNWI4jfIdMBmix48q5+JhBTAIZvFVizpZ
2Dc6xIGtYkz4gmVx6JH4HncbsrZ1pJF3T0jWX68g+R58pkrL3NPE6nM4aqbMLTAAKE2Ma4Fz+EGL
LrLjdSZv6Pu+Tf/JtSKWge2Plil7Ag0x2/BPgb+gF9MYCuis7UhHkLGbYYhaFHLeBBTGnTf/2W0S
r2ytmYa9iKu8X+z0bBSYud1x8dnnd/wrYgHjXsMt7dGhVr4cfLzS4jK/1I7sh8YkLuXev5Z1GLo4
Cl39RAaGcKRqtekf6X2gIoSkXR6NYSrz71eu0Jdi2eL1WO30+qFcGN0scgT82Uc7m6KywkeilX5F
WdAW1iVBKvuHZlcCL1s/MShkt+a5mtGSwDGNFZ9/njYge8+Yv/w1Qmx6zFvmUvQnhXAQlIUTfGCV
DDNmix0akTGD23BGWGFXlvWKtazPGgu5hrOLsADraT9j6zxXgFtr9UJy0VfefWHwQqVhJD6WV6Au
/H259rRZa4gcOc58kbF4Sds42Z3w2srceu2Ejjokt8VOC0OoE0nr4tiHmMqf9JsrRRgoyYOi9LT9
cGBzOClXGN2pBtaKXzFzB1N7uaEPaniyVWwcMQnyoVHu+T5JPv6ZvVGG/bc48z7WtcG8oMZCfHgM
me2xLt23U+tah8EMDaf5y+ZapW5WP0muO7/rOAS2I9HXxyPEm5pWxycVg68Krbj4gt7sBa0/zH5+
nAQWvHnZpJOu0lQqnADHrZDY7eNJ09hTCAAPJmb0ppZjsSfG0u57EdvL2Gr08hBgOMrLaFDBgPeR
AiKBAxMLjZ4Y00kVaUE6h8g03yguYN42FoSwJ+60xhiuKWakIQP3ib7CKNNleKd6JdQdr9/Uy2dB
T6VQ6EW2ccOzxxUQRGNWyqLJZsTAVYyO/JCsL5qPDnuQnvneWkQy+k8ioA+vYxQDmNdP4zyj91LI
e03C2Basgz/VP0k1fupYRU/Tvoh/9YEHS6UPSI3qF5krGxv6gXd3HJ2LFp3D7fVD9HofX2M6apZJ
bFHH5HnX3CfoGkLVkGvTReMgkabAumcqK6w8Kukk11AubGacnYg75Upm77z0kWjuSFQ/d8sz+bJ2
iskQv6UGS3ciSy2FIAJFCFAB+cjuSx6WZxIn9Xxn6X8TXxizNjgkvu+TjMLaymVUMbehIBp9onI+
NPWODXQEwsmcqBLsDF/P7Hqzm/43Rkmvb7yrJ82/HNKMQeWMJ+QofGKp2lJvP5b1QaLktCpVstYs
zAKWOYjB9XfQw3PSchSjhDTHuy7AftgfM4G6PD/u7AtV9sL51XdnI2iF6qF/fCfkrZqV8CerkFQS
MUakMYN8cVSfr5gwOtygjvmB2EzoJbBZkR0LcOajFmnfWj7kMJKbzSnlqRWEPIInruanML1oGSVs
xuQlrTl9p8jgbDa9bqnZNKbYuKcqsbH6+nbi79ZOSHoEku+dzjQzrQWOOQh4tKqgp2MA0Wre1hOi
c005CWFwKbFhw0PWEebFzGcy6Bj1VZaGqRSC/uVTeHiMeSPVySBx2KK/9ZRJrEFQc1EwG3J0S8RV
BIpTQUBYFVIRBlSbA5BEGejrgA0c6s5pWZGonZcksqngbVb+IpsA5AYIPclVnAZw5DhI5H386OMk
ZGnVe8+uVRx7UjGnsyeoQLWF1P9d3JYct+NhFnG7+BUm3daB1KfcJ9cRd8ejdUY4oAmf34V2GXbo
BxdPT+zdvEMF9Yki+mYLcUY5JR92lVdcbRx+qD1IJWcoVdACJqzpMtiVqM9L2xPEc7E4HrzFIvfO
jF4cRIfNG2lM6/LWNi4egWGM1cmeYVCdHfLingG1ofyBilaypk4Xm+z8HxW6md5EpbH1fDGCOFVg
0lDVbWcUXrNBBAA76htEWfgehckAEhyi3390nhjqXgRnWuUe8jgRdPLpdRx00fCaY/l7L0YM/fhn
heu3pI55UreUtxcDW3LA46bOq0oeSC7JfJbatHBq+tVyMQa4c5TnOXlNSaZN/JNRoyFan/jaRSsA
RjCUTW7rdbBD1qZeyQh1Dif368A2nkBIfFiwFqyrS9LC7pmwFsOGfRreB8uJidBi4Z9fY/aaSST9
KzNHFweKmnxqLSiBv28fuVpnzSH8wLQ+kkdI0W1Icv6FQ14Dq/zr9XyFb8+fpspiauPQ/BFRfs8D
AS1FRY+Vjld2zwRbnGLMWy2yJt3PddOgB0cNA0dWqmgXTzhNII1ck99HM+k4/MKdnXGmMOYg2eIq
tL+cANN17vnjStpnHqexezPmlSFUO94vKkOwpmAG418/tktCcbRyWJHyjSEfAZdKAhAhGWbjDOpd
apbjy2NpHCECZTB2HY21MCiApRlEswLKcLY4SR+pG+tMo8a2p2yt1/tdWWBp7onJBsEyPZph0xkY
D4Tklyjek//S3HUqOfL+nnkbngJhA95vUtyQtfV5Oscd3ACcdlOsXSexnKSdQjbT5xgdMh6m6lDJ
kxpgATlrrjBQmULFaYOgMrZcAa44MDvkWE4l8sM97aRpmGeJlYCR8WirSvwuxmNFUWYspQ3oCIaa
fsVhumBtFxKyRW+NDaKudXHfRSk6liyjakgrMjvS9I5Uh1FIeoBlZrdynxjwnPvCFRIKum/Ur1uU
jZd+5cjhk4vOiccSttwa+WAXZXOtT9El7hx4KyetPl8lAsOgseJt8dJ1rLzzpEYEdEYB8U5X8wYt
ijPJg6mN9pSgQPFoqje9fM77N98TdSEnInP0TxaPGk+miYRZ8RrKu6WyJwKr5iF371n9r7Ks6Zpb
GVPPDIQ+xdfmE9fhNmZ3kKzGOxInJRs2eNSNd1nSNWlzDAWapeim9n/WNvk0UZpTM52uMiSUJ/W6
ifUP4va6aq9mh8ms2lQeQhJvXk5d5ZuCjmDxtCkr/ny3ADJtv5mOvxV57d41Oz32CChlvjflpRhK
X3e8f1Kuz1DwUyGrAvu8WAxOMryd9j3kYYnNFQ5F2rIRH86Da+FKV/jMcZqyuEDFljB6uBQxbwM0
9GaKIdWUI0t2geZRtOP9t4x/yI0J6I9IZXKKZZ+bKDkPiQQKMTfz7QFZDOYONnz3FEOEnMww2tug
21vACUoVaw5QN6KtZ0vy1UX/iX4/ZpLBfSTgl2yB4gmwFO7rA9CYDd5hwKk3VNuhEv5yRv4yK+RB
ltxh9Q2opMlw6TEcaGdyPFROhBGfqMGorytnjqoIgU2rtA0h7sqn9gqS/Cz+dnYDzrD0038YkJ/q
4eM3k1f+5tVSsKIfzcdrEhKrMK+TU0hfKFmw5H2G3GFZm5NcxTC/8WLbumxaRO4pUYqq8hFxZGBg
RrsX7jNDomSR55Dp6Y8OexhEtPO8hqQaFHh9q6irusLqJ4jCaLWyrNdo6dvBVCgOpwMJxdXbW3iM
2OwZc8W1YuulESSHeBrYPLTMr5AUFW8nhWS28pN3X8hDI0dIBnA5nmXGTz2pSLPfAaKygfAHcrWZ
/MDNk3qJKNYjVqfztIlUPk+r+GNlSYhiziOoeac9GSCZb8kcKfgwcmkMTzCieHz7nvOTL2Qng3Mg
2NaG/5tdQj5Z9TZv0PN6/jjy0T7ETemVsTRoWBOxjddD68nrLmyxJsBKd0IbjQHvZH7whZsUOnCJ
ptWWQz1XbrECWyzdXNvPgy/hSSJGS/BSc8esErVFmSpC/4gHt8QNygugn7EngBeis8/SUHG3I+HA
Xms1qzhNqV8WZRpwptXpgQu+W45Pv3Ha21UxXXotBhdGOODXhOxMZA/7Y7TgHEj5L23RVbbuxW4F
riHwLXl0RbKgvUO4FKURVjoIu4gTgMQ8K230ORbDbx8WQEy+PrkiMEuz+IsycMwfNqqz4TywchBB
sNlRqF/weUNLN5ZW33lDCFsd6FmN9jgqp01p+JecnLkRGPgQbPcoilk2GJjd76r1i44mXTvTvKUN
CeqR3/G97QTfwuTRp5zRIfqfgPvqINxSNnimmzI/DJWf1SNZEdjxPjmMGrcakUYhe+2yCxxaBy6n
L0PSA7vbRDf1BrxmhazgAw9jZAmP0Y6j5Dr0No9tBHuUlaPYPY1O2YfL/9sfxFTKu0hehkwV332X
mA2swKA9RloFcJFj2vwbfhcvem9+2JG29FfCmGMWk/b1FJy//0vtj4xWLsGCx0tN3utYcU/d7yVB
q9L+LmQIO/f9h9jUfnkfnyxJSFjOU97qOj7ZJzaSUoBDYjyzd9sK4j8gXvscJpuM5rwsCX7NNPBI
Z2DM6JzPuxSNDu2HPXwSIJ6w14+CIVIamZemdmQmXdJn/ithZKIiRxZq4DYevKhU0pz9j1uGWTaU
NBQi1GLQrdVZHazPQbw0L5UJgC4cNQGN/SwO9O5rBxePWw9s6QXAbrKxPmg9wUAvT0oFjanuEB8/
U5oe8Sul06IivcBHo5fvxNn6Da5eSqpx7WNV+LhYOxK13fT1KCKFM2NLW2HbvYix94MieVhNzX6j
zUHuGZz7+T8/ij39Iy8KotbI1XesptxnlfdNvHXx6XAecHDs8dkhTY2eE4tzh0jJy/K+abxi7GGX
QZ2yNaMlnvSmPvPrZbEx76RsWZXtplfnyU7pFt6QZNTOWme/9ChOHrz61y7mtQDbcJ/3YEJ2VTC1
MWw46ofIbPoHEwI6nec3hgU26/6MBeQgbYnAPaVahdU3XrRYEExaFlbjX+zCLt/+DRWl4IOWuUug
YjmpV67zHxPbYN4r3pG8i1S4gLwskA9EEmzgOttHAvss5/SI0WALQmopzg4kFd8n2808gT+pWcH/
i+3BrHhhNkey8bTnoknRMaCgX5lO4r1AohGOwRb3CRpjzjsMTmCfjMY2SQ58NjoyJkZmKU+Jcsym
U2LfXVcKfSadbilr++XGBqpnYGO7Dpb4Mn7ZI4sbcvc0CfksS2qkKzQoOhW0zFCroqkH+DwWOKcy
myoPuRbENY50iG6PI/OFsNCOb31bdavf+Tw6AGDitntK8NtjggFdmxfFQRTQB9N1A1O426ICfXRn
dZCyHzOH7/eKiH6x/sEcJ677j+KYGw1DuCBF/GjmdudLlXwg4rYHRaxa7h4JL26eT7FweTH6mRV1
ftmXoNnbEYmzj+QwWa02Jc55wo8z0ZiTAiDbZU6hzzkplA5kTOqpjOOdlRS3mfPCqDi9eoHWvTN3
Bu30twczrZgaF4Jbam7f07zW18HFPi6WZIoVd6OHVgyHdvXaY/E0nvyreJ6A2FsskXBa8vRZ92vz
4BYsAEqPoj3Iv2APmbuoYyM2aZAqq7JNVZUeGOPsIiiP4GvdTOiWCpUNLcI4NfKzdIpv6yfXbTRH
meYJQtNc3tQd1KZAF/epPCN+7aSyU7Hh59BShZvlaYNKHcCvMZIfVyPbOU0S+1cnQJDRc7bCirye
pNKr0oP2hvzdc/yKug9DpZYeCPf4GDye8cll2bSbq/rz2kWBRhgQz+qoLgxPsffOQWL06ZjhQxNt
NOBGwk618+GDVeyzvduEMMm/yQvyHW6QfMzOQjfV2tuaze2Rh0t5LtgjtfAzz8GMS1aVlZpRaFoL
I3KrhaQfwOYUgu6VULa0TuIlvcQN6PbHJcYIKaxTjajQw/LQiYsJ+jC1UxwbCtVgGWP5tBF1ZgG8
DXufKWbFFGECp2aoZasVz3yi9EVrcEMYBR/AOiaboxHrPiXWC35grvmERDqDR3QHyy+J1GYeIB1+
VEfh102RJi0A476LlfLrPUmS0j/J/1U7w7Pb9Qn8OXQ+7mRrd3P76ITEwCyr0E5cHeu2f7LCnE0r
JetSzpJqhq2XGaRb/d9E49ppFQL/FF8Q51HEKrH+Cmfy2SmXdqYuEqNckbxzaqUMJkzJJ6JM5QXT
rBKzXXt5gGwVdYqXOILlZE+/dKyHOIqXV0ySXDbZEpflLJcXU1zGImW2fRjrn5ZbT0Li7yhTV418
1Xn7LoRy7ZIeMV9QuLl6kxd+Uxqz3l78+MlpEHN1wO2nMQ12HDRyRuffmveHQghinTM+AqxnRd2x
YmSqZY8as5Ngg536rFEm2XVzwsEsfytyKJZwnFylVaaTPiN2bD30Gt285TlZ5q1nic3Brc4RnTPT
NhsN52JW5a/B9mKpMD7xCoOYYKMpGole/WeiHBvcftRZs9K2CbInRtEwdCgBPp08K7/DdiaAcDrk
ndPuPBAues1hwXV0fQPVm0UmX3GaDRa+KXGwMq9+zYC6BjG4fl39AGA5fqyrgB62Wsu/mEt4uZg5
KfW9WOjszKCKhg6LTnLWod9eVeJ+1wxgYv4aIYSMDGGIEqz+pN5HU1/cZ0+ttSq5t+1HF2OkatI5
xCJ1bZ3aZLlgvdPgPgKMcQ8sytqgwT8TChQwkHlMI8k/AgJrvGkOTlepg/n8Q+Vcl5czgbKr1nam
zINXMIEkfTr8siTi8Nv6CyEfiuTg1R2QCmCqstEq6FCd/AHT5dDAbR3zzAO1MVbf2t5fP6FXqRcI
ufC4ZchZdcP+lDP1KL2r3NhPXbAJej1qVNdA/1OIISSl8hj4uFVzKIRIsGwn3w+1MXgsmAHIQPu9
9u+pAmKyZ7oTAGNT3E+Egc57lRGOADFuiD6rUX0tt2qF3dqBACzrE2eqr/A70I4EVDMJAiHOWm4E
swdJZ1+TNSCTso8m+n6I/20+FbdV2nCXl2xRL/1Mt6Q0xfDBVdYc8UEvCqIrlwgDBVgsDtSp/u4o
FAymUANgkiBEtzKJsEnIz7wdGtWCqJvRpHz22JjT2qmWV9nDAtRohIOfpvVRipZ+FpUyHdKzZW+1
gED9hFbkZ8tEuML9nfyajgh8JGc09QdHOFXeewT16R2OHRyUsXsJtdfcQG9OZ7wcCpzOQe3xYcB5
qMEEWVuGsA4ufdDXMYmSJ3nbESAlkGElbJyJnMflvL6KtPnvfFgtb4656huBZYQDv1WQ9Um0kp/T
x9X80CKkBH13jSqwsrZ8kKlJ+UGByicOA5lQgsYKxoo0aQoe2oFf+PIzCG48vVlOsIgY4+TuWLv6
4l1jE8oqKOs3qaqZZS7kiPUJyYM4+ils2KwClHONbxeId4svki8gafILsKgw70QZM0eXdbZBMfYk
gRxyqpHta1eOR6gxaCQB77lV1Gnldc6q3C09DaYYSOEN1u3fxqetgVu7yKoJ/OphcjqnW2rTw9H1
CNdupT2LYeY66tr4LvWSdG3poVksdL57ZPcazVpUpLvI0IEhnLhQyE/YgbZj8B/gtTt6y4R4KXa2
wup5tIZUdH6puHmPMO/ag3LRNupr4gaLe/mnzXT9r9dEgZ2tm8ATD8Duqs91XJe/XzlBhjaiCyd0
VZnF98u0HLICukz4EvppxlskiyloavbpKOzC3Yc/qxmp+/ae3yYhRNVf7GbUjQe8nC7fCl5gvWg1
AriuMFHZ8g/Ii7GItZnF994mn2XW9pXnmrV9Eqf20WsrDp5AGh/w+2wlQm8SmmBfJsuF7Igzmd+K
FAaqqlmwEdo2PwQx1BOFeWB53HiyYPu8hCeYLsYkgUUpUBEjDmQ6aXc04W/70cfQXbo+guWC1QLo
Xpwa8R03thaovN+C68BJxM/4HJL9YH7FD6vmv3TCbeDJ3zUsp3qyX0HlP8S4mOc4tHHcGTpeDQzT
f9AteDzFFI6f+JcmvFgMBrcs8lyAxhWF4Maipj2JBYMqn5pvDFyDNSrk+qgK4F6YH17H+fCBInXN
8GZDJjE22NBWFxV8Xj1kXbpwYSCaNYy99K1lFVZgIgJRvcLbmwmQxMrBUFIh7pvHMZQnEd8vkzDp
oaJT274WSV4z8MPyogBYDK19xVgqoHyDd8ahCHzqjO9x73eaMg6V7jzb+enrRXvyhWVe8S4DIb/J
W8WZAEMvutjIDalGrQKUwAOszrBk//Obc0WTnDeQskbo01NIt0/iEEE/VabRmTjJTiG7K4totlye
auX2wRpj+IPjghED6ma0+c0TVXM+x9xJqwBu7f/aQlmowRi3sj9FxJAMJV3V5QgiKW81XsEtJRbN
lQvHVBA762jJnI1tRgKoXfFTFdAdXddbyNx/UfbnXv1XWIvUagdgPcEjW+TTOQgr0eI+eV42OKQN
4l6x+9O9nbxE6laUh5mvjyCjKOr1hjJvzR+zx3lTRIov2uhkJnT5XaZ5ubLrvra76gsiIM93O1Et
m0UFz7Twx6T2TshKF0KVPL37EavO4LWAFT1P//FiCy0a2zc+DbFSd6DBasDi1+7nMpx3QgL2To/K
5eUgTgOwQUU5wrkg7f0Jz+BeQc4+WYWnhig+/90Rs2TCnMTC4PpOpvOapFabx42NkF5R3acTJN4m
LneIrWU020r1hty+11UcbbpwuSV+9q6naC0/JajNYayE46DEfV9G+PpgYvTg1VoSMlksDAXFzzQ3
C2Fq+3W7ZbRityjxqwqVLQpeTJX6siNVH3dSpn6gNYYkIB8oCP0/gi8WCObGJ8HZTwSzqNGoXtwk
HINzhU05gpJn65+zs4TtOrU0qwpWpooGDK8mif91uFLsiMXgvqNkXgay29rYXTuEN6mJQPqiKmOL
Ak4qoz/XHRiIDNaFRz+euZa5zpSWYxR1eI/XKrJuxRDYFh9jzPAteOEKGZxCOWH4uG+GiGA0Dq/c
BY9lzgbbnEl5a1EpF6HWXuyLR2BrcBKh7V2D+0I1QD2G3dqtJks6BU/YZfzrx1pX7I55U5kur1DQ
ap0m54TmqsLyxDc769hqIdAssfo02mUmlwQDtTr6ZUrhcuO/tyuT406VUNbtjaDi4RfelxkNaTs2
0CPrHLSlvWDdRtvYCz0GxW07C5t8leK1TjRLOyf99d4UlLKQPXGQ2SErTBCLmOmYip62TurJ5zm0
SKypMi8PHYwalvxp/TQbjN8PeJkjAecTVvd9rDlyBl0hpcpO3FkHqRrIyFtpbKYloN83toYNSC1W
3dGk8TvmsQZWaq54neniAPJqntLeKaAlJ8Fvxdeo82/x/IzYwrYeozBzeT1w8okmEfdSNT8ddKB/
jWdTP9ehx/gmdWIAdPaxzzCOOSdHys5RG/damipsuFr6M0K7Ix7iO5JnFPNX7qNt5bxhTZRhXT7m
ty4Uxh1QS5+1S4gr4j1XnWn6J/IH/xdPHNFrHSqQOGRDli5KqrW48KRBGtlxT3L+28c/zItR2Wiu
sMezp0aqBnjHumnCCVlteXfpoo06mJ8LkMyjMNTC4xgcDQIHOUnTK5HTXOlUWsghFnC0Tu+5bEKS
yStKS2OwAB/1kylsxQE7c7pvjbZri1k70GwwGZALdRBNCNRsRhgAGYHmIFwyf9JWiA2Uk2qHVDBX
ueBQXWPHs4AOcD4Uvh+SiH5EV4T7nCJf7sdP/WQHbn3rPYRMIGSybzJpHtyPZSW5ukKs+GJMExjP
yEqd5FJy0otYnV/Gqdr4qfddcNNzA751AcMCeosVCB8A/VnlQbv/cAuqKIip7BJfINDH2tNkn4UV
+W5IqIe6LIODM/EUpB0b7THdpJiFWL7xA6JLNhG5JYUts/IYv6R2N5bAR6WWZGvRzsw4M7PIBn/z
hxTitl7k223OHpPrr+q7ATmuPugDDtSKQpjdLXXqqG2VIWHKH/bGUJcNw6CjxGd+E03e90fIcUd8
VK8LRxHiItLtK014DwiZWxfNA7KMR11c8QyC1JSsYrLm3natuDnH19j6RgJ23Z38b56rTiKREHuN
MJVBgfbwNSWZsqeQsq08MeSbh14yubYEO0C+IAagHtj3UKgZY7pdphJy8cH9dKztH9x9fXMA9n3G
hmASk+3RNiafDWHUP5d4tZ1ld0hDWuqcWPbIUD55rH7KTk3Ttah3zDq5hGr2MJdaxvtIn7c6WeRo
en/BGiGHHCN5xtJSuGMLe1qsg0yJfHRMBqIeFbqxd4lGRXllZaVNKKTiA7ICl9Lai4nBvjDhf5rr
/5zlk/PglbwWYgoIoOI+IlVO3ZI8N7o6Y1WC+SWtrJvwDfj2Pk/yHo8e9kKZNiX0gG+c3sqLUXtp
fU3W/uQWFIIFYCSwprojstpD+AkrwqduhZQ8/6gL7+P9q/CY+HRFp79piOiz2cNCgqcPLj+YCfGQ
C5NmEdx3oLp7t4rx1f+DlTpMPnaiYzvKrIICVjPC6JfnVt1h5JS9cdNhM09cf19U1Ti05dWhyRwn
E4W5KGa29ucqqVgEbVynhyM1a39js7Ji36im+YgnZG/Z2uv6duqMBTQJvhzov5+c7r4x9OQwmwtj
52BZQ/f0OTkp58CN0BS+edKLhQYvBkmFIh6S/e1Bpnotu1rx04kLsWx0rgFlgQvEQNKVpiUuaPTV
jghf4QRdlwXtOCXTRvJ31nn+JEpZ/9r5Fz02qG/mJCGGQFsV4ufnqgQe8/Y6I5IhaChR0fnuAsE3
1uzPkM2KEWi2+gaeKU6faAN/Fcj9Yw8iFoUXcOHyuzt9jmrKgJzj0UuCXH9H97g2yCQ+hC5ZRqMc
NR2T/Yn2p3a0KAP7AfBLa6Lj7B4lptJ3wyvzZuzgLmf8c/1Xc23uZsPLsq5u7Obg9A6uU9g1CXJm
4srgfhalYJWLI94fpA+r+67ts3qrVxhldBXmo5yyezlwnhQ3idfs3/4/KhRWbgydP2Kww/7qeSam
v+SXu1CjGNwv3JUdDnzm+jQ7l868iWOujJrEBTnnSt1sor8+cHLcCTephxzFfl9IVOnCbNqm8gRa
7NmI4COhVRLWBB4z97apDaQ4WLxDufUL03U0VunLY7E/aqpES6W1g2DTigq++t3iMGLoPUgtkeNS
lslWPCFjyWuVVDn5vBdq9Z6RslYHFvj8Jh8UWBtY7Qq5g3VXfEzR0rpTIcdRhuR7+pHWKOcf7HeI
SoUVU+bedNAXwAV6ByoG3Zrmaq6fjWohfzu1fzPFQDoPqWCza/BeT5GkrjxTRAsQIdkNtIjGx450
mN4OoXlIfwkKvI/YyRiUKgh6WK3Db4Srr2mqkKyte6vuJGw/MlOSSj3hq6Jaku65fdcRkmTTAJyD
glk4BZfc7A5e9PwsrJNncXUhTb19hi0MF/JTjy3S+SBO0C00PcS76b2h9xl6aW3VWI8qVfqdLEjm
zCikCBK8tztUwplT+95M+U5GYrwYSqYWq0ivv9HyM77YPeOmZko6QxPu/yOuikuhNESm7s87e/PM
Qg7A1f7it6YLh52ZFRHZWN3ssmyhPFO6+0YVs5HM/mag4Kx6n7nWVFA2bhM7TzxqFQAvFyu5y3m5
5D3dw/pBucNseYqFuWuvQTrUIgTQ+m0r6zyLp4R7Z7vbLH6mX77WZ/aRCXqpUgMCQtnpfIMubs+I
ddWrfiS7D0Io2j6oZcnNsKtVf4UFBD5/wosWVI4iB1GBUKMtd+rl5WUPtYpO+QxoFOdyw+z2ArC6
ISZGELgmgSdfAbqjs9/JToWS0V9Db9ZT0zBoNdMb3X8J0DrcDQbelMrMkBnchne/6fBBp+TUY26S
1seTS2VYf3CwYtARuJJDY1w1csNPfv8GpNkCECPosgNaGpq9/vCgeOd8CkNx3vbOJlqki07ANDRU
ZoHtCJsb+f+51rXXmZE4aUUzeWylh83JbIY4coNxFdZ7P7BZ5lyCIQDLmNsuZmyyEBxW1CvXUGEV
1CDgdAGxrVC1XFbCCUQ3MXC/u3wo70D0gCLFVbwbQhBIdBAsVCSAESLb/6HkjqIoJZj+GlNKpQJ/
x3ZtWbNhQE2j6VqTkG4qpmVS22ysmX8MprmZmgQ+L4QzUH6Zy+r2WxpFtts9ZvWyaKx64xt+B4MC
wNnJ3JsC7J+3eU6atUUqCUDA5i9Y/QBXUttcxcoKpjCyQeACOzK3ZcJpC5APOhH9WUty0d9cdH52
K6UO+2gwv0Pt8o653wekjdPO4otlHuWgbyOuuKTzi+WMulKuxQPDKZsi6Avk2X1C0q6r6kzziC0W
xHCZoGgWYWvw8egyddgK9Cob/E/qjpJi1OjFGORxFu4MFHu28IDs8HaGMWfPtmkiLm5sy+QePzmk
uOeBBiPDJyuNuuAialNENnTKWyx0zYDCEby1NWmEjXC+HaYQDB9sJgBoP7y1TczNO0vPLwvzdpx1
HKaYle+bB82r0ljMJQBbAgOQdRC57UqamFdd1Du4IuUB3Guw6tyvoAnSIjOC7u7OHqh9p8YP82dW
iUljsarFax+oEgr9VI1U7Mdj6DhuRKoQurt16kKXmyZLQKEGQuDQPxclui7KeM/aeohMvPhjQKKA
16u1eNVvGfhgb4EhVm19TGRCslIqKlwAfbD205DF/y8LN0Br3Jr+KFSXdYBcukGg+v1vzi37dW3J
WuZUZcKMy59u4L2CofqzenW9wq36xluwqYRI7X5V541ypnfYqNcNJrEmP6KjTFPG5phvJVwmx+Nu
4QbpSfv9XRPUbexv8FaTjvl6ANn1BG2dXggLEPaDY4OE8kVxP8KFpVpP7wqM1H//BA+X4efuzVYN
ZY6UMKt4dffh3Ffse8nkffK3XhCHHZrKtDETFg1PAvSnpufWda5uqTSJMpqZ+Ir+bfFQMdIgYJTT
ZDmQmQ3o5E21y03SQhfQKx3EUeijqhEzOVSb0U8XgoyZS/Wb0TBxYramDfaRfG9JwxrDhaimtH8N
B03p9UakJR4mzZmOKdsm1JWIjcCRnb+UHYPGKfctHHFihUjVrm1QzfYiH0VYXnD3QCovtlmMNkj+
GADibhCBYVkn3f6F4zm3Y39eiyhr5+rKDebdYERRLQ7QywHze6eGsPI15bzcpjFbu57JXrhm7XtG
HTV0omLv7HHpJXll5BBh5oo6HSLQlk1sXsKUTiTzbb5y1I4iE3WnB8Mt8yJfZroXJtqu52o9gIsW
ZB9mIq6FIu11qw4tdRoUkIOA/BdXiqRwy0lWLB/uJZIyk8IdUESrejMijjnwNDQWYsDwFEcJrThd
7ct6fejca05jKLoyITBYgn0UBUHD0qYdfsfSe5XgZja7hjAid8uIyNcSEDI/H9eJLEI8q7hSyFwx
9cmrJeE8cfAu614NzNS1fQMEaOCYhXMT/sTSwMO4y/ZUvPgicJ/alnYKWYlhPjzl1je7F45R+RAl
B73uiF4WzsulTWfglafqNkpFjgXFcIIPY0wRpqBszOv8qLWbzFphnRN+XAjBeeZqPN/y6X3bkNS/
ykCaM6Ing0kFXEvcn0kh9pvpNjS5yMe2XZlIWzHMn1Jk9RX6kW+Wxb6Gyy+6aclSh/BkXFCwKHOM
Fvd97RadS3uHmrdiVI/ALY+wL13TBmclU7mWAB+aR1+XoRi2J3nxdDG6QHS8wnl3DQsRdJwknLoT
48KFF+OYurKp+MkElGjda2lrE5xjE0JNveas5U7pLbO8zLlW8gIKEBXiT8a/Bba5QITgtgxSBEWs
pIqZgnCrlsC489Rlv+HqCW1p0MzI+LB5Qr1/oWKZjN0G0Bnz85WkJNphWUv34DHhyBBoc2mzI/iw
tChfrpP5TSblY2Iq4t2pEMhxbtGARlOehUxQZgwXRREp0nGE7Prz3PxJmpDZv+gAtIS6ysW/5bQ2
vRkjxIFYqXCGwDf3lD1jFAJhAqn9gfudFNKMXLpSMchicMmBVS//4VE+M72+t3lZe248Zrnxqu4N
7hC0vaeiMTKJqOU5BjfbqGp9mSBk+sfo9jloRZeIT4XNGOOl8/qFwU3Cff5wkfS2j4L0gvhjbEZq
lXWGOBSrWZDLOrcuiSoWyu27sqzFHKeugbvXWbEI6BQQr9Zike6/JAcXkzq9w4PvZS8bjXiJtN2s
1474VnBYy68kX0zbSWLKeZjcxEUXv0t6SIOAxIV+88vRCVvw52zfbU+HbqAZgec06ofL0T+j/Xvq
a5CeeBW1etiqHYpPGWCOiL7oxistMsrcuLfQhNCQhn94z/uT/P7HwczT5EBkUUEfn9Y7To1y7tbD
STQkHQANCL6+vPneiHefKc/TYUbeqVl9sYIqj0A9K+Ehh/Nm8bgNT0Ucjyu990dR/D4aT5FlRbYU
/qmE46pgmyveGRdbnxfw8Jki559/vsobOi7VD8wxIiSPYuagcX74A3Xc6UhDd6GwPWgHkwE8IGwf
cWvQe+CtNeUYLbgcmpCq2mihsU9Gr8hfggy5E6mBOL0vmdPc2gVfha1KEF/bXx+RkAgpgUepLCas
TjtibqqPf0v0jYobSlB0hAqTTul3nU8KRnffXNcgnvoyEdh6BVEZrt+TQT0aY21kcFxbC+HtYAxt
LeXWi3Aie9nB86yXtAWtLD6CMt7Nkp6kNIjjEq2Xmy7sedX3Y+dnFMqq/lI5qk+wfXbs4yPzA6Yd
6Wb2IS78Vep4rfhe/Up2ZWiDG6Iqq9P5JpiWXAKPANtL3nn830XlpIad0DNWT6XsJ1GCsEDyUMRo
zovg5r/1Q2Z/7popETovTE9tgtnnE09Ue8+e4MxR1+wPpFj8n1LbMfn6eGxmUOwjZo1Il+zMp5xL
XvTP3+EELCOgtL3SrSZzOOTJLg3rwiUXANBCFMqZ4d0wFVxo+prfd7pJp/zWHqK7uN3/Fa+e6OaZ
a9y5kJW3bGH15hYXk2PDhw7M/jxQeQLkAYlwTVbrv5tcCtF+WrII6YoltAICm77AJKAiTdxxwzMg
HUnDn9NMKmoN5o/MNvof1PnKMy+d+FeeYNsGSGGAP6EZTX0swli8llKHxXNS+4Q2JCNlTqP8dxv0
r44P8QJBdY9J5K/sowus1DcZ+VX9BZ1Fk5bwUrQXYb9KWZInJZ+deFWc256YvQ44Er4TsfRHooKq
KV5gZ4wNgjbN6u+1Qa9O9LxJQdQMTnHcjwpnqu/ttgkLjqfGD7qvNR5WMyfN9djA7NclS/T8gP9w
EQO1vRaz9YWqoAvIlYmPtz66DtrySNJL1LdVZ1/wN3rD8nVfQ5hOrBuqKo/JB18xs3bRA/0hmiG6
9rwuS44lwfvrMQzB7ianlHL8kN2PKy+e6YNDfv71MsaoZglfSM01bWK/pSlMAPul59X2DNkdan8r
GI8gFmWinza02jr7q+TFG+fEiV4MatmqKBXtbnTWsZDEyeAakpekjAv1KYYU4q7QrRXdh9wkdAeV
LQd0RDQeWERQqKVdKXDc5Y3Aa6n012ccHYQKUH2KTAxw4QvwP2BHSabdc4WuTD5L1C2vDUiTZVKs
Hncsw66yVXM9js1NNhbcIk+3kSLAecRF7x6wdkg3zg9f8Y0iW/V30QymEXtygf6XHfb8A1Uqljo7
uNs3EAK+SXQ2W4WnE5/em8p019M01RUEj4LMIxZgqitEQqtk5dFReXGDgnyhj3QzTSijzm7gofXe
bBk/2jwJcKjsFt/Mr0VrH5h+t114iDPajK/Yro5ff+8k5GQpNKTTYzJ2THrJpa77jR6MNwIRTaPW
MTN5+W17UG7m0x04Kdm7E0PFozeqZjd+Lew3fSw3pCy/EyeBiuQqsuYovOQ34cfcJ+jkSgxdfqr+
mIhOT3cN9BBJSxi3ZK6xizIYH0QbZAvVBQO3JtU+lG+SPHfsgQoEJfrpM37NzgRdx5tmFZWoAw3U
EqT6GkEZ7E6uvF61r4oCIOfoxLS4v1jUwwaEkPxNgzzfQCGiMoW4Wmhjs2ea3ny6FgBsGiXXMSlM
GKUTccp84Dyaxzu8z11WkqhkczHGyB0Bmdh+XdHraMklFUnxHtK5lUQeGKpmDBvwtoux92hljhBM
K2Gt8D8ToYOeb5WjVri9IxCmachcKCm+ay97gvRnHVqFgUfvaVgl56RkIELfQR5S8uZBRJznmoAu
8BKNpMGic9BF4rpi+QTAe50JWsIRhGgnvDNdZI6qAmVjDhNu7+I0+N/aR4cUTsWz2Rne/2Ijkkk5
Nq9YwsyA/gOFk1XrwAgb5TnqnOEdTfMuvVoGY+/7GkXCldU5Z/Erb5MvfD/gV9m+tEtkuXPndIxB
Q8azxYZwTj6sm61B9ssC6skJDkUHZVCr4GElmP9+zlQp/6LPOCJoWUEet3SwEbLFv7jyqjUG+V1h
vTN2FzI97o4FEVM2oExvfaulLsXVJ4mxRUqFMJ3r3nij9ahYUW+xbWyabrvZwG2aDJYrU3sHieVc
hC8I9O8MxwOW061bVYu9FuSQI14Ax+f26rIZgHuC/FopDHLdVu27OQIgXTHs9+GFNknWb92wDKHY
fU2JaXUk9h0m+WCP4JUZxXgybm+/iSx6IzPQxVS8FwanV5qp2qzgD5JIxhdk5Ic4izRH/U3pdIor
UKSzRMIC1kqvMq9gleINOO0d4FBAErydVak8hg8xIHChkJINcMJI03kS3JkQEEjMbALk1dNzpvCu
Rd39tNWmV+XN0c2VKsngFMSvkFwdW3RplzIG/pX6kh9XJdsObPwHYA7VHm4sriqVpkhNCFe9XdFU
86XEcN+DIKmqcY4iKr1KpRLJNFzUvoXjyWiFi0AAIuZQ0UWIBY89Hxr6Cae3frSIB6ll6TyesUGr
EUQMRvbR4eT5QRqTFEjPdP9Id889YtPfzBVRJeJ1UZDPKCFzkrTdTWeXrc/sU5WDqka8iUY1w6VA
kSJVCjmdqLsAl6NHElr8qInW6zR9mBSTaqdHBvqwa4QZNHA1XCbamocktI5ypSaffGcZ1IqXhM0O
33e7WTjnaTEcbNaktY2/q9aFMf/+4NctHJg88GR79yMlShN6sz2Yo/yokc2OwJXRVoBYqbAmNgxj
o3fJNQ1cv65oU8xXb5HoEI5r1J2Ls09NV6SRNwCnkSstL7lJmMaaRr9IQgppyc9ygTySp2SqSfLU
CMX2+WRgFnHmJoAByPtvsi/CPlxLhsXljtshULVU17QUOdEnZpF7XFKMSLHaYrUThQdOKkX/N1dh
4wHi5BHXsCf6FfxTnHvfhgjKYyNumtD+qhYxoBKSajboHhvr7TXEX11M4haSNv3Y1ZeRmCW6WJlX
auYN+WAJIJ9M0LAOS5o4toCCYp4B4mjsmuNk7BeyPtHA7Y6XO88pTZ11FuH8nyfDLhvpIuKphVRj
FY90jQyKEK2OLDYeGGBXtfG4cHJPQAQcj740cAtb1kbT8YYQrtBeJHyTD+UtuOdo99afSkaY+F/Y
Sn0mp4zNXCtLWJk4x4MzD0L/2Tv1PblsWlGbqD5aNiFxMNXgSXdoDkhTtd8XjAUcmbt+f4LIN5la
TBdsx0SSgxQ7+9n2xwmdAWXc+MWi+FhX26dRlsHQDVvZBfZJYBaFOJ41dpWF03YULCzDQ8Yo/z8J
4oCmyB7+skVaW1Cpko6UVQ6sfPAMYAeJFY7s66//NuQYQdNaZtpEzHQX4slcbwenpV98l7eE5KeO
l0gOjyj1d/hQLSoKSEz0YwKhQmls+UvDwnB19cZVKO2LmRp8V7oh+p3SJyUsNUXSiDXVhdxq2YiS
M4LHu2vXRAfKHve4mAChvmwIt/YxaKrDNTygitF+kH+9vZAl4eHblPH4f5/sFMABNhRRaPqFLhn5
oU2KP7NOFejMNctZ8zyrq3zvK+KOrSximVSWovFtY8nssIhbacVHs1gk8wOYb0PF9n9ca9GWJezL
lR1tmbuIuBVvtAlhsw+hO1KEYPI76RB3WAKYlBLWYDPA7U5CdnDCv7xHi7oqTH/ZxuECPNQtWhRE
tlyf+pPbSEpXlzTsJf4a+YZE6Pv5bObuMjF6iW0B/WuE++Vvkw4zc0Q2eVGMGoYTID+a/nUJdLvT
msamPNSYf+g5HDHvHtGrGQk9PXkdZLjw8GS8OKL4ZvcwwRXidZTeNR57vn4vuQUTng8/KZpiM6In
6d5s6IhExsp5h7MDC6FIoQ3sV9lyg7LBTiX0gyzuiDZ/BSwozkH1644AbVgYYu19yrNaojN1hYlR
I8Kr5pMal32/RZLguEHbRaaLsVkWA1rWBz9tXyLCgmgsnFUqh1kcTN0uDbpb6nVbzmqNobKaABcc
ZjD/OCKbNepN1JzuJJpdtjarvYFImSBkAWfvvSFoFcreWl8RyWQdG8EZrDEDWQHYfOBjU6raRjbg
VvpurCjFX9iKs9Z2rQ++/EFCslSZLF5k06BXvgEzGP9DKvkLTAB2473ImzMLozj6kevbWXlNAJOF
mLTGLXdF8kNgoegD0Mw7ffbUZNjSS/Ri39m7g6vrtPzsBQGqRlFkCc41m5S8hBWFx05A+L3hdQfc
hjjBicolZfT9n/J2pAVGNcapJi9y2cGYFYDRPMRQNd16VWZ13GfnHXXcaygC6oCr1ih5ChsOPxwk
cZHo2Sw6psRjUg/dI1Y9JuifF3Kwcxhfv0AF1qBgQggbUmNTu25rIU96XOpBHULmZYZ3seR8JE9A
t4fC9yBJ12ck6BEP0hUyY6YVayxEEFHakMTWlR4J5NPal3VxYzHAjLsPHYxXu1DQrB86PrvHhJ0s
cG5iiQW/tXkx0O6EGGmC2al4vyX08dy0AlsePevPXrqb4uihzcZni7nqOLribUcgGIGLtYx+mguD
NmfTyCMtBxOsqqBV1OWnjZZ1/VnZpen7lsuhx0GXdRvLC1fZpApUkc1CXIv/tiA3w/MpnCnCjfn2
lO/PWE8kmZrhH0b9i514pWfN5ifaL/8XIjYuL9i4RWEcf6lj1SfAV+MAMZuo19e6z7rhb73f51Pt
QVO7Cz6MKeKU9O5VERyvqr/zIxptnY+H2ibddus0Tf42AG3ORT2JH+GRKm14exxs0Gyxhjb64er/
WJcmZVjZ77553Aavwdr17zYz9ANzS54E8RHXob07D9d1jDhoBBkRNFCkaIB43mURVtLIAp60PxSb
ON8o7EFtHGWdxPqlzW8SAM5Py9Xryfq5cvu9/u61XL+i/Tgk/cyooGTRWHweYQeFdvdinoNg8166
xWUatbVvOD7AhV3eKLX6bkXLr+u26ckgMwYYiGWyHOENh0J7NZGVyvhGkXf2O7vjBgQWelYFttro
yiN1q+0M36sZ3raqbqa7utvMrYqoKxrUCrrNQwdEDbJ13UKeCKnz4mBlwcJzlAqGxw209R0aonnJ
AS21YnYeOpU5LYTevoeyf2DRpwNAAMUkC+97zlPd8zY9UBMu5Y+CyrDkcikpgTy/glXIwXPJRLur
dx1TCO8SfB3fUTq762XGLww3k1Dy1v9l21Q0k/VmcDWNcVmU4xs7SvrHIpnG/inucJ5dkQoQmM1K
noHMWsAdfkctk5GM1T9Fy2r4M9uK/X4cLMczz93Lu8c4yYMkatZe1M/ZcSh/Y0jUKUoagYUSwu3q
HwBXr6qjO+XKQskpvXkRObS9LeQvU7RzeUk/yNUr51oqGaPWz7o2c052TCGLvF5n6RBWn9X+mPIN
0J5LHSrA1ivFSwEESzGeHCqxD8dTbFYifskTFdgRR1/kunV7TEFWcufgxQaq4EQHd5/VEeaRubTe
PVzkp99uT0M2TtTkrXn3dSQPFdN6k0Qp5dpziXVpDMlaRWTUV3qKkVF6753JYrzsfhm7Z22lRd3i
0r1nFsAIPGPCSHfHtAbec1aYoCSFVcTGmuVlvKv+DG9kuDS4k8b1+VliwQ7CKWaQQVIrFrbtjO7f
+r1/X4RS5uV0icHld9owymPDdbedmCFMeD3MFPXBqF1Df+T4mVrIfxqdNV9g06BkMQqXD33kC+3v
EIT0QPQtlJStVk5sJTL0yR1bwS2rsWwKyVjI/NoxS3ZafAsBBivhR9Vd7nU/12h5Re0nRze8SpG2
pGooycDEJRy2I6mFhF3H4FQJVpENrFiR6mCdeUn2VYrRDxnRkzYI/MsGHHIFBpHjPK+QlAr0ON5i
imjPWkaZlqy7Yd0eaKo78u1XNnvGk2phHUV21Rk405rFFOZNvM3ZFuOtLayEg8GjFHrWFrqDamqZ
9jTdDQdhqfMzZXmBUpZCWTG8Bb/ldANNCTBis4quzcZZA3qET9uu29ZJyOw9lo/yp8oq+4yChr9K
pHtYW73JBkInqPZ7/ailNPnhVlJvPEudA1A4lei4U8r83qhaB3GNV2DlIUv59GboxO4FiinhWRlo
4fjj391vEjWIkQS51vouV7rick6itC8A37APsgdXZ9fVNfp/KQUfYYc/DVDvAlPdIItq/dPu897s
DHYerTIipsK6HF66TkeX6vkjD+jThA2R0Jg+Rq4MCX9FYHqRygLgbe5XTsHPCfvWe1EEWmWkTeXs
s5ksOVRiQcGIEd71ntoBbAUkUrMnffd1GQOfm2mwoZ2Vm9d/uEJlHb25rygvjFcV32f1PLlEw2rV
VWtpWIKlyM62uLeNbNAQGlSbsV7hjwf2nwPXA/OK4Fz5SULjlf8rxTNaeL0UaKETa1NZDvXU8A9p
ZRnG3BujX8X7SwXp4Di7UfjyLP2cGHpHLnb06NbW0f5l3S2Cs2xttSrEsVojX077mynHywpgp/k0
FAV5naQz4WKGX4wrQ8urEUnzDcoereXH7V3pHpLy/T90GAx+FsLZ8adIyuwn5DFbYndBImTvORL5
r+pjSeE0BUf/yFamjLcCe57eGMCz2fZAqKJcyT1AL12vtBT+v0vFuUYHChyi8HjqEGgAyb4r4EVk
ugL6jfC0Ewp0f6wQqhS9UUpv1fpxD99EB/AR+fulpu/OH5CDn6w0W1oRsaGFSxWeMkXHSlNoiW5h
JZceslNcOu7Qqddnha23wo6Ckhq50oAFGzprBwAwDQjOhRnBP3amyrMoDRklYVhr0xnVDoDdu0RD
fXQzDcmix7/UBPJ7JpnFYb5I4RoKvNB7/ELH24lmX1QJmyhiPkgat5mR94pwDkRmYCxYQnrLoPsv
F1k+IeRE8Ceyx4L0byvLsm6uMrzx+E0DvPPjrl30+UjtLBsY0trXGjhZLrdgCLwlLk9tQ9iDy6mg
ZQdhCAiJenQi3Du00Dq3O0+p0cDWFvW3hLmDzURkCf/Vwk0XEkGu68zE36AzisO658S4cEWqfel+
usbHVfOj6dYUkmThYqvD1eaQnhaFyxbAfdKYkOMEy8z8AaB80etQwnO9jDnwDECuBhcYJuMnWlmy
5gLBKawfgUawGD0escqS91409LbiBRXsn06C6tbUVva7jrFWyUn5BHWYKOMCvDc2i9RDYev7GbK3
RKY+WARwXYlRhTK7eL5R77GUahms3i/hlMvMQjgoMyDn+B39apemVQ0St8s1Rs9dojfC4WW7aqUz
mAngf7YqpyEqzIVGZ7nYqqAEQrNlWedPFzyQuNNeLzCYkyZqkav6iiroao5l/dO+Y/0LIqSTNEfR
4csfXaiOXxMndVOeQ1xwSDEPtK3AqUVuNqcGloEUjxys2QDWXfhPOVGkh9CgpXYpQcKIx28zThQC
jubiDRmXnAxKWab5guIHhRt2MvSmojEjAhczdCgaUWxg4qqaLg1j4oW/FafjpGhEsZyZK3Lo5i8i
cVAh7/W5Hllt93BqhJyKxYKDCujMol0D1+erNseC4KobFE8h31Uz06A1bdIVt3Ws3zgUewYSDXwG
V6RkRa5X28ruvHK9ZSrWmkj6sU1g2U2t+0WLSCw3Pvx1jip387FTp4b47ImTGUUi75FQC0Eq0l8r
218IYEZoelypQZX/th6BE2NR8EceUhCj9WCU8BUPS2ovTtj6aGpL77o64gbla0GBPQP1gnpyC/MI
O7JNU5dWcFqiUzsz3rISx4lGGq+uWU3z2J/4YREWOYqSwVNtGI5l5LWNqGJyhNWMbMF9PCHtrK4w
4EoSR2xEHP76buPoJNXWuJBFkkw5YOa+dO/rP9D0SXPnDTOvSvP1Lb7KT4pI2Xjxw0wnWhN8suDa
4tZ95WmpptmO2ZHUb+Wy+G25t/xoL2jwEJZIjr1rv2PMRXuFlkexUgsjOIwlqLoAScg7AfAvneed
rQv2/bLg/qlrzZmWBcYCBc5zaFdDHLDOBkErxR0m+6/wTcIH6wkYw9Jh9JJyArryZRh7tDMT6kO5
H0oNWOw7kd+backeQM54MCit7nLqCWENKe1+YZZ0cLy3FScjS2bQJvnbXn/4QdFs83fO+mm9IItP
fyBYmClP1ybGEzzXX+CGIty48M0hnIQy3tIJMvhUxPzuBi7l7rvws7npCuK539lpwV48yvgDZt/K
AGAsCW43DmJoqOsU48g+TQOjP7xc8cDVDcs/sr0JvMUXkFDhSX+s0U7wMWIX6/V4+HZ2VCJMPl46
PL4GsQTTHfdYFWanxlhBRMDVMczlc3mZaQh2YwcH8olafey9kKfoRSGNhdmWItkuQG1pLcY100TF
r7zk9UJUU81P1k3n7UamthkuuSTTFj7EMU9kHrgBI2b+cf8xKvxsbbmpq/Xp4GAIv9wufBKcOrSf
ToMH9cZoVMteKTFdHQkIar2uuPunzODNMQazrOgbxCZg+KcLgzvJy7LJJla+RJjlI8z6aAbOxFhD
/H9EQm5Ba79i8iKE1KGchK2NbbUbZ3lqM7t8DfeFokjgCFhta4qpkObFz8RLR6HWwbLWKxUPF26F
5XcgePsQ+9/Bbp42kyJ9qEZbizuYOfGITobkfoSkkWhKx5N9x1FHe0ga5IBwIyFxnS85x3++5s3e
mYRpeHvYsmnDiCXMxdJdCbKqNeHhpeMlrXz1oHTM6Ii4TzyWS1rbMfWH+RGy7T95itr1W6eGjQly
9W+w3WX08U04pqOoVbgWEbDcjZ+FmLVZ7emtLCN/2FE1GnmQ1r0R+4OSsv+sOGQ94kGBmY2gmr2M
h6Ux962lxOY2fmu09TfKnqegNWZdIk3qocqBK57Wd91nQqtC8UuLSmpJPZEzuBgZSpwXwWGW2gcB
6EBSD+bhzqpt7DeTCiOjzaYHS3elBFN4E9KJH0oNAElAOox3X+M88M4SvM2beOR9uTIVoEabOby7
Vps38i5K8gdBC1rlzhd4ZB7O4NRXgASbDmibDTEgTXiOjEvzu1LKT+fSAQjvf8fMR+Rz930gYrwH
gmTUMLaLD3sF79txuQWqaHnE9Suky1MDzkXXAeLt7qTOUU8oPvHw4+ZI029EFD5hYgF5qY06XGe5
WPGHd4er/YN14AWhyo7lW0+6J9k/F1EZxvV8VQKT9rmgxtw8DJ9dVsELzeGvKVOmRC1TeVWo2VNm
kttyl+V8bGF1nCYIoHLACLO67ywQ+ML+8joZfXYjX3O2Z8RIKFAs2W4s+T/CbxjrhHY86qks5RpM
/iGfe4+Qgv/4OeVIeU941HZIsd9jgDelwMW0agNb+AF2L+XFmVq2Qr9DWxRu85CeOdZG9PU4q9Xh
n1NxYIMy0Kn6bOKY3iEhn881iczgMILANLXH5uhFWEpfY8GBpnNtCyxCrFGy6rJdRVAqrMlr+7qE
qJ9MYkuR0PlfjqhKSnUrFzSIKOxNz0IEAW9QIRx4eRiNS1y3OlKxkOXO6DGjHU/SqxgnLGWfHWu8
/WTJ7oA0QPkDYE0lSDe9cPGRRw33ocnKdrn4LuzDw3l4dN0tgZCz0/DLnMI0WpekDsu3AKNqsK4d
yEsSSyjfY0ynMuU1N5KnrXi18mYeqQ6ejVVfXLwvpDZTyxg8+A6AR5EJy2L9gbHB3/mhGQYnJ7so
VALb+wWLlwCSlwmiD/B7VwmjoN6z1lOkqfnVfdBA3HNMxqrfB1GXWwsdaTjVxyhqAgGu4LKThqFA
7X1CPkVODBapvUqmF4qr+SNngK8ZKEFxrxh2MYBkwXQPCdZCZm1PrQhTQVusLGgQ4ZVTXBgGpT4z
pOKEfkhuxBVeahsIwu8CFWTDHX5Lt3DuAnFvbGxqUj3g1pqfZ0YJp1VCr5QWYRb9yRsqOh6RzW/g
sThjnyYFpVJx5aMoJXfUR6lMDUAfNsjhmXRM5egZNDzRJruqycUJk1Wwwrqs/1B6+4i3MR+jjiiK
Ko9ipPOSvsNnuY3y2xM7SZeQDpZgMCDGVIm6v7hAMsQGXQByZJsnq5pQYLJU6wqJ0ATHfzKlPQu8
zjcZxW5bQYUrmKUzvODcGK2EKQdjgx1G2RkrdiNUob+Kbyp4jB8OViNIDVQMu4ExC305i+WtVOwz
gIbguPUwaQTNDgLTCqfwr2ReSNARji/GGVgWEY9eH4dlUO7hXsJcbK4NfQxpzQBny7gLMW8gXLxB
HERJYdygDQCsR27OVjbxTRNni2ePcQiGUUP1wkZ/fvEIrPDxGSu7IDy+4WJjthn5838M5YYLcf8W
j37/Hu2SOz4ZTJFOVrhhQLSqr5lVytJ8tVNN159d2O0F0Dnu6m28yUnx0a6CAY6aJ/Ujh62DLCcq
FkHpOKcYQmpIR7jd1Y01raP0PKikoxBASDT/rNuF/mJOs4ic/4+m84oSv3PKb9+4XlqSjYFTcV7B
0XZZ8HR8O90ELgpN/V+O2g0ylT2NdfHS8Qzzd1g5cJVHq81c3AkJffaNxTGnLC2pTF7A4u4qBxgQ
Bfysc4K5i0cZoV/mTzGWBlWPfPHVjPwyss7ivmnNz+tzx+uzF8314j7nVA1zphSavVsXBVyXklVs
ohsK2aA+++fhMLnMTgYmyVMrdJzza6odJfkGuRnf8cDZ0jJrhWHgpUaNF2oRmomHj4vbxjivnXkP
vFx8jJK9TyT/mJw4+eoeg4326adAFRNirdDx86sXbdibEPqw3cYf7gWYH/TPPKsBIE7hvWpychuj
sZ73z55QUhUqWD+JrtaeGfZbcLOdhE8i2CFQHyTH1rlKE69H+0zz3X2L99UL1/utugc1mdLbekO1
eZvTckWGgFD22GzYnV9iMyHBLx5nou4uT9MjgJ++8ye0I7UfyXrjxhkec5IBEpJOWb97g2BHZML8
bOEaHCDESQuq5ejT9XI5YPwBokJGoZPZ5rK0A2ON5JeGtFcTdzAWymEtOYfeO8sZWuyXA/gf44wd
Z1Bcp2ZQDsJwXfr9dcsCm9M8C/xZByAeLliZXl2D7gWzfJ18aqtFzv2nNqd00Cj0h0tu0D3Sfici
v3+fYXE6JrKexRgc6PW9NE0OAj/VlRNWv3kvuKO3nDkjwQlemOyQZPlyQ1FLOFmsXMASy/J8f/XN
54f0nJftY74kxG0eKkQg+MWwny+5k2dacfBORvPYzksJnnLxrjxAzCI2hJo6viZ4un0Uu7j6tayZ
5ZyRJwtIkgCr4W816lOXn+dxU/9OOZJ5GNw/IQmdjtA4Q1Ii9eM9gqfImrjTWHX47xdklGlvzmv3
NHsgFqvuN3PXohNmR/wkOD7yly3Ha54Q0WwxEGDmq6TVIx+RAjJZN//hbAnlbvCIsV6oBVwAtJrl
8FclUpvHLhXn0xaR+Ky6KP9vKZdmpgHfq0K28TRAo9f2JIq4Q+s1c+6N3Lh8fXtk79K7j7JwSJlp
WEElneRzN6KwdJgwh2UdQOxmuvy1DhijwNQ3pf/qweVJ5pHsJaiySLsrr/FWKVvGJoYsTO3Gyupr
KdvIaO654u8Mr/NS3a5xOOrEPRouSxn92Z7sHVnFpycS7bN+qqmWvvg2pkkWs0vjcj0UMyvInbDg
V/KqT4IMHCuiPLXn0BEL0bjd9bwzIlF80JKQMA2L1qj6iDjRDpKFedQb0A40XXYSYk5XBdv0WIzf
AWqCDDgD9qDW66qziKjJdJ6o5fWw/5rcrZxnlPe93ILN4Ptk5/bdoeTV4OTETmzilVh7hfvyoK59
XhiyhAFlVCdQGY7h21RK24zQY9w9cu6hS3OZC9rNibNA6OhRB7T0PKQRnUIoYLrMOAdwFNOUGgtB
NxfDtJk2H+4MTRUKJZGGl+yH/dbD3iCFgVC8Ik5lTWInLoKJNaoYq7d9UPdtnmie63uvLakjQS9e
pGvwb/+VjXBszZwMUQqWuwFU8CQlH2ub1G1olWqbZmZzNipXV8itwAHiGWmMKqmTOWIJ2tGjCgmN
lJNueocI6ZmkX3wBJohoCjpBQQbetppLvtgDTGDv/CVBr0Yya5hVLzMwq66doSyqDv5nsFKpNl0x
GR+jXq12dCAxdbaM3ZiMumZRnaJSeUYA9X085nU/9p5K2+xtn9F+q0DP3nD0/O89VwDEcBRUqmQw
viWHZSFC/28RVavBvYiRQX4jjheC0GiSJljFXvlYg4DtVcH4HH8F9F9UJFmAmy8+0A3oSqYaRcQj
97BMufetpqqBvqVzFEijbkmZgBCPSN/aowOLqYhDx+gnVvD1WsIGYBCkP6x9Lc3+2EahOuf7YOtZ
jCMHwvEN+OzK3ci6HkUecOTY0/XxK3badvOsFPCAA8MKvz7mlPnxwbvxwmuMmEYO23nLb2Eb1dFo
a8RqntykYRxGg2+fgGln8f8ojGKu9Rr5qzD1/EC1rCvltxl1kRjrZg/tyvdcaM2KCIpGEaUA6pSL
rnxEn4qPwI4d+7qs4zn2v80BJ9EqYgMZzTyjtoB11keWEDn5gQXWj+nzQaqj8zvbWq7iQk66jTVr
UA6+/3Obt7gemhLi5GzcXKU8GxLesoi7U/ZYQjdXXY5B2D3xfoKWIfoz7Kh9Fwj7+3qIW8yrc7Fv
ttRWT8jUXN9Ispr8gL2qWxupSe0o1jocyeNzuDVXGICWl9FyIALZZ67aZBwkGV7pBRAZPBjiFSk/
S+GNDMwDUb4nCDoBGypHxazoAXNrJq//4moGVBI30OJh7/Q2O42JmBY+jBzs6b2ioZrTRMWMMrpo
3voSvnmV7BVFYYJqhJa0QFHssi4rCyx8wfb3oOWd2XHHMupCzLj6tAdlGLTKZS5ST8YlMDInFF5h
ZD9x65Kymaj8Z0SDNgre7gFkrvHyfQwCtd2bAgN8/PhzJfMWiri7VicVw9ehzHvkOWzRJ2L0BxcY
GoqPm/yrqP23+rfVbJpM0BtnIzpZSAO/DbL2U1wBUtF6Li4DYz0J7EhaNtEwEMyWLkc3aXJN7HMB
mwrrJLiN26+JBGJ3Gc1cFwxwfQxK2X3lzQdtJorOkD6zJEw79Buv2s2yDWuazQkqWmjOZoFjpsgm
bmqWhSSIQ92GIN9yliLGSzV81TEYJJYJg5a89EumQfpOaVG7OkVskVZ9IUAEQi8G3Gol3bSQ/0C9
rTQw0tbBz7BuIswF3Ncn1gExxsjj+yJSjzeBu7MysFoXAlrQ/uVdXVsStMTHx/QfUiohnlOuciW/
vgbIfvjPFPUyqmRsajcFkv+PjANtHPHbnMY7OpnpuD+19SJWFpoucb6krGuMM7fre/6Hz6+6LLcJ
QuRegBBIGOqgdTNiWrFdFDBfGsUXKlGGuFk1ayuacXjqQX3RLP0Onln1CX6R93SNV3TrxSHzPcLj
IIelJPa2bmj3MCCPsPOSwufpdRcVH7F8bWBjTInpTu/tkQOoYAOW23FUddqzLUVnqM7fJ4nVqGM6
E+njsc+KG2l5x+RMPT2idN8IUGNFLvhtUAskyFr83MXpMlbTMF3/BShD9Jn8kM3UmCuP3y4x4+ZA
SKGg3/7PGk5DKBEVcPCmOrHBETS3FPO8hhBiqcRGifKIZ5XBz7J4MP50Ki2FtfMb0TV5oIT31/4V
CeCYKCZ6Vf3yIlMdkitMRuMPUZ7MsYCtF8XeTEqbKjy+H5Nq7H5ZRHbXLaGoz8y0m8Mq7wc0NXOv
8B5uBqGNspgFPB1Y6HhPtVjzjsF1iqmEro+9EnRwa7Z2CO+47wmGQ8aivFBTE4OJ5U5DJIU4FDxi
DQ6YxLTrvjEH7xD3abvh1eXbTmFuf8ZQjw4WC8PeDNPkrRcfUtEA3SWiGjNXRkFV/JyWDkerj8H1
7h0bxGaVUn6sONP74YpgFfmCwoaKmPz3OTAKw1CwiaTw5Oikz2wktGQXpoFZXai7rph7PT0WD5FJ
qKUE6wZaCgNsySX4G12J8+34NyhVTdqHu26OUqIvaqUPMS3uxogwLGdpteftDzpjCO3bZNk/Mnp8
QsJTQINJhhZoD2zR4YY2UETZ5TmsOgMd6mpehHkdyh8pt7GRTHQggvx4cBLQ1iCs4C93vLXaPna4
FwoWt6fzVNMGCC7ncx7TIUm74CWZKjNFVV362TJFrPq8T4YYf/2N0i+IPKh+S2V8F4A6DNqDE2NQ
IBsyd240JjRcCEfYnX2bH7esr6mDFtQbIUSj6IEsLDq1GYAtJWhbjf7V+od3pMNjagHD92QVaTvG
+hqM9TpE05xV1n0imAOuEtsxPQt8SI6eGitn0qYkKhijlMDRsZDwxHvLKT7AZDq6YypnHt4XHFkO
DiAbzAIInRgtckI/CYtO6UEH1rh7/Io7cKGSCshg/f+qMnif7vAzM5wFR+MqqngkWQcOurllHAou
kY+XBoJ5bDxqiiP1W73qhUyedKa/ozPGd6cxI1cKD52XfO0K8gD+I8lteEVk77C+gHUGvm6sV8iN
GZb8SZIizMgonpHT76uIYk2jE1E07GWI+5XPu+8XBYlmas5q1fxuzIzJ/tg6yDCywFdaRL2P5LV2
8QKr2vN/3KNP0wYnwUj/qR9GPTTrhh8+8UunKe8yMjyG6wHuQqECFpJ/TDGgofGvIPYJAbHjhM8F
NVd3OGWgWo1EMkNJLq4SuR2Lxy9TFRztATh/7iuNe1IJoWMcrVsPk8rLcW7dUPVIwyIU1QBXh4M2
iuq0EUME0fQ0oO+6jazdgksnn5RXd2O+2akFZ+4zHMLSd+f/qR//p0fD+Vbbx2eF+/O/re1IIdAg
gI3nGzm7ltIoSGdN+lCoM1NDi23umCRPyhtdC/1Ib83e5fHyMbsiQxd2fQSFq2sGuPZU/oszVEdj
F6dZCrh8WAfXKcl2nvlHGLmVN8sGyEy0d4hOYbY421lFnfgRZxPpcWZpl5lf/69b1MbFDMcnLnps
DnKBkSxIH+/IrnX5LCTq4ZqDZ+y0SysM8yQjdj5oKv2XA7j0UPpKPu+gzHN4/pBEvSX4HW/F0+4T
5nF931SBtqPwWxa04DDs9fAcVIEA+cy44IYVYYlykR0kk9+qcmBtZ24MkgULQ07Vdk1H7JFdjq+k
rCb6GflD+n9IVD1Ze96albTzWcS5tH23fN8jEU6UoGRTKvcgaBTTN6uiQExbcpdhOZHrdqrzJHix
+j1D+chwwGVKH65z8CaYrUByZ0b+tN3efepWR8sXIS3XnPSgoOK800UWVeFRpLt2yea8AfnK4+vq
3aXrEAux+WIeAggwCO5WWdMQAivgnJyhJYIAcEowgGvwAOX1W2D/rD4JCtPDcMYAryuUPzTHNdLN
RIRs7CtTRR8qSCZbcQLpez+MsvCKLBXwR/ECdTBoqhv8n9B/1LCg/ZisLlP/418ij6IyX3ZzTH1Z
SoTR04FE4L6X2rqMnK6UywQ4yaEM+ADNuxLvVWkCWx3fUhsAp91ejGHvxEr0tHfDZlr9Setm2bBc
cxhi6WEmkNddzaCwi6oGZg5AfYbkQGbeE3iZ7yYBMyxgjQ0z1vBtpxnkwSNvD+6JgjqcDokNPUcD
f1HVpg4uI6wkuCY8UwRYOadLruX/+WQ/7eHBvRludCGgcqBeOeSd2/HZkVE3Ios4K/dlJTT2mZZl
jfA/44V9nkH+5dkomhE/rl4yvxr8TfhdgBG4kPqMaCmLbqWVvtTFymm/yK6uaoBvi+GHGQ6aCfIX
6QL/oQo/bJwnQxr6uDTw41eTJQsoG6QcUXuOr5QlPGbfT/Cg9PJ4+e0ABIfVfAJDOtIUf24DknGx
vCSBreO9+tw3vjccHdZBoWGgalMQL8xcEYLfLo92EdgIyj3CGrKG4Pc4Jwjto2gKI0dudmlqEDe4
oZXetADn/wRv0dOxu9rMpF+Yqcmyd7b48WwBXy4Cmu1wR+EvdG9Ix/V2cmODIykyvCcBvEOG3o9X
a+19ofyrrRXJzt89F7uL7j8Yx5rdtOHxGP4qhiQfrYZyQeJ6Yp6l9I7PY5Gm7IUrMUxSGlMbuAH6
Ff4mRZ3U4iht/xc8MjlJQNX86o3Pi+fXBr9WprsIG5xHiuPQXun4fSGV7AOBfhqpPujrshHrxxcz
t9MHW46c2+jRd8xX5FuzHaNiSLw293c6rvxLV1JgPnpnYllG3RcmiogdiED4hY4EWbRs/vj0TdOR
Wy4tESym0tRu2avy4yEmxvNjUgENJ6eiXobanvjN4cpMmmFJkMvWQq3M1xVpK0+XQhbSaYyDd060
g/QEY9ZcVws06R02vYa9zV1A5BTHtFeslD+2pFbx0CZe8tx5IkMyeVRHRfojPC783HPVAXcvgi1A
FFuBwq8MacNShhxgtMPhw49iwLdZgMGdNYuufdsqEoHTLHGnHmFjnWbCvVhw3J+3AbC2nxKTFLnz
Le4T1bBgrNRd7UgIdAV8rtXA3OefshUHizoJvy4cwc0PY6Gg2PQZAdrQkcTIkZho1ePunPjOkhOF
Uf1jcePAS68slWr1hA0sw4D7ZcINIs99ykFLJrM6k/lHULrehPiX1lt+JUHJjuzViZs8nhGPYRJ2
7Njxy329Vl3YzA/hc2gst0AUe/4Fi8EDzhT3xGeajNpVMS6p20YjYbQ3pbtdi52tHd6IvOibdm8w
R6RHw/PScVlT85kzeJ5m3eylxSWZYGe59KHC0IjF6FNuJIjhN8SrRhsnfipXmp4wBC4novsMWt3X
BB9mAxj1bpcngl4Ev7ooqd8pVryfS+AgUyPFiU9t3BvxTIg1oAQ8bEwbJMjysWiOKTOnxgK0Hzv5
Y2GArc4PykqauNnWeEigfvQmY+HbPvtowP6QdjZ4/YrGs3U6Dquyb6QEeucgy79Uzu3ddtLRNP0j
fi1rtCWoSuRZWmv7kjG0TBQgnf6JQYwG2Mhbrb9WjiN1pyLwmQZgK8uqUmZs53uKIR9QHnjLQ312
+1QVdysn773I60puY+1WaSZ44kRhoJ7W7aOyZ8mmsEfF41Vn4BfwK1wbMpTKuFXumnx3Upgi5WcC
2lytHIVVJsTogOHtpytRwqVcDjBPwJYF5JQftLKcd3ALxg0BZd9TmvxucnozsuLds1qsIbIt2j8X
jDKZdp7NFS9GNdUNIUaTpg8j7HDi/l/ABDVVEkL3Z8xP5QsC6+4e7fKykECzuYB15LUV0oX+J9mQ
n4uVxRmZAIevpsPxwGa4RcTBuOCvwPt9q1gUMkwwYc9ABXb6+9AmbYyANUKgOkHoG6K73PLiMPne
uEsOsK5FPMHDBetmpm0501+Isqd/iMjDTb8UXgotkYT/be5lZl2al8gvq8AkpOOCTw7heMPxfWJd
XpX9WIcUFGZkyTTDVwBIKZg4cuSarr4Jz/xVWukfPsVR7ApQgzylFhRSaJiLay4biURu40YK1px3
j1LWap/gF1Bp68XykJnVxNJcAf8wU/h5VDjEKxjbbSnjJYTuJHqSps8IURlaJiW6d2jTlB6XHVeC
ohslntw+BIXdGx1IvjTqBLwc8NoesnVfMiC13vOxTTgF46cie3UL/BkD4zNRhkKr8hKbrNX87inr
vi+3F5ujr88IUxAhXMN/bUJeiQ0Yh1p7h5TG0FxEcdaCg2UE6trS6WpSdVQ7NcnShwlKfhCmMwWg
DvMzdF7yxL9CZereR6vxsQ5QKCc2fZmAApZo3qPU1JM5scBoHT6U5IJD1NZtR9gnD/dJGuwgsldt
8mQvQoAqSzYjKTu4BABDEStCoeqOeqSidPAM9EhVvWaPjw+J0cQ76NhpI79hTt4YsKjZU72fEJjY
FVZ2WOtkAetrdaQ9xLDU3tWiyW5LZxsF4gvLn2c7qZCoHcybsf/Y7yURQob+PjphFQT7R+xlXP3Q
zVXHndW8cTtAmIs5yxcsmPGZleE7/ltRxxwWxikti0Db7tn6K+mYPZGZwXsv+qR/zFWSWWt6sv6y
pZccRH01Cmc59/OP11K+iHmKkiKuu1E8FFfaOh9X+7GDzAsprF03SEQkxZamqgSU6pKoPtHf14uX
iMgZl0Dn5V4tGhHjQtsNur0ny8XbfBVexm5r9bQtGU+4MsI9BljflY98GjD5pOurWPLCKT8ifYGa
h73LHVE1I8QzW9PcYRxJWzlpnIJadz6mGC2pfWfhBxezEikoswoZfdtr6x/VYo+oqDkhE75RI8Eu
yMdo13ivDGSTHVRbI+R9aYJ4RgKC4F1k4+C8J7UPg+zNXlQRkBky1b4RRNo/KbVso6X40GJ11YQp
nUNMj0tCepvNX8sHkQoTEQI5zU7gV69PDNrhyiSXsgdGZArjMmC/CHc07WsFDXtVJ+PyTS6sbq1v
m38PloPpajXC9GEoZVhESt9x2LFvS5h4pbhrXEx4E8dUyXQhm9UZZkZDXZB7WRu5tN51MhjaZptC
pfO271tJqnlE0yDjMbzLwkvFnO9UtVD9RhaEdD+NU/9zd2v9HiumWewTDgCtzIlQVK9bIZPU2i2Y
xpy21M1AoNs5bpwky6R7n1VPOD0B2T/CKA1g76xuRD6DhSvB6k46oUMYgTxeoWm+xoZg8/n4a7Cx
qPUmlh7JChp9y3MLGa0mXY8A1VCf0ISqEORLftaHnifbIs9Q8zUi4F2DuulAJEPoAbr+JYvkDYpr
vUmMoqm8P2vC9UaZkQqdYztVV58VhxaMfS2Jm+2xDObJ0JQbATKXFL4QBXuHlkhTuUVFEJIYPn4k
khiiRJ5bdv81W3A9n0J+WWV49P+lsaNwSNJQUZ16MUCT1TcgiblxOA0DwlJkpbMFvbX4/XT4Fobf
v3OSOrDLXDCEXQWs7LHKSBcWw2AsiUheKKJkOX6Qzxp3AB+EJI9L+OZLRRB97zqES3AUTg15krMQ
yQSK70RqHdEDSL7N9qIa3cZY0KNzcGYoX2dTzZO9uS0R06ScoqIqcFNYiyS2WnNd/LquK0ZQ8Ib5
0PA5FCPsJYdWZk7qP6LVNmnDCNSBNpMqhRRtGu3PqW0ILyviOieNrszKVjRoWGKeTSzTGDaYTdQ4
sC+wrTGHraViQB4m0fATNmh3wpwNSDmP2aI8Yx6UegvmH0qgG41qFFHFYbGnMjxvYEu3u0tD3aBj
llLTAZVOwxBB77NPvnL24ZsHPn/ljOwuI+Arfz3If3GkopTDcS/82sPzuS0WRzUs/yO6hZsMAHvm
2PEnYl+JWIWltFt6AfXzXAh3a1HkdXNFajq1fcBhy4kVQcVQY17fHRRONCEkErXFZwPPJbw8jTYj
ff1P4nPVkmc+oqpCPerpdwNkDrWCtglvYVwREbfwDhSQUXRkWybhu3h8gCjEugHtnrSf4wVCUj+n
2fU8bGwJC+wCCyx1qIV+cqnS2FpNVf1siXkhdTPCCDWFZpUYrtRDbUkgg/eaAQSlf+dzepAU48bN
P8I4msuT0dG3GRb/Qyv1/exSWcbxlYGBLzIryxmvA5en7sNw064I1wMBgtqmxIxbpX74KEdrNqjY
S4zsCHAA+V0XCL/lHjB6cq151b9PQMT4YWruCqh/g/b9fpXS4GBTAfwXtv2UQFBNpx/c5FgXok/7
AAxeL0mYzbxeAGB+RorK8lySDYw/lrOCuUaX7fN10ABEwEvxpzAWHVod/TLBzwsLr1oza88DiRGv
ZJzVK2HKnE9642JWlXcmNj+e4Ubs6uky1IkClBUkNczgr3XSG3pV8ZpfqCCQzfzdzG502xzWpj/o
DtxCZrxwajSEsZjG9vWiwmaHLFItWl6Ar3sKZj1TTFdopHPKwMHp7+3vO7/cYzjBa0+2c9kgRR5Z
LDqBWi12KNdTxBxqWPivfh3CBBnjraKLJjlZfEx7f/LN+fihYeF7NbJvY+PMmmxlw3UZjkdake+u
3QvfDDyZLdqvvASySWR6qCkyy7I3HWC8REK/ogWRfgjcVC3BM5zeclFdUgAj8WMcVXyq7QqEzcI0
n0I17mAQN3jWMCD5CQfbdFIyh3v+1RMGw1K61h12Nfe8jVLd0YgOOmnBFe9COoP8g44Phu4YLKmL
SOXw1DnNJ0+bEj/UJCNBEgN+LNPFqvT4B3J3i9SNnbDpooalY3YLpD5TTXk29FvclWOp1v3hyj7Z
yh5ckLbiWRgW5WFcQegX+qr1hnfV5Ko2qu/Mzc0r1hzez/ptEXUudmdZ6ROo3Cu5p/b0CcdV5Tk7
+lFXiqks/wP9SMnFUndpeVQY7Y2G9kX0ICa2HvddjLB8tvhgylObGMKgjI4GtzUFD3iVrTByMmKF
VJ85F+ORRjvv2xdUe5BwUZ26ClqtCGdgDVDfkoFlYobQhVOMsi1Y0v2nPGTmsmGXRn1E1TK+btjf
W3q+wktHYNtFUNk2gv0LjgwWFWQyv/0ojz5+j5fmGmkOzvIdtdSdIs0SzNkjYEmH9fQ0/5aVWVJg
dLlrCe41mNWdI5R843mdxz+0RbyL+i/TQQGJA0GsVnFQ3b5hdoKorPecNNIjKA5x/OEJG+DeNqgN
vXoi1ihKjNuf7IPR1Wxeu7ZjGiHSsQlDeeMRAT+8MgUif2Fel6DkjS0pTMi1cL/YpL7FjAyPu4+E
RlPm5ZlpbGT68IXj0ORCxVbksyBjDXvbXqaggv79T3Sub3XYQfYYUoJpQqR4X0+Cj5EQ2aHois2M
MLGIhQI+cJO8paty5Rd9QfGGaNf+9Cq4p2tI4Xz+wHk7d45gC2iNPWfxLKf/AA5xndWKrc171xLY
3kS5wpvFmdwxUj4+tv/O9gRE49Hp3RUaOWIaIMG7g3txMqq3o7Ey3v0aD/1HosqrSagHq90vhXvr
91CyzS/38lhUhLIKIoN8GhzYtTF3v+rcabBJGzbIw8BEp4ind4Gnete39V3Fl0lZf7QAzqcZwIZ4
OMaZ2oKPUVOaTCRgfzXyBN/1Os1Yg/T+BMa64TZhN7G0VeojihiehpNfh181fOj5imnmumlrjdtV
RY5r2kDVxBsDPqAOLMP3FxdkrIFnuE6p1bE9N8x6bo/qTZsqOo17O5qvQYYcZ4p2SO43JmVoCcmM
Zd+omhu2xhL7IvfxGlpq3pGsZ6Jmh/iNZp1XRU/RkJnFbxd6Cl/aQQ4hF13ybLiIxlIR7z+UZRDv
RPlKRLAfmj1NVSaImfHDyBx1adIc92ymKwghP9MX6TQ6Y7Euarcu0wJTpterrZ84+vPKZi4YbvBJ
hmrITQAygXB9b2OYHGZZt590auie+9RMyXqJvgY6C3+y2Bmr6bivJs7KilRN3PG/AYv2KZyavY1h
ytb1oiTFKfZSoerey00KS8vw2qxRHnWNk5jg4ImCfBseBm7HwemW1khRTc9Z0+i7FVyDVy4f0fMk
qV6Sf1pKLI2eTMhN7990qfqkJb1F0NQm9LHM1TfDaWG6ronB8HMMJ2ubbmGzdiqcRw7NfG+kjk6d
Vy3NCxxMJdRsVMlk+SKLkc3TIKtbG4H6TJys+MkPwn17dkex1qSjookjDqoHYKfJ3fOnD1ibrdH0
LoHBfC2KDNG01BdLlBQb/ULger8IMBbOS9KGCa6xPsctfgjhJdwnugPqO2eRHJuIwp0HMTpcEUff
dClEU7PKrczAwo5vm8vIHwMp69YvYUx1vYXFcRCYIy6/iGvKcT7MAGjX6sSpRIaC+b6oaRmA0z7L
UHnu2pOrSHAnYXYY/oGayvTOmqR/RXifZqT1M9SH5dUP6t6dNfLGINzjQRU+H+ug2WnhD2oGh+T1
OgAlAPznaYWCSJu4z5CuDxx2Ev7dlc8RS/qYpzpNeAxi92DEaN+GrkGZPflQPFBW84jnvpK2Cjn3
Wkg3phWhOtAoOvkSLktjJSlfxPglkUnIY8wrU1HihYzLjEKR1xHcrZv6oSgPM0pTxnT9mV9ilYsn
LCklN9r91ka0yaxOAeb/d7V9D8eFIGtvM3MtnByuVMuZRrJZUQJI1Zcjpa9aaNJFJWknIau0qsZs
66ERsvNVEcCtc6h6iKwEBkNVRq+TAVpLXUyz0+KzO9MSRn5ZOHNdz4QhtFrnsNgU8Ye96NCZtuZo
96HWlJhx1vfOsoRgOnLLCMNLsrUzCACpyohAtUj2b9nnMjfmR/yBhVZB2ekwPVRpRb8iIINanqah
R6rO4C8aDNfZ+Y8hON2ZwOTRsBfJ3ATZ1OdKPqUn4v28oBEExBjDEHUcPRicvNjHc6nqSetLZjCn
8MXsVzQoTZjcYyOqhnF5dq2/FcOII00rBnrJQK/OGxK9aYy4Nbd+eOLL9rpf3yXcauDQuBJZ2CnB
J+kHezEawCg8nUEpqHAEinVZhAFW0p/eBhXxACXM6+OoVg84xIR6Eikb3PJxnWT7bFJ0zHYb54OW
AdInHwnYT9LVKLm3jkNf28XYRPVSnuFjPtRvQ50URC5aC9csg7trO9BT9+pSLpPywzjdQl09wJCU
vMKyG4J5YvtcL+HpYe7w3383am8qgnll18kb22AikAYg5YLNbKrEZEJijD32EXHIdVQEu39N4XW0
FGbgbMxhHatjxfmpIAXMX5Bg58QYpmLZ3scPQsgn+Sa8N97ToPqFKMR8xnu+6Rip1/MBhtQ/Lo11
xTelPvr31fiXK/9rHQVkl5sSw+mMJP8L93RfTLOZReDkd1lSmGLkKox+wxYga2xr4fDxyFmIy//m
Vsupx38OMMF+VIoN01uQvG9Rs8dMBuszIw9QWm5dkGYBy1q7c/XAPy+MLW4Yyv7SUSHLnM1RCkDX
WDOGb1U3clo8tJ50W/aNcCaaIh2vc9shB6NoNvX22BQHe0Kc+8IMbF9ROKNm1Im+qn6lxaXohp4t
HvWhUPLVfmutglqmw+8ho9WMubDb+6WFPtw0J6bY/Px6CinoNJC6U9d99FcqIee5oOqHPcCfN96m
xduwjLuUsP/EZeuehS0Zcfg1C5zb6kwN2ORLHnirZSAM/mFnKJJKnFvgxbCwGMeJjtujWjBR9GKr
lE4um+ryOXhkeatpZ1LnVh7erpKdpmt+WBGYpXkvITsJo8q1txIgq2Fxkd9Abi4HDkEGQ5Q0YiYw
tOeukmW7yy6PYRkYGn5fG/2l0ozBkRvwN1UXnT/pvTV6/4+B0h4E5z1q0X+qN4canjyIbjeTzFPK
nFZRYVBK0TqrM5VFA4QE9OGQa7mtxgT7JoYwqTwcOeBE0TvfWrnJlM60kgXpXu3rAYYTbDSqtyzr
oVN7YTeDBVBHXH8cqaMImB159KhkO9KT5zJyDQQw3G63TAMA5HQi3W5Ve3261rJxr1jkfDvbaLww
x2697bEGPNKpIqK+e0CA6/P2uwYSiXMlms3NqWy7XGdMxU+3uigucuWRBn2tSljM29mePftYIlg+
ExdEIWkaPlTlrZDCNxSeqhLuj/eV3+Vkc4uHwH3/Oq7HuEvPIFOxjykCdrWUW4U1Y4raolxSxJrm
ABzEAljVq+KU7p3dae92r36lKZmRQBuDzfiXFF9h9MnGlpP/HIgVfCu0pdzE0llXitYBdfdA6fP+
XRtsh2nQgdD3hlaRh7egsPoUENvjQHsO0ZqVMv0sASAom/wYOiB5qLB/c3j7/S5BuFS5X7b+fwsI
Vlqzm5gT2O3Fn+2WzB8SsVzV7R1TAlggKjouhQuM+iM/L2pWfkpOc+mPkZAd8D9HS7ZiQyrVvvyD
1T7/ahUNpEVwqmC+d2F5oRF9kYVyjylaWTeTweUPfgbMh+KWaddLkPQxQqoUV0CFEXZdi6mMZnkS
QeV9VR2rr3O4tX65cucWIrtsN7tUpN4nlbP5rUaJYY5qDWa32k9LQQS5U4qfki+QAqobsAjMD68O
es5gk2fUCSDORi8QB75sAkO/MfTX9Cp0R5YltuRcjsOuOA6N3W6MP1ADKeyft6LsPMj/ZYl04JK0
ia44UcYyg8BLqraLBdJrpppvNhJ4Q2NGED40nmAiBV54hENE1VvstJZNGA/lIqhqLfcxDo5Qvs3A
Qt/Et53L8laD8O1PEAn9O8R7FYguKOWZXQmDeKWnKUzzynKeRFP7Jf5BLW2ADFn6wXop
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity centroid_0_mult_gen_v12_0_13 is
  port (
    CLK : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 31 downto 0 );
    B : in STD_LOGIC_VECTOR ( 19 downto 0 );
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    ZERO_DETECT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    P : out STD_LOGIC_VECTOR ( 51 downto 0 );
    PCASC : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of centroid_0_mult_gen_v12_0_13 : entity is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of centroid_0_mult_gen_v12_0_13 : entity is 32;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of centroid_0_mult_gen_v12_0_13 : entity is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of centroid_0_mult_gen_v12_0_13 : entity is "10000001";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of centroid_0_mult_gen_v12_0_13 : entity is 20;
  attribute C_CCM_IMP : integer;
  attribute C_CCM_IMP of centroid_0_mult_gen_v12_0_13 : entity is 0;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of centroid_0_mult_gen_v12_0_13 : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of centroid_0_mult_gen_v12_0_13 : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of centroid_0_mult_gen_v12_0_13 : entity is 0;
  attribute C_HAS_ZERO_DETECT : integer;
  attribute C_HAS_ZERO_DETECT of centroid_0_mult_gen_v12_0_13 : entity is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of centroid_0_mult_gen_v12_0_13 : entity is 4;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of centroid_0_mult_gen_v12_0_13 : entity is 0;
  attribute C_MULT_TYPE : integer;
  attribute C_MULT_TYPE of centroid_0_mult_gen_v12_0_13 : entity is 1;
  attribute C_OPTIMIZE_GOAL : integer;
  attribute C_OPTIMIZE_GOAL of centroid_0_mult_gen_v12_0_13 : entity is 1;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of centroid_0_mult_gen_v12_0_13 : entity is 51;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of centroid_0_mult_gen_v12_0_13 : entity is 0;
  attribute C_ROUND_OUTPUT : integer;
  attribute C_ROUND_OUTPUT of centroid_0_mult_gen_v12_0_13 : entity is 0;
  attribute C_ROUND_PT : integer;
  attribute C_ROUND_PT of centroid_0_mult_gen_v12_0_13 : entity is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of centroid_0_mult_gen_v12_0_13 : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of centroid_0_mult_gen_v12_0_13 : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of centroid_0_mult_gen_v12_0_13 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of centroid_0_mult_gen_v12_0_13 : entity is "mult_gen_v12_0_13";
end centroid_0_mult_gen_v12_0_13;

architecture STRUCTURE of centroid_0_mult_gen_v12_0_13 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_i_mult_PCASC_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_i_mult_ZERO_DETECT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_A_TYPE of i_mult : label is 1;
  attribute C_A_WIDTH of i_mult : label is 32;
  attribute C_B_TYPE of i_mult : label is 1;
  attribute C_B_VALUE of i_mult : label is "10000001";
  attribute C_B_WIDTH of i_mult : label is 20;
  attribute C_CCM_IMP of i_mult : label is 0;
  attribute C_CE_OVERRIDES_SCLR of i_mult : label is 0;
  attribute C_HAS_CE of i_mult : label is 0;
  attribute C_HAS_SCLR of i_mult : label is 0;
  attribute C_HAS_ZERO_DETECT of i_mult : label is 0;
  attribute C_LATENCY of i_mult : label is 4;
  attribute C_MODEL_TYPE of i_mult : label is 0;
  attribute C_MULT_TYPE of i_mult : label is 1;
  attribute C_OPTIMIZE_GOAL of i_mult : label is 1;
  attribute C_OUT_HIGH of i_mult : label is 51;
  attribute C_OUT_LOW of i_mult : label is 0;
  attribute C_ROUND_OUTPUT of i_mult : label is 0;
  attribute C_ROUND_PT of i_mult : label is 0;
  attribute C_VERBOSITY of i_mult : label is 0;
  attribute C_XDEVICEFAMILY of i_mult : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_mult : label is "yes";
begin
  PCASC(47) <= \<const0>\;
  PCASC(46) <= \<const0>\;
  PCASC(45) <= \<const0>\;
  PCASC(44) <= \<const0>\;
  PCASC(43) <= \<const0>\;
  PCASC(42) <= \<const0>\;
  PCASC(41) <= \<const0>\;
  PCASC(40) <= \<const0>\;
  PCASC(39) <= \<const0>\;
  PCASC(38) <= \<const0>\;
  PCASC(37) <= \<const0>\;
  PCASC(36) <= \<const0>\;
  PCASC(35) <= \<const0>\;
  PCASC(34) <= \<const0>\;
  PCASC(33) <= \<const0>\;
  PCASC(32) <= \<const0>\;
  PCASC(31) <= \<const0>\;
  PCASC(30) <= \<const0>\;
  PCASC(29) <= \<const0>\;
  PCASC(28) <= \<const0>\;
  PCASC(27) <= \<const0>\;
  PCASC(26) <= \<const0>\;
  PCASC(25) <= \<const0>\;
  PCASC(24) <= \<const0>\;
  PCASC(23) <= \<const0>\;
  PCASC(22) <= \<const0>\;
  PCASC(21) <= \<const0>\;
  PCASC(20) <= \<const0>\;
  PCASC(19) <= \<const0>\;
  PCASC(18) <= \<const0>\;
  PCASC(17) <= \<const0>\;
  PCASC(16) <= \<const0>\;
  PCASC(15) <= \<const0>\;
  PCASC(14) <= \<const0>\;
  PCASC(13) <= \<const0>\;
  PCASC(12) <= \<const0>\;
  PCASC(11) <= \<const0>\;
  PCASC(10) <= \<const0>\;
  PCASC(9) <= \<const0>\;
  PCASC(8) <= \<const0>\;
  PCASC(7) <= \<const0>\;
  PCASC(6) <= \<const0>\;
  PCASC(5) <= \<const0>\;
  PCASC(4) <= \<const0>\;
  PCASC(3) <= \<const0>\;
  PCASC(2) <= \<const0>\;
  PCASC(1) <= \<const0>\;
  PCASC(0) <= \<const0>\;
  ZERO_DETECT(1) <= \<const0>\;
  ZERO_DETECT(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_mult: entity work.centroid_0_mult_gen_v12_0_13_viv
     port map (
      A(31 downto 0) => A(31 downto 0),
      B(19 downto 0) => B(19 downto 0),
      CE => '0',
      CLK => CLK,
      P(51 downto 0) => P(51 downto 0),
      PCASC(47 downto 0) => NLW_i_mult_PCASC_UNCONNECTED(47 downto 0),
      SCLR => '0',
      ZERO_DETECT(1 downto 0) => NLW_i_mult_ZERO_DETECT_UNCONNECTED(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \centroid_0_mult_gen_v12_0_13__1\ is
  port (
    CLK : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 31 downto 0 );
    B : in STD_LOGIC_VECTOR ( 19 downto 0 );
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    ZERO_DETECT : out STD_LOGIC_VECTOR ( 1 downto 0 );
    P : out STD_LOGIC_VECTOR ( 51 downto 0 );
    PCASC : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of \centroid_0_mult_gen_v12_0_13__1\ : entity is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of \centroid_0_mult_gen_v12_0_13__1\ : entity is 32;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of \centroid_0_mult_gen_v12_0_13__1\ : entity is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of \centroid_0_mult_gen_v12_0_13__1\ : entity is "10000001";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of \centroid_0_mult_gen_v12_0_13__1\ : entity is 20;
  attribute C_CCM_IMP : integer;
  attribute C_CCM_IMP of \centroid_0_mult_gen_v12_0_13__1\ : entity is 0;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of \centroid_0_mult_gen_v12_0_13__1\ : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of \centroid_0_mult_gen_v12_0_13__1\ : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of \centroid_0_mult_gen_v12_0_13__1\ : entity is 0;
  attribute C_HAS_ZERO_DETECT : integer;
  attribute C_HAS_ZERO_DETECT of \centroid_0_mult_gen_v12_0_13__1\ : entity is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of \centroid_0_mult_gen_v12_0_13__1\ : entity is 4;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of \centroid_0_mult_gen_v12_0_13__1\ : entity is 0;
  attribute C_MULT_TYPE : integer;
  attribute C_MULT_TYPE of \centroid_0_mult_gen_v12_0_13__1\ : entity is 1;
  attribute C_OPTIMIZE_GOAL : integer;
  attribute C_OPTIMIZE_GOAL of \centroid_0_mult_gen_v12_0_13__1\ : entity is 1;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of \centroid_0_mult_gen_v12_0_13__1\ : entity is 51;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of \centroid_0_mult_gen_v12_0_13__1\ : entity is 0;
  attribute C_ROUND_OUTPUT : integer;
  attribute C_ROUND_OUTPUT of \centroid_0_mult_gen_v12_0_13__1\ : entity is 0;
  attribute C_ROUND_PT : integer;
  attribute C_ROUND_PT of \centroid_0_mult_gen_v12_0_13__1\ : entity is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \centroid_0_mult_gen_v12_0_13__1\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \centroid_0_mult_gen_v12_0_13__1\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \centroid_0_mult_gen_v12_0_13__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \centroid_0_mult_gen_v12_0_13__1\ : entity is "mult_gen_v12_0_13";
end \centroid_0_mult_gen_v12_0_13__1\;

architecture STRUCTURE of \centroid_0_mult_gen_v12_0_13__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_i_mult_PCASC_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_i_mult_ZERO_DETECT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_A_TYPE of i_mult : label is 1;
  attribute C_A_WIDTH of i_mult : label is 32;
  attribute C_B_TYPE of i_mult : label is 1;
  attribute C_B_VALUE of i_mult : label is "10000001";
  attribute C_B_WIDTH of i_mult : label is 20;
  attribute C_CCM_IMP of i_mult : label is 0;
  attribute C_CE_OVERRIDES_SCLR of i_mult : label is 0;
  attribute C_HAS_CE of i_mult : label is 0;
  attribute C_HAS_SCLR of i_mult : label is 0;
  attribute C_HAS_ZERO_DETECT of i_mult : label is 0;
  attribute C_LATENCY of i_mult : label is 4;
  attribute C_MODEL_TYPE of i_mult : label is 0;
  attribute C_MULT_TYPE of i_mult : label is 1;
  attribute C_OPTIMIZE_GOAL of i_mult : label is 1;
  attribute C_OUT_HIGH of i_mult : label is 51;
  attribute C_OUT_LOW of i_mult : label is 0;
  attribute C_ROUND_OUTPUT of i_mult : label is 0;
  attribute C_ROUND_PT of i_mult : label is 0;
  attribute C_VERBOSITY of i_mult : label is 0;
  attribute C_XDEVICEFAMILY of i_mult : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_mult : label is "yes";
begin
  PCASC(47) <= \<const0>\;
  PCASC(46) <= \<const0>\;
  PCASC(45) <= \<const0>\;
  PCASC(44) <= \<const0>\;
  PCASC(43) <= \<const0>\;
  PCASC(42) <= \<const0>\;
  PCASC(41) <= \<const0>\;
  PCASC(40) <= \<const0>\;
  PCASC(39) <= \<const0>\;
  PCASC(38) <= \<const0>\;
  PCASC(37) <= \<const0>\;
  PCASC(36) <= \<const0>\;
  PCASC(35) <= \<const0>\;
  PCASC(34) <= \<const0>\;
  PCASC(33) <= \<const0>\;
  PCASC(32) <= \<const0>\;
  PCASC(31) <= \<const0>\;
  PCASC(30) <= \<const0>\;
  PCASC(29) <= \<const0>\;
  PCASC(28) <= \<const0>\;
  PCASC(27) <= \<const0>\;
  PCASC(26) <= \<const0>\;
  PCASC(25) <= \<const0>\;
  PCASC(24) <= \<const0>\;
  PCASC(23) <= \<const0>\;
  PCASC(22) <= \<const0>\;
  PCASC(21) <= \<const0>\;
  PCASC(20) <= \<const0>\;
  PCASC(19) <= \<const0>\;
  PCASC(18) <= \<const0>\;
  PCASC(17) <= \<const0>\;
  PCASC(16) <= \<const0>\;
  PCASC(15) <= \<const0>\;
  PCASC(14) <= \<const0>\;
  PCASC(13) <= \<const0>\;
  PCASC(12) <= \<const0>\;
  PCASC(11) <= \<const0>\;
  PCASC(10) <= \<const0>\;
  PCASC(9) <= \<const0>\;
  PCASC(8) <= \<const0>\;
  PCASC(7) <= \<const0>\;
  PCASC(6) <= \<const0>\;
  PCASC(5) <= \<const0>\;
  PCASC(4) <= \<const0>\;
  PCASC(3) <= \<const0>\;
  PCASC(2) <= \<const0>\;
  PCASC(1) <= \<const0>\;
  PCASC(0) <= \<const0>\;
  ZERO_DETECT(1) <= \<const0>\;
  ZERO_DETECT(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_mult: entity work.\centroid_0_mult_gen_v12_0_13_viv__1\
     port map (
      A(31 downto 0) => A(31 downto 0),
      B(19 downto 0) => B(19 downto 0),
      CE => '0',
      CLK => CLK,
      P(51 downto 0) => P(51 downto 0),
      PCASC(47 downto 0) => NLW_i_mult_PCASC_UNCONNECTED(47 downto 0),
      SCLR => '0',
      ZERO_DETECT(1 downto 0) => NLW_i_mult_ZERO_DETECT_UNCONNECTED(1 downto 0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
f8E1sXc0xBIeqHphsf3cJY5HaoqTo23wWTvYAfbq4PbGdbf3pqoeH8B1bRDMtDfh3GXrexdYE2Jc
EQxuqO6SCg==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
fRnF0s12nUC0Gu6ChqHa/q6b3kXe9Zy6M5DN1s53pMTcSkIHtk32R58ORE12IDaldqDbAdDvUwUV
PJnl+TlelcGuxtNawLmi+AcxA9xyAhXaym4nKcttp+iKxsxnA/7ruLlE5JQMdlvfUlJjL8J78Ltw
Dbkmmjg1UE1W0udDJf8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mKxWBrU1YD5SxJA22o73EIfW8cmwKPdGdpNQt4NQClabAHu62zqZp0g+65Hy7wELci9s9oZCCrre
boHC3fwmxTgOtpvVfYyU9JNY5LfRdTp9TQdjV6TehSALBM6a5XCgF3diWI1k1Lk8NbI9up8iRRNr
+Rqs5xj4YOkGU0el+w75KHqwVDSm5g9S6ds9eMF7tc/R4UAzlgn552ZYsCIzUVnAGCHaDgm5K7be
3EkxIa4SPR45ZLF+pWAMfz5CLlx0FDdglZ3T91hPs9/qQnGh94TaTaHmXsD9dqSiVqxldt8Gtzrg
vDdIz0FRIoh+YtrFaX/AdIIBZ7md2/bMa8Bq4w==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
oXy7169cPnrbCEF3oCShbXU4LCwsYzExef33f+pdex2KbYfq/4pckJ4ZeTLlag04HrvP3po8oOjW
plx+T05BG/wDyhKDM3j4a0nrizBlZf5D6mkZvNewx3zveTc3o0BQP/R+YJcBHyV/8R6CIqtwRhHJ
Q+22ne26AII78s5AW6BVF+u05ltLDvQXtCClhW4n1pzO6rgzL6JKraeDyHk5nkENVEgWphlaZKBL
EV5mhU1WphRC8oBaR9jXXUN25A8gPmebpJLzyGSTntDkThQa5JqcgRRLpHm75bfWZU2+ctT7Lh9D
3zYEyXKSA/B48KYxMyPa3Mtxsl7PGGxqJ+jpmA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
njXCaxI0ZrpeIsJHqmtppC+QoqLQTzoDBsaZJ1D90spl40rA2llUnGjjl1Tr0zYYMFK1f6TXs9q9
jNnMcWtkurdq+CZ7qRsXQ0yZWWV4SMqMyNoHCy2m21EIZxZRHnwHnm1cxBSDnUguhG7pjskygO/K
498ROj8T/Ke23+MxU3YFhNRQIfSWDDTwvu5+npW0Mhj6iz6wwh5ecCM5HS/95A9eAHG6m08r+/VH
ChLqbKbzzc3h1OVq1spLfmzhP5pqK+Pq699udky8u/zY7JV1Hdlkl/Gdy8N+Z7vDBreCXzp1mhhG
zhl3ioStjU2GilhQk7ZPB1qs/DFUrmMzwKtrvQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
GJ5ELBTtiadRfLFYB1aBdbztJOGHP78n1I+Uj1MupFPJ0BSYP5JpWvJJu3pldWRvlrz8txpdJIQV
PNCrJmBDGQX+Jpg8FC9Fq9B5JqyfNSH1OTnLLuwO6eYgwexOT0UjcdwORX684j/i8FwskmXw18bq
4xDDPQwI3F3vyVOmV2E=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Sdms76Ale0JabjyT85uTFeFMThBxiSia9DPxOzJkQVFYDIxOn8H98YhyBy0+5NAWvuJgNUpwI9m4
G6vKW89pJgi1ULDyl+OZLHycgRlL05iKGZAOS/btTrNysliu3nbSmw8d15ZW6uJhOn59tYh11+Pc
/9vAQu+Xzux77/rjrOyCNWwEnTUaRR8HMztLSYaiPiU1aIbWyYyxTQvoYpnptlaz1umjCRc/rAsT
rurSnD9yhTNEfGxEc28HOpfRlQvrz3cu2Oqcmx19C5VomT6sD+Kbxrrl9everazsgimolYSLXM3C
hNCpDDPdDunhjCMlHMgIzwVQR84soZ41TkZZuQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
oQ74mNIVSpl46ybXwOcU7xtqV3BucRSPwM9QNkvSBUWAseMNDhVpx6EGlZ1rrU9uwn7TRA+hvgHk
KcGLy15CoRP5fuTc/a3wV05vCOMYXC3Csa/05pzqZt39tvkDG89gJYVHi4QBPrXrSieSwT41xboF
p47U+ktrq9an3fZTdTuiPtz1VKJsgtraT0opGXo4DOWYv+FirGBt38SKQtJPvmom+wXpPKoRXa/t
m44fT6gKYUkmFilUrmnbxYE7LbBq4Il9TtDkixzaASn5x1Mi2Fg45HJBcRo15Q8HN3kgqzXq4/Uo
C70YbPdClgHMgAK9HDAieFG93O2pUN9wWweVww==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
iOkkobp6y7VIRpEq2nQG6AHKVTk9//FcFNmU2SYCHfc1KRMpsWiFVW0pe4L+gdIO3VEsN5ESBXdA
/qQAw2DCXnoHhab3sGUj8GCRyLsNmYoTuCHBUpdTvIbvvD84unmRL465Ohxi9/mx5JM60XM3hxqM
4d+tHOrJjRomCzqDAG50Lj+2Xyk/7doCT5MMN0x3mv9OfU4OXKLK2Wht2Zm8TEMSfn1HpJEcy+Qq
tE0G5DTZyK63foQoaI+S/vi0WSotfCGWxwvstbS0TYt42WM3hFphHXXsMIPhBUJMOdpYEYrg82/r
iufjaFtYp4bk5IpGKFXsc700tFwButCjqNkzxQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1744)
`protect data_block
yT7WP/XUoAsN2SQL64Li/REL2g2a3hQ3bMHIjOssO5fs8+aLT48+Xadr6VLhl2tDHnSA/BI11GpC
6ENADGJqbrgQvh+CYsFL+iJARLHwIWUyt14oxq/nifqcFhZc23+U+S1bg8gRinaacw/6zMkttTHV
q+cbjGCo88z23uuSrj+j1tdx2qfHiJFZOclqAng0oR9OnX21p2+6Guz/FPI9ZXVY3De/ARoi/zSF
JBOz0MjRP1WfiQbiOJjZsjPhkF9Osbo7lI1C75qHHCGGKFfLgifNH8b5mGj2uOxiXZ1F9+X9Ggc+
yTPDt8tFkXYW5tfDsTuaWD8CxQM434QAGN6l6qdnk/EwLkfiEQRUSelM1DvBM3JqWj65DOX8Joq2
CJM1cz1kSuoa28OjHOZpyUAmtOYzugY67pZUggaxfOtEIY3fQuv5hqVz0sP/qnuolf6GSdjUcHNJ
rfOeoNbTSfRP6AOHu8clvza4ZraCudXTmpf3zsdSL0SlSl9Ip56ZrMTB0qHny6PiSIeiHs3kdFis
6MSCsvvTPwDO4hpDXGtOEaEmeRY0X0C+Q14isD/lXLptN7qBi7U+Vg+DqSGe4Gpf2xgFpvEBR/Qw
0g7avYDOUxgzGesDXyOzqcJiXDtHGJWdXd27odB+jF8cAXKA7dQz4qBV3pWRvD1Fa06PuoN76Uid
4OU3h7S/ND2rrHTzFADq0paARUViYoTToGdRmMOTSS1zKjqaecc5FuwJxF/wLJht/wYIZJ1cPRUJ
5IS+2DEP7BNd6f4nSfVLOKOJ9MLnWzHrWtx29E5lF4xM40qOGC7Z28HGLWDwIGSzJeVtnLBqJsJZ
0fUjbNZUd/fTCuLyeJRmCFoPGylwVT54QtRebfHpa66Yb+OMVA26rNMUZ78fmYQqdw9GHwPPYSb6
3E0PAzIPxn03ENnXcjUaw6gKa+5q8eQfUQ1tfdKxP9V4xwlz+xOz/Pc9/9stl4Bfh7iPb0e47K+P
Dl7ZrH4982eAQKImfkivH2DqpMRgfv4P8XO2zKNI8TWa3m4XfRezQ2T0P8l23qxYinWouqnf2pIW
yWg2rm6hLhc2W3q0+TwiOvotBhmC8ifI0Ip0wzLe8hHqQKxmBPRzcOiJ4fYVts4rcAisdITAO4vL
GN9uGYQSPvLpwhhbXCN6xsCFL85WPoxy0pmUVz6TyB7ai7rZKLZahukV9nd0Q0qURaouxYOYM0Sn
leBj2QeAeEJ9cXgee7uEnfR73DEaCI8YpjpQzlYpIG+K44glqTgX99CKRxx3914UejHupK0oMPZV
W4m7tx/eiWMBnfKt7HxE1mbqVNMu7c1f9mQhR4GFOaNrfp0AHWrFqvSJXNDI+f220qAiuxGgCk71
eMwQ78E3t502yymatvdWpkg66LBcS31K5dREHJUAPFx8mD2oy50UjUozpKWDVkdl8takK3XnAZ3p
ppY4llIUyULMITpMICtQDLEgis13vev1glOEkRqtwXYCbyhpAmbql/zT4bi/J+stVyjJYdjbuYkP
Sgw5Ldo8KtaNbe4Hc/IEt9qpvm76lLjQ9peUxQvoK+hLbS5xnYR1RNtUxRu3jiF6mzJwXkXiBmzM
l/Rtz+D0cnEfH+5oWwFOHpJp+ksfnzvilPHekK6amHXSPGHU6nWqLuj1lEqD2SCR/KLTCZp0jWBj
l3ivGMP0YasPO6shdSLYDUdYthedbvExzgAkFYFv8BvGJ0qw9ma3dwS32iAO9Fpf64gaYXH9FbQQ
jF1QG04RyJPrB5Gh3GOP377nTYth55hunOlpgUZ4m1vl/qCepEx7bBXe8AkzZfMd67sF4OMX8e/+
kdTSp24KWNyuFiZ11e2PzHN8n66r0B3HU2wsOGLcNAqdtyPLBREH5QNOS/R175t8/QqgWf78Yge4
Ayi8CN0OgbdXSNxfCJkcoMwiI4NG0DxDqOoHkXhGSJJybfN8cAlkfuKnwITownwciEiecDDVhrzj
ETPrCqm72i8WtY2F4P+7ph3fxehVNAP+PRcXAgH4ds4xwpLVdvfGgZJ5noeI6N5Qltgp+rozEYwq
krh2f28EgcQGeUy5xBAWXBO+V9A2UjuFfzW71bqPeRLTsf6P00Dr6Kl2V8HSMszMyxACooNAd9Vx
tVi1m8rVZQJ7KUjkPiOi6lR+Ru7ER+yf6IMjQrudZOiuYnpXVJyweq0Uqx9oPQXod2bpzxt2hqph
qTroucT2OyGp7jKW9r88WQMtNVj3I4vAAWsE60GOP0scZiBRPcZS9L9xqOUTUeKIbHsZuk8sNhlb
Jkv4bDmbvtUp3+wvurst232CaQuS91s66xUVHGKuRAulzw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity centroid_0_mult_32_20_lm is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sar_reg[25]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_10\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \dividend_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of centroid_0_mult_32_20_lm : entity is "mult_32_20_lm";
end centroid_0_mult_32_20_lm;

architecture STRUCTURE of centroid_0_mult_32_20_lm is
  signal mul_res : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal NLW_U0_PCASC_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_U0_ZERO_DETECT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 32;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of U0 : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of U0 : label is "10000001";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 20;
  attribute C_CCM_IMP : integer;
  attribute C_CCM_IMP of U0 : label is 0;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of U0 : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of U0 : label is 0;
  attribute C_HAS_ZERO_DETECT : integer;
  attribute C_HAS_ZERO_DETECT of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 4;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of U0 : label is 0;
  attribute C_MULT_TYPE : integer;
  attribute C_MULT_TYPE of U0 : label is 1;
  attribute C_OPTIMIZE_GOAL : integer;
  attribute C_OPTIMIZE_GOAL of U0 : label is 1;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of U0 : label is 51;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of U0 : label is 0;
  attribute C_ROUND_OUTPUT : integer;
  attribute C_ROUND_OUTPUT of U0 : label is 0;
  attribute C_ROUND_PT : integer;
  attribute C_ROUND_PT of U0 : label is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.centroid_0_mult_gen_v12_0_13
     port map (
      A(31 downto 0) => A(31 downto 0),
      B(19 downto 0) => Q(19 downto 0),
      CE => '1',
      CLK => clk,
      P(51 downto 0) => mul_res(51 downto 0),
      PCASC(47 downto 0) => NLW_U0_PCASC_UNCONNECTED(47 downto 0),
      SCLR => '0',
      ZERO_DETECT(1 downto 0) => NLW_U0_ZERO_DETECT_UNCONNECTED(1 downto 0)
    );
\sar1_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(15),
      I1 => \dividend_reg_reg[31]\(15),
      I2 => mul_res(14),
      I3 => \dividend_reg_reg[31]\(14),
      O => \sar_reg[25]\(3)
    );
\sar1_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(13),
      I1 => \dividend_reg_reg[31]\(13),
      I2 => mul_res(12),
      I3 => \dividend_reg_reg[31]\(12),
      O => \sar_reg[25]\(2)
    );
\sar1_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(11),
      I1 => \dividend_reg_reg[31]\(11),
      I2 => mul_res(10),
      I3 => \dividend_reg_reg[31]\(10),
      O => \sar_reg[25]\(1)
    );
\sar1_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(9),
      I1 => \dividend_reg_reg[31]\(9),
      I2 => mul_res(8),
      I3 => \dividend_reg_reg[31]\(8),
      O => \sar_reg[25]\(0)
    );
\sar1_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(15),
      I1 => mul_res(15),
      I2 => \dividend_reg_reg[31]\(14),
      I3 => mul_res(14),
      O => \sar_reg[25]_0\(3)
    );
\sar1_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(13),
      I1 => mul_res(13),
      I2 => \dividend_reg_reg[31]\(12),
      I3 => mul_res(12),
      O => \sar_reg[25]_0\(2)
    );
\sar1_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(11),
      I1 => mul_res(11),
      I2 => \dividend_reg_reg[31]\(10),
      I3 => mul_res(10),
      O => \sar_reg[25]_0\(1)
    );
\sar1_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(9),
      I1 => mul_res(9),
      I2 => \dividend_reg_reg[31]\(8),
      I3 => mul_res(8),
      O => \sar_reg[25]_0\(0)
    );
\sar1_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(23),
      I1 => \dividend_reg_reg[31]\(23),
      I2 => mul_res(22),
      I3 => \dividend_reg_reg[31]\(22),
      O => \sar_reg[25]_1\(3)
    );
\sar1_carry__1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(21),
      I1 => \dividend_reg_reg[31]\(21),
      I2 => mul_res(20),
      I3 => \dividend_reg_reg[31]\(20),
      O => \sar_reg[25]_1\(2)
    );
\sar1_carry__1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(19),
      I1 => \dividend_reg_reg[31]\(19),
      I2 => mul_res(18),
      I3 => \dividend_reg_reg[31]\(18),
      O => \sar_reg[25]_1\(1)
    );
\sar1_carry__1_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(17),
      I1 => \dividend_reg_reg[31]\(17),
      I2 => mul_res(16),
      I3 => \dividend_reg_reg[31]\(16),
      O => \sar_reg[25]_1\(0)
    );
\sar1_carry__1_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(23),
      I1 => mul_res(23),
      I2 => \dividend_reg_reg[31]\(22),
      I3 => mul_res(22),
      O => \sar_reg[25]_2\(3)
    );
\sar1_carry__1_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(21),
      I1 => mul_res(21),
      I2 => \dividend_reg_reg[31]\(20),
      I3 => mul_res(20),
      O => \sar_reg[25]_2\(2)
    );
\sar1_carry__1_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(19),
      I1 => mul_res(19),
      I2 => \dividend_reg_reg[31]\(18),
      I3 => mul_res(18),
      O => \sar_reg[25]_2\(1)
    );
\sar1_carry__1_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(17),
      I1 => mul_res(17),
      I2 => \dividend_reg_reg[31]\(16),
      I3 => mul_res(16),
      O => \sar_reg[25]_2\(0)
    );
\sar1_carry__2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(31),
      I1 => \dividend_reg_reg[31]\(31),
      I2 => mul_res(30),
      I3 => \dividend_reg_reg[31]\(30),
      O => \sar_reg[25]_3\(3)
    );
\sar1_carry__2_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(29),
      I1 => \dividend_reg_reg[31]\(29),
      I2 => mul_res(28),
      I3 => \dividend_reg_reg[31]\(28),
      O => \sar_reg[25]_3\(2)
    );
\sar1_carry__2_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(27),
      I1 => \dividend_reg_reg[31]\(27),
      I2 => mul_res(26),
      I3 => \dividend_reg_reg[31]\(26),
      O => \sar_reg[25]_3\(1)
    );
\sar1_carry__2_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(25),
      I1 => \dividend_reg_reg[31]\(25),
      I2 => mul_res(24),
      I3 => \dividend_reg_reg[31]\(24),
      O => \sar_reg[25]_3\(0)
    );
\sar1_carry__2_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(31),
      I1 => mul_res(31),
      I2 => \dividend_reg_reg[31]\(30),
      I3 => mul_res(30),
      O => \sar_reg[25]_4\(3)
    );
\sar1_carry__2_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(29),
      I1 => mul_res(29),
      I2 => \dividend_reg_reg[31]\(28),
      I3 => mul_res(28),
      O => \sar_reg[25]_4\(2)
    );
\sar1_carry__2_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(27),
      I1 => mul_res(27),
      I2 => \dividend_reg_reg[31]\(26),
      I3 => mul_res(26),
      O => \sar_reg[25]_4\(1)
    );
\sar1_carry__2_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(25),
      I1 => mul_res(25),
      I2 => \dividend_reg_reg[31]\(24),
      I3 => mul_res(24),
      O => \sar_reg[25]_4\(0)
    );
\sar1_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(38),
      I1 => mul_res(39),
      O => \sar_reg[25]_5\(3)
    );
\sar1_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(36),
      I1 => mul_res(37),
      O => \sar_reg[25]_5\(2)
    );
\sar1_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(35),
      I1 => mul_res(34),
      O => \sar_reg[25]_5\(1)
    );
\sar1_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(33),
      I1 => mul_res(32),
      O => \sar_reg[25]_5\(0)
    );
\sar1_carry__3_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(39),
      I1 => mul_res(38),
      O => \sar_reg[25]_8\(3)
    );
\sar1_carry__3_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(37),
      I1 => mul_res(36),
      O => \sar_reg[25]_8\(2)
    );
\sar1_carry__3_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(34),
      I1 => mul_res(35),
      O => \sar_reg[25]_8\(1)
    );
\sar1_carry__3_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(32),
      I1 => mul_res(33),
      O => \sar_reg[25]_8\(0)
    );
\sar1_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(46),
      I1 => mul_res(47),
      O => \sar_reg[25]_6\(3)
    );
\sar1_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(44),
      I1 => mul_res(45),
      O => \sar_reg[25]_6\(2)
    );
\sar1_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(42),
      I1 => mul_res(43),
      O => \sar_reg[25]_6\(1)
    );
\sar1_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(40),
      I1 => mul_res(41),
      O => \sar_reg[25]_6\(0)
    );
\sar1_carry__4_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(47),
      I1 => mul_res(46),
      O => \sar_reg[25]_9\(3)
    );
\sar1_carry__4_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(45),
      I1 => mul_res(44),
      O => \sar_reg[25]_9\(2)
    );
\sar1_carry__4_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(43),
      I1 => mul_res(42),
      O => \sar_reg[25]_9\(1)
    );
\sar1_carry__4_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(41),
      I1 => mul_res(40),
      O => \sar_reg[25]_9\(0)
    );
\sar1_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(50),
      I1 => mul_res(51),
      O => \sar_reg[25]_7\(1)
    );
\sar1_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(48),
      I1 => mul_res(49),
      O => \sar_reg[25]_7\(0)
    );
\sar1_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(51),
      I1 => mul_res(50),
      O => \sar_reg[25]_10\(1)
    );
\sar1_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(49),
      I1 => mul_res(48),
      O => \sar_reg[25]_10\(0)
    );
\sar1_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(7),
      I1 => \dividend_reg_reg[31]\(7),
      I2 => mul_res(6),
      I3 => \dividend_reg_reg[31]\(6),
      O => DI(3)
    );
\sar1_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(5),
      I1 => \dividend_reg_reg[31]\(5),
      I2 => mul_res(4),
      I3 => \dividend_reg_reg[31]\(4),
      O => DI(2)
    );
\sar1_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(3),
      I1 => \dividend_reg_reg[31]\(3),
      I2 => mul_res(2),
      I3 => \dividend_reg_reg[31]\(2),
      O => DI(1)
    );
\sar1_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(1),
      I1 => \dividend_reg_reg[31]\(1),
      I2 => mul_res(0),
      I3 => \dividend_reg_reg[31]\(0),
      O => DI(0)
    );
\sar1_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(7),
      I1 => mul_res(7),
      I2 => \dividend_reg_reg[31]\(6),
      I3 => mul_res(6),
      O => S(3)
    );
\sar1_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(5),
      I1 => mul_res(5),
      I2 => \dividend_reg_reg[31]\(4),
      I3 => mul_res(4),
      O => S(2)
    );
\sar1_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(3),
      I1 => mul_res(3),
      I2 => \dividend_reg_reg[31]\(2),
      I3 => mul_res(2),
      O => S(1)
    );
\sar1_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(1),
      I1 => mul_res(1),
      I2 => \dividend_reg_reg[31]\(0),
      I3 => mul_res(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity centroid_0_mult_32_20_lm_2 is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sar_reg[25]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sar_reg[25]_10\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \dividend_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of centroid_0_mult_32_20_lm_2 : entity is "mult_32_20_lm";
end centroid_0_mult_32_20_lm_2;

architecture STRUCTURE of centroid_0_mult_32_20_lm_2 is
  signal mul_res : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal NLW_U0_PCASC_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_U0_ZERO_DETECT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of U0 : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of U0 : label is 32;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of U0 : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of U0 : label is "10000001";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 20;
  attribute C_CCM_IMP : integer;
  attribute C_CCM_IMP of U0 : label is 0;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of U0 : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of U0 : label is 0;
  attribute C_HAS_ZERO_DETECT : integer;
  attribute C_HAS_ZERO_DETECT of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 4;
  attribute C_MODEL_TYPE : integer;
  attribute C_MODEL_TYPE of U0 : label is 0;
  attribute C_MULT_TYPE : integer;
  attribute C_MULT_TYPE of U0 : label is 1;
  attribute C_OPTIMIZE_GOAL : integer;
  attribute C_OPTIMIZE_GOAL of U0 : label is 1;
  attribute C_OUT_HIGH : integer;
  attribute C_OUT_HIGH of U0 : label is 51;
  attribute C_OUT_LOW : integer;
  attribute C_OUT_LOW of U0 : label is 0;
  attribute C_ROUND_OUTPUT : integer;
  attribute C_ROUND_OUTPUT of U0 : label is 0;
  attribute C_ROUND_PT : integer;
  attribute C_ROUND_PT of U0 : label is 0;
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.\centroid_0_mult_gen_v12_0_13__1\
     port map (
      A(31 downto 0) => A(31 downto 0),
      B(19 downto 0) => Q(19 downto 0),
      CE => '1',
      CLK => clk,
      P(51 downto 0) => mul_res(51 downto 0),
      PCASC(47 downto 0) => NLW_U0_PCASC_UNCONNECTED(47 downto 0),
      SCLR => '0',
      ZERO_DETECT(1 downto 0) => NLW_U0_ZERO_DETECT_UNCONNECTED(1 downto 0)
    );
\sar1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(15),
      I1 => \dividend_reg_reg[31]\(15),
      I2 => mul_res(14),
      I3 => \dividend_reg_reg[31]\(14),
      O => \sar_reg[25]\(3)
    );
\sar1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(13),
      I1 => \dividend_reg_reg[31]\(13),
      I2 => mul_res(12),
      I3 => \dividend_reg_reg[31]\(12),
      O => \sar_reg[25]\(2)
    );
\sar1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(11),
      I1 => \dividend_reg_reg[31]\(11),
      I2 => mul_res(10),
      I3 => \dividend_reg_reg[31]\(10),
      O => \sar_reg[25]\(1)
    );
\sar1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(9),
      I1 => \dividend_reg_reg[31]\(9),
      I2 => mul_res(8),
      I3 => \dividend_reg_reg[31]\(8),
      O => \sar_reg[25]\(0)
    );
\sar1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(15),
      I1 => mul_res(15),
      I2 => \dividend_reg_reg[31]\(14),
      I3 => mul_res(14),
      O => \sar_reg[25]_0\(3)
    );
\sar1_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(13),
      I1 => mul_res(13),
      I2 => \dividend_reg_reg[31]\(12),
      I3 => mul_res(12),
      O => \sar_reg[25]_0\(2)
    );
\sar1_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(11),
      I1 => mul_res(11),
      I2 => \dividend_reg_reg[31]\(10),
      I3 => mul_res(10),
      O => \sar_reg[25]_0\(1)
    );
\sar1_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(9),
      I1 => mul_res(9),
      I2 => \dividend_reg_reg[31]\(8),
      I3 => mul_res(8),
      O => \sar_reg[25]_0\(0)
    );
\sar1_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(23),
      I1 => \dividend_reg_reg[31]\(23),
      I2 => mul_res(22),
      I3 => \dividend_reg_reg[31]\(22),
      O => \sar_reg[25]_1\(3)
    );
\sar1_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(21),
      I1 => \dividend_reg_reg[31]\(21),
      I2 => mul_res(20),
      I3 => \dividend_reg_reg[31]\(20),
      O => \sar_reg[25]_1\(2)
    );
\sar1_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(19),
      I1 => \dividend_reg_reg[31]\(19),
      I2 => mul_res(18),
      I3 => \dividend_reg_reg[31]\(18),
      O => \sar_reg[25]_1\(1)
    );
\sar1_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(17),
      I1 => \dividend_reg_reg[31]\(17),
      I2 => mul_res(16),
      I3 => \dividend_reg_reg[31]\(16),
      O => \sar_reg[25]_1\(0)
    );
\sar1_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(23),
      I1 => mul_res(23),
      I2 => \dividend_reg_reg[31]\(22),
      I3 => mul_res(22),
      O => \sar_reg[25]_2\(3)
    );
\sar1_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(21),
      I1 => mul_res(21),
      I2 => \dividend_reg_reg[31]\(20),
      I3 => mul_res(20),
      O => \sar_reg[25]_2\(2)
    );
\sar1_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(19),
      I1 => mul_res(19),
      I2 => \dividend_reg_reg[31]\(18),
      I3 => mul_res(18),
      O => \sar_reg[25]_2\(1)
    );
\sar1_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(17),
      I1 => mul_res(17),
      I2 => \dividend_reg_reg[31]\(16),
      I3 => mul_res(16),
      O => \sar_reg[25]_2\(0)
    );
\sar1_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(31),
      I1 => \dividend_reg_reg[31]\(31),
      I2 => mul_res(30),
      I3 => \dividend_reg_reg[31]\(30),
      O => \sar_reg[25]_3\(3)
    );
\sar1_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(29),
      I1 => \dividend_reg_reg[31]\(29),
      I2 => mul_res(28),
      I3 => \dividend_reg_reg[31]\(28),
      O => \sar_reg[25]_3\(2)
    );
\sar1_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(27),
      I1 => \dividend_reg_reg[31]\(27),
      I2 => mul_res(26),
      I3 => \dividend_reg_reg[31]\(26),
      O => \sar_reg[25]_3\(1)
    );
\sar1_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(25),
      I1 => \dividend_reg_reg[31]\(25),
      I2 => mul_res(24),
      I3 => \dividend_reg_reg[31]\(24),
      O => \sar_reg[25]_3\(0)
    );
\sar1_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(31),
      I1 => mul_res(31),
      I2 => \dividend_reg_reg[31]\(30),
      I3 => mul_res(30),
      O => \sar_reg[25]_4\(3)
    );
\sar1_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(29),
      I1 => mul_res(29),
      I2 => \dividend_reg_reg[31]\(28),
      I3 => mul_res(28),
      O => \sar_reg[25]_4\(2)
    );
\sar1_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(27),
      I1 => mul_res(27),
      I2 => \dividend_reg_reg[31]\(26),
      I3 => mul_res(26),
      O => \sar_reg[25]_4\(1)
    );
\sar1_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(25),
      I1 => mul_res(25),
      I2 => \dividend_reg_reg[31]\(24),
      I3 => mul_res(24),
      O => \sar_reg[25]_4\(0)
    );
\sar1_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(39),
      I1 => mul_res(38),
      O => \sar_reg[25]_5\(3)
    );
\sar1_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(37),
      I1 => mul_res(36),
      O => \sar_reg[25]_5\(2)
    );
\sar1_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(35),
      I1 => mul_res(34),
      O => \sar_reg[25]_5\(1)
    );
\sar1_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(33),
      I1 => mul_res(32),
      O => \sar_reg[25]_5\(0)
    );
\sar1_carry__3_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(38),
      I1 => mul_res(39),
      O => \sar_reg[25]_8\(3)
    );
\sar1_carry__3_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(36),
      I1 => mul_res(37),
      O => \sar_reg[25]_8\(2)
    );
\sar1_carry__3_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(34),
      I1 => mul_res(35),
      O => \sar_reg[25]_8\(1)
    );
\sar1_carry__3_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(32),
      I1 => mul_res(33),
      O => \sar_reg[25]_8\(0)
    );
\sar1_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(47),
      I1 => mul_res(46),
      O => \sar_reg[25]_6\(3)
    );
\sar1_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(45),
      I1 => mul_res(44),
      O => \sar_reg[25]_6\(2)
    );
\sar1_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(43),
      I1 => mul_res(42),
      O => \sar_reg[25]_6\(1)
    );
\sar1_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(41),
      I1 => mul_res(40),
      O => \sar_reg[25]_6\(0)
    );
\sar1_carry__4_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(46),
      I1 => mul_res(47),
      O => \sar_reg[25]_9\(3)
    );
\sar1_carry__4_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(44),
      I1 => mul_res(45),
      O => \sar_reg[25]_9\(2)
    );
\sar1_carry__4_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(42),
      I1 => mul_res(43),
      O => \sar_reg[25]_9\(1)
    );
\sar1_carry__4_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(40),
      I1 => mul_res(41),
      O => \sar_reg[25]_9\(0)
    );
\sar1_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(51),
      I1 => mul_res(50),
      O => \sar_reg[25]_7\(1)
    );
\sar1_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mul_res(49),
      I1 => mul_res(48),
      O => \sar_reg[25]_7\(0)
    );
\sar1_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(50),
      I1 => mul_res(51),
      O => \sar_reg[25]_10\(1)
    );
\sar1_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mul_res(48),
      I1 => mul_res(49),
      O => \sar_reg[25]_10\(0)
    );
sar1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(7),
      I1 => \dividend_reg_reg[31]\(7),
      I2 => mul_res(6),
      I3 => \dividend_reg_reg[31]\(6),
      O => DI(3)
    );
sar1_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(5),
      I1 => \dividend_reg_reg[31]\(5),
      I2 => mul_res(4),
      I3 => \dividend_reg_reg[31]\(4),
      O => DI(2)
    );
sar1_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(3),
      I1 => \dividend_reg_reg[31]\(3),
      I2 => mul_res(2),
      I3 => \dividend_reg_reg[31]\(2),
      O => DI(1)
    );
sar1_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => mul_res(1),
      I1 => \dividend_reg_reg[31]\(1),
      I2 => mul_res(0),
      I3 => \dividend_reg_reg[31]\(0),
      O => DI(0)
    );
sar1_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(7),
      I1 => mul_res(7),
      I2 => \dividend_reg_reg[31]\(6),
      I3 => mul_res(6),
      O => S(3)
    );
sar1_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(5),
      I1 => mul_res(5),
      I2 => \dividend_reg_reg[31]\(4),
      I3 => mul_res(4),
      O => S(2)
    );
sar1_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(3),
      I1 => mul_res(3),
      I2 => \dividend_reg_reg[31]\(2),
      I3 => mul_res(2),
      O => S(1)
    );
sar1_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dividend_reg_reg[31]\(1),
      I1 => mul_res(1),
      I2 => \dividend_reg_reg[31]\(0),
      I3 => mul_res(0),
      O => S(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
Ugc6FdWL7POZ70z2gd/vtc5vUTk7nmnOc6x6GMUCdUwoDFdT8WnSzjKh5I0Y0m1vniIz2Yp2cAqh
OaEqpXGrhg==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
FXqM4O8QPotfIimM02hA4j5hZMdmS37+swJBqH+5CsUC4DNKFqjNL9rIKRWsqluRTZsRa8MDaMQ9
jPvlt46L73TR6jBrlzkW28QBwiXeSsIHfXdvFVRQLMopGVaARQ1EGd9/c3iyjwiByAhW1Jt8FinD
dh5clra/xBz77UXR7tE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
g34KQoxuMCd6/UoXGNq1LUw6fACbLJJnWrv+t58R3f0TLzJqS0A/IOV3Ebjdnvg47tFGL0h6wEgk
KkJ8kgWctgN3gtX3NaEq0Toar+sxaw/4PPZrhJbqNrlYzpbn41rhMGt4N8P8flFmXPBnlNDzxaiK
CXCLCtRLBsAS6lTX+M7p5jRs/PxImqwJpXL3sWTQ9/FgY5wwqlMcCzAvD75kTe3CBE3nFu/SSpaZ
jzfpkW/4SpbNqu8flTVbEcex8K/HDAhBdWlBU4tdC1lT4rocPLBCSn24Lr3+Zp16EQgWHu3vbK1O
m6RZFhalcb7cRImMxHmCni7Sit3hqjaHYGNssQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
nO6jnd8pbwJfbbg2+95ZO3AVri39Vy7rD5lRj+3/lF84CltWRbtzoUtbhj3ZgpBdioYvcTxGv/i2
8YtJgJDwQkGZm+ewN8eDJrDJvY+jZ3PKD/htPOdIHeirYWvRwzGTlgF9WUelbmOk76/wSMi/zAto
bqrhQOz8dzZ7WRcvgTeX7CXsbfpe6ADgQnVEVq+tb9hzIRP4B0RPAKwN2Tex3z0Mep3oNKQ0SoH8
tBG/IyDtGGYDOgGnnp0kR5vQAW7w4W2OZjMhWVsz2apb1N1PxUQQjRGrB0x4h6RZ2L5Ve9lhM+3U
RqXJ6/P/7ZuTQXiH1fGJhNMUdenwcOfDrZasDA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
tUFKsnj0fNStBFWGXviiqLpQAWEhJPNc+y2N668WT4AjUiD6Cfi3MsIoPl3iITeV1NQi+iTF90tk
vvE8RodWQhtaS/b8F+twGWhoCwkNr+s4e9c/uUJjjbM9Gr24C4ej4KKhxPhFNYBy6/eZ3LGaznr6
HLUk5fx8JOSShEoonUHK/qvSZouWlhqK6AzvdFo2fkRAzJHMgFAorMWrkBD55mXFs4t912alyDl/
DfNi0s5x2c+pKbcHCYZNbNjIi4aZsTaqxURHXQRM4slSn1719zZ1oZKGWLz8FM7ZNj+5bqSLWZ3T
iEqvWCzWzhrwP10FIfcytMXWL6XN62+quaWveg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
GD7wPrCfjGn4OXkOOgEMsooysuGTy7fuf/t6s6ed8hI6eVO1wiRiTUr8T6TOFMUPz25Fe3+AjAsj
7GJP9S+ylHE9/t8ljSrYjm+tr2qp0pItUQHlfnzD1HDFjcU2GQx71hUggRP7HSTXoX0ZBtdMxJsx
y5wU7l8PME4Z6+rFfWg=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GQnnfXcKvfJGHibasZeBo9w+cQuQQMi0GLH3uU5kRl81aYoMeX41ttSWKNlAw2smlufudIVWIqr4
1XDM2abRB//KO5mDmKgYJIg/tf9731+Bdr1rCZs9mQF4PIroKcKqQa74O8/Yf0vQN0bHupu7hLbR
dvYSfOCD+cuomPjkVm7OlHAeJENPiNxOo8qROXxOi11ob8PnO+tzX4HuTSNWvZM4owOCdeV+bfJu
P4INquk12odtGIE2qfP62zVbUOWXx/QWHOiIBcwofde7bjvBW8FaJHBlvGXfqWCbzuAJnK5HQnoa
ghV+DzALxr2evIF+0yjPKB26Due69DJlFy4fEg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
TSHE8asVuro43gm6qjn8SslK9uWqcjQqdtpyR8SWK/lPPOQTZw4FXg8TTWnGwuU24RnaBhltoXgo
t4H2tR71jzDLM9VYctKGkWifTqdnNKapirm3qDlBeSrDV8hBG7UYVShdudDz9efDLjG+rAWWoetp
rLoekG94LYdks4iA+Ew/kevKf3feF92GgeIqxZKk86p14vLN+l90iRlWugVD7m6athnECGpMZWTt
6Z/WpWrmfLPcLbw8Wmqg0J8LWsYL9Cc9Lq67ApjtElGRLRmh/lyaFlzdco0lHwV+5+28fOYuJHv+
Apw2MyVDLG3wEKT1D5XS10E5QJkQ4B1qHdz6GA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
rzgc7exq+TrpgjJELUUAmx0Vt3JcQY06I9TjooraVmBXyuaH6NKO219jU+h69KqDLrwMuORJOFyp
TIrnXNRrihkGH/rcKQB9IobAhmN2vWOyl6FcvJ+yAp87YwrISGNbLEmCRQk6yh2iCrjsD8SsgyMX
VBlWWxc4vMGogkyzfUwCR84Ws17ovsRt+zQudXalpdsP8wUSEXa3QqUMGP+wUn2sFFmxoW2QjmCN
9DE6WUhLbSO/t9QzS6fbhL7JAYceQ2XTFZREJ06ZGddWu67VcAPdzJDsEjmwYnmdcViPtB83QGK+
jWNndjbRXkoPLPPUU7dQ2A/iULsWTqWRZvVzVg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 7552)
`protect data_block
DlprwkFkQRsJ6No7Roki1HmRC6qSa43wvFA7IW62bMuETTaERnYj62tte2xXuQi68n2Qb9xWOfBs
E1n3TOmSfuo1UfNKn/Sy8dP1V2uczv1Uu7Fc7awETCL+b0PVSPFP8jxpLHRmxNhF8uQK9R5SBTtj
6TS49dwZFe3sQGg0fSFgVFbYZwcBOKnVoAm+OjfElV9XkWVyyOxqWZLqinpPvfR2aRMulNMuNtrB
PNpmt/97YzKMwJiWlr5Q1VcdluW79IaaXqYASE/1n9ASH27QBZjEpBDJOrYTL9e8J51WO1LK/xpI
1Paz5QXz4Xc8EJHbX1Xuanx3bqRwq2Ac397W+9WRPHpW3oHpaLDDQw6EYYxzHUrh2DI/v5pY9aOz
1wyXbsB2SeQj49LJHaNQD7dhS1hPFfHLH4wgmVYIXs9u1fAZpZRZI56vhPYLbOQYrrJIJljWOdZ6
/glJ3mhgo2GMS5TJB4DJwr4nU1v9LFL5IPRPVT2U7AXfR/3t0scss4vczef9p349vLMv3jjPx1WQ
F+camnYyFiS3h6RltavBItKriMCh0G9oe4EXBMs5qu+DpBfld6hz0rRhmZQNl9hctHwG4udBvYm0
L2/Rvh1t5hEMwGOByjetUSDnKGNMfSulf2bKTUAfSjbvljJvZXLIkMqLrCpK4seXZuz460RMd0KX
CnmWueJSSPQum/MME7jLMHX5S3GcUnOJd469Q9cHkI8cI8+BBUUnlI4iDYg70T7iC8vGaax9Y+PW
cfyJmT29jH3bhAkRvLXa+pbWwwyzh0D14fRoCapVhQ/SjN/qG8Lv5jR3abpals5mueXpavfZcaUp
acsHI/vXYYsmfXeXWamDJXavjzwzAf83OTyZZ6AFokR/sPWoG0F+MGO995NmAi4HajIhEeHAtCKI
su+bUBd6dP8IRAUS+FCk/0sSo/jbc57tujDhRsSH6tb4pJLSGOibioDFedE+q9RD51//4tL0ft/i
j+Qz6i1HC5wczlaaTb8W68UmjMY0kVr0L4OaE3dXleHOyLoK2LX5/90AhtAhzUaHTJqFxxW1ECdn
T3d52b9nXr63WHsUHqrkd3pdzndKzPcqcWzLt5frzMmAxEjKZoeIkZNejazq/KL9Vnifr29aw1y3
mnMbMS7/lpZagjNCQLY5jte30OSu9t2wmo4LF8Jqh4D50CHcfcPX016knrN8QLoapvjZ9PawMD9K
DQtF4dVS5V/zEuCkgDH/8PnptVfIYPFLwzVfBNfTekFzjhgvhHToBhfnyrDGrgkF4pIG+RdpI8Co
Yco229G4jsdib5+nvyVd5qzvpb8LHbVwD6mgj8RBFcPm1PN/9LKbfVo+UEKb+TFLnPpTC3nuYKrh
2+WeDlnKLRWYY+3A6lJEgU9foPndSH0GppojN038wu+NZXQpOsl/oap9BhoeTGAGX719u+7SZYnC
trXWm1JBd/DmY9LBmpdQrjuQx22c6YmVi0K2TGxaIMlXj2BzqWHbtnUeGx5xL4SJeWHryCbG0ixa
C9FIK+kv5iJhpPAe0lAh+fj7mRDaGEjsUsaFE5w7bXhdnUiLdSdGREkU6rIpZ/r/r7nvKi2Syh2+
xZmlPcDdg9HGk3+d6BAWIWPAIbnacfIeUSlzmO1/CKbhDvRLKkyjdEPMed2YiCbopAK9LEESGPKL
PeATgM2GNg1N0zfk9ODEx/oUetAordNmf2ktIHeHHnNrqQYFJ7RJUrCowIAaH7YM3Cs8rVIJ3LRN
arpU5VzG8BkJuHrVPzcXYbZBuZOc0i0T0JjaLRvcK7XmCudbq3SuifED4R/BZTnTmS+7QJuNTU0o
48MY2n4VlMynImREJkZCwQd+5L5x7tjV9XjizsvM/1M+CazbhaMHphJh3fX8I3hnGVlL1DxW3EfX
7FYQQIMzYjHV6rP+zzovkbZ90gEuy9zPERIF0I1OWZ89262zNjvhjoEGbeC4R6yB/7zjISZY2zhB
FA8r0f0d6+LZWbz51M+nbKqWOpkBCMOHxea7Kt1KE5yztak/MB0LgRKEVaHIX9bfKHINLcZanQT1
K9HdgoC15pQENxR1hgtJ5xOE6t1nc47W7p87AUFgoT5DGRsIOT4CgpUf0YMU3rAajJ0346kcjmnx
D2fk/TQNMdvzCdsKv70K2Gx3j6MssvPz6COOXT980rah0IawyPH8xUzWtGznfKiVB8rDQXovmFaA
8tQ6DiOxuHCr4w2FOG3GlRKAL4pLfeo+6YhInt6LwV3RWKhJXTR6fi4XWsDkzxh4NiZmYVojT8pa
hxxy+qYEt1Q+JCX02x1Sn2wbM2VzVohtLujxLvClVCOffcPBrXMRfjjOrJ7w8CH7FGBkTFtMc3wJ
uWqXhu/1fozIq+8JkY1Vw1pMvegthRCPDpGk75XsKtebxPi29MnB1DuSDJiwESGuntxgSSl1xkT5
LkkpUfOiqhrFbb8hQWE4XSmoBFbKZxlzd7DekStZQjrNem2VQXuALoQNwfeElzPzyu6fJN138NfO
9jh8K/cVJRPUig7suGkQblTs86NWd0GiYxRnKMIY6g2nXzJivLOvWFXD0N6SZmXTlvFhMCMwpcSo
B5t5OaxYMwEJYrpoTsj/f7n//eEke+/Uieb+woOphiJ4aBAlo5rGMEWW33UykzPib+6JpccfLDYg
LFSx5ksyHbOcmLNYyF9uyUoRNaNA/z3wOPB/whQ3nsesYUfO5fAGAIyQ/T0upd9IvzWdpS+Wfcf2
n3MFAkcpJP60QRcbkMQ0nQuUK/UY5X4NUNzwaZqMLx2GwUzGqPUw4fY3miV1GZIzB6oWX+vUvQbo
uZ3DbdsH9ly097ouIEc9qghpa2Uog4Cxs2nfaQ8EW0m3ouy61+MF2uLGhEVvyF16RnixeU+B4mdT
Zc763MKSD3rjGbeTuj7iVnTAt5XyF8HsHtx9quPt1FWik67/Bot/ljLHRP4XBw0FTXGC7FcKYgNG
FxlmWW+JDY72HS7GzTc15IWAoKazNa/ZoKVmzsWyVddTdy8D6nNRNcoHCXyT389V+KZ5kRa6hx0a
zOUvki0T3LDGcKxVysXyPXqbjyUOWAmVhb8aFMiszcPZAzxK+KpqmvbCO+Qsi8ecykl/Nu2q3zBr
ZIe9V4li33ku+gXFNNBKyUs1qkczwcCQRAGGM6t9xK539wU9DMmm45XCR8IvKSW8GYeZ24rkO3s8
BwLi2ZTqjxp4vlUt9u6C9nam3chLmgd+QVAywXLkuOdgGfliNW+/kCHMe8/3QYaJq7qP01uMBp+r
7X6UC0+lnyuI2+6GpRpc5wLiixTGnkrxXqamiXDUP7JYFAVxmEpbFyN77g428mR7XVX4z0cOSRud
JYgJYk8jX1yLTDG4ZfIvvhZfZq6awDYqj0jyKHFxa7vulIyj4oXBC2fKJzqeTZWH4AUaQPRpsgN4
RgFG+jU+muAeAxt6hwLbudVEYaZdpknlHsWryHAGjhQzqJRe/vAnLoJ56syIgV6UGZoAyjn6Vq25
cMzRDaOwdFUxapgmkwXncCRb0DmqEEA6LgGmNV4iA3IiIxTS0C1QNT8QjQE9W70525vjC9QEsAVU
3K005gj8AkXDapvbMfIx8Tr0UWNJISVaV0AtYaCu0PzX4NZQhSjMEaTaGUJqejnxgtFyiG3DwCL+
dMN6GIvRbcoUb+MOxq2e+XuBGUwgG2nrtJQnxfn38N+hfbUpw6+Ivuy1x0lTqsAz93frYHFIk4pi
yDTByICFiv7v/vVqrbj6C365N0D2Jc7ZwSYOIhHxH7mMyJ110fsBxBnX0M756fGQgt5zxUJDkMN2
MCcUJ8JvLxjPZM4+1i+PPuANM0o+f+sCI9tseg1jRAPSKStc1l0xXZFiNUosE6LGdTNHs0z8/zmw
OY3LbntyetPTtVu3NAscXHN5oeS3q0SkhisBgtsUiCjH4CF0dppxnuE7kdtvpkZNMCEfcAnTxNk9
gMozb2RqD+wUPUX/ZHQxTwColqnnjmfnVDWsOOOnUxNmLQiDnRzGlgtVqfev/y3LAYEtXjs52amw
DVK6BMwMbE40rbx/axHlgFld/aCR7atWicQlqq41aHkdW3Dwwgowq856H+Vjnp1cKLioDmiqIb5L
y2cuFg5rIE6AdeMPv/CywxL/C6TveM6BeBTHZ6OUCJfpjJGcMZjrZiCXBY1g+QXAGjPNGe7w+Ivm
je4JjDMfi3iLurvTx7kKvVVxoeux/o+7vRn4A/IzKqWN6O64RSWiaiAu8Kat98CDg+Kc9ZZhK3nL
4k8XITmfMyr3ixSaXGScwJZlxukm/07bFo5WA65+9AesKx1VGfcUwJLcz+ewciL0D/1Ul6DZ70qF
UfT9hnSgDVBp89Ok8iP8G7vOrCd18RYrmW0LY1HhpTRdS3o3d7RaPzB8h9KedD7JELd8+X+n9Prp
TGH7SHWyz2tETy+DQzBFso6WD+F87K35XL36CCFLY349wafB9HqMMelbs0j9Rr/0G901+myVobBr
uyqhwwByVlJB1sILTWuOfgqXoCliacIriImlAET1TnEwPV3d0lyOT7nY9WXoFy66jqHKgHM+qzxv
JcJgbhSZMpegi6QwO0Nb83bWCuN2C+y8CWLv5G9FELasagMWKbxK0QEOIMz+bJ05wdpF+7nPVxA7
lEzQ73TYR/XfebBT4iF+di9ftuB4eWhWHLzErksfdVDkdfYujib1HWpc3aiHQcW5UGSmj/C94rIk
/K6gPhizS5DJeQlcwHRkLImv0Z3eyoONwdt5P95pvFKFYPSZNWLCq5Ox+k1xn0m6ahDLdvYlYKiK
QGZXwlM8LM97f6oVURkgmfMf4eDBNC+Vs8I5F9WJW8taOUrEiLq0tew3Q5f7BfhiDxSI5p/kvMLB
YTQCo0DYDVATpQYUlFCl6lOayTUeUiLwET2Y6E2AwduSawte2CbUWUZzYCb3vjPrRtnVw5fP3Hel
KXY1fyCQYyA2R9CSUO+msH1G5iq2E1Hc3gyKXbo5SmkiSYhDxvOksFWmzzgDMPYv/yi8iRgzFkJ8
n5xwlLhfKmYd9FWex/X3PNVjGMfjMHXyGJnckgVJzgGdvDOS0CTs3FiW53rJa3PO822tEnbCU0iA
crXTgmBLaEHf9wojf+i+Cm3m9hWSZ0vfp6Tyv4UR7/2hqVHTC/sIMMKpdZY2/TFoizmWb4YYJary
6gHsVYAb563EWGHCX5nSE+Yv+jFguWQ4ht9rwiLj0mKR1b5HJ2qUnFOU0RZE4tiodr/yr5lSSgiZ
fWHZDHntNj5lei9JnknXQNfQ7Bqu5688VUPLEGsLVY9sckzuBuOVzHyL1n9rypg4Mu+9EsNjCgEx
8ew8wI+3K313pQFIoEt53eHU2FQ/Vi7SrAgttej2nepO3oXoDgs2bgFfZn6spQIYKVMpLHudJbC4
KzmblMfDGNkL9AJHgMRjfLj9+Q7cF+yfFiVpCHxwrWwSM1wZwsuuTLUsg9PJuGisSjMI6j+Lg92a
FJOYao+5oyYv02ug7W357K2yWmlGWp6EthX+3LudBpJmkbdEsRqI/l4UW34V8sq0SM77P0GtIGUf
wNUklIGPmOcAS5Ra2Of8zzFDqAtkkqZW7Aq4qbhWciG5WVaA7J3+zaev9po+I9bi5+F7H4RhE+MB
XrY8+O9vlxtZjUDJDrHNeWXNqCmUwE4Nf6P3zTJAz2DpiXew1QeeSySwlICZQiwQSn759VTx2heu
x+vMUsNdKcD6DjwDpxU55+vrnyD3/8nFxT4p84HM9vqrAf/STtPMKS/sWDjR/eTQjP6va/cHRmTW
ri4HSRgRLHNEKZkamhYfEFNtvCTTAXQ5GVdGm5HKy3rcpnosY9vtjHsK8rltFGfpj/sf5fv5cBxS
5XEK2xrI1Std9OrYk9fXBVSIgdQWxjKguxv9sADh7OnDv9Rz4fVwAWu2u4V0ji8QwttLb49fEaTY
+CvO3tmg3FA+KH9xbefbbtLVihL8sTRiMoEF8HTwvm8IK9uqD2FeIVcsPSW7E1xXXzL9Fsqol7Xj
KMVdNJX27lV9JCW2yYlrSoGn7RmQJLL2hN7QoNTi8GEOvL5lAXknX3lUGiPxaDwGLOeXSsCGdGS9
mgbywYRA4NV4aHw9zTy8GkicYkPHjU4qrAy8Tw6XZQcSxvQ5kTuBlZl4jgic11uhvaBVyXcdrfz4
nIQeUyz4zP7zTNx8qoA/7xK+N6VQBNPKUZ2nqMN9WgicXLS5dB11XkaAqL/qOJJmWE9D+rJhaGqD
z9K9c67ILCwRpQWRMd5QOE9Qf9PmXcYIFH8Q4zDFj69USp2p45AG8u0nby+fwdpYB/GyxyNbqEDN
f0wrB3cgrskW9P7H2a7hLYOhgtdS13v4iCbHJGlplul9QkKcevzW6DiAQJ2LGpRWulpR+NjefJaT
skty7ZAb1PSNyYB6h1n1kwckylcqv+D+aqLiBSsqRuoArbxP7rmlTNF2Cuf83t+d8hrHNgqrsMCa
upe3VaFZTb8SSJSWo4HK9YZhYNi74sOmPaeZT7jmmCW1Nq7WaWTvboz3UhR0Xpn+SkLdjBlFS/ca
mkY4Yo5/AA9cHZfJspNnygoEeIF7Uwl+mnb194INptxr+EmB1woqMBPP/lt7kJpbWNhHfDFQvRqT
wCZd7rwbYj2NCzKy6kMoF6lOp9pJYhndoclDHfckMjmw4vVbLkeqRSmjT5b1Cb+dji+Ms/8lf92T
uwfbs/hCv9KhlVUU5q37Vw/kJrD1Np7EY5UsSzEwbCgW5OR5+X6WwWnSdzwfe1GM1hm5JURSndXn
rtqnhjhltghSYYt+1s6D/VqN0LRLvGOgeAaxJKpP9JkX9E6Fxb8Es53egjsi+bDFB1BlIeziWo1L
JHQfJ3KcMh9TJw8cBB5E6LtbT2Ledp2mMR8gueNkVdz/t7ANyjLL+NPlN75/AsaiuZNKfawJOlTw
+nLJrwjP2L5kzu28pwyYYdwFl1+AbkiMWs9NOsXv9CsyJ1rKujlUxnUJ8M+kUZgr5xGe/NRNbDIg
xPOrrkjzhY+1t2+mkhRGZHPgw9uhaH9j/fWv+ScbbpJ6kdCLecRFhTRbRUqwMIwYx2cqJWQQMmdU
K6C8Whdzxr897E+pFbQv6SwPUeiJdLHDCMMWvCDC4zDIeo1W9hoK6uMXMyY0sRwcEQcs4MhyXfrz
PiEFyLntEfpti+HpzgXxuYTRi0jR1ykbxAu09CNO8GQhlMPGVu8IpYIlX0MJprv5XIKt+bAe35cU
i85Jfn6++NFvvPXKJ1hr1Mf64SkpnIEot0+KI3aRPt50nr/MWirLFgyBPm9jI0Z6a9r+RUxxmUBl
hXpf13y8hlh7o4sfnagel430dVIaadhJy6HV0ZGUo6SHwou/YcD+zS9fPffdpWMdqjf2W8wP4jV8
iAaJJf/cT6NwFe/O+X3bP2V5sc+JUpy09upOoRhDIkqXDQ9Q4oDWcFFIhAQn0pkdyE0r0m8buq3t
eGP3qvJ+w0Fdoa5EXdWtn4QsBwILhLka11cyNPL+uxaIxzr6ncm3zpYROC6loBTB4C3d8W5zYQ9B
8vkAycJ+FcLg0BYewF0ua1aOIlWXurBcS9S9IT6zEdRZ3StQGOLuRZfJXUCdZ6lx2E5janIf1P6Y
p4/nZJHxj+weasFvZvSN3WKbnqjQqkrjgeyNtVGdd76/I55EVAh5dzjASEGCIdouwlzzaD9otTAM
cHFVEsv8Sg2sdPOPmyL8m4f6EMYNSEgVJTfYFC1KUh9xvmlM8UfLd4YFPIAYGhW/MUnZiiyKA4l5
Qs9TtkWELSvJno3vYYFkZbPOIg0mO6u+ZlN0ipWat89EH5ROJUr+8oUV+77HLL44YTkCCACqyK3i
iRHKLOGlKgjCWXcNCjvuSYw/Ie78rY6KsAqXgrpAugcCYHNVonCUOUSTgubN8fD9U/lfwwbKKxtq
Z3uKw0jb/4E24r1FbcVCVa0ZsYMwYdlkYa3M3J10Z7d+nKIdF8sC4fH5cdyzn78a0jBvORsfmA55
mqeU78uiFp6+3bcL8yI/EX0F+Wb3NYN7eipVDrLSWQTvJuLsYhnmhiT9f/PRzjQaNDSYHx7Jdu+q
kiQ+8UpGTwDU8Qq2SlyVaCoIGA3XCLDZWYEG4/43bfWexKNXaYHI9s7unf1EEH2Q+kfobD+a9HiD
0iUIDn9pW4vGOf7PJc3YHtaxtR9QRDv+QKgr+mBG01ia2L0z+VKUqBON7bCTRMwPg2YXZ8ko7KWP
qMuoo+mOpkxeNYqS28FkXLqgYvp5kLQWrw8h/p/mz4JvPF6AGO82vA7d6ydQdh1rdn2oNA83tIxr
ruq37BNBqzYF2yXgPZ++40td9p+1MqPSlqzd7UM5ecoBiblp5/0DNI6LAyZm3CjxK54a+iG9KSmK
pagCR8n0Q/RskzIDDLsIweJ18Ewc2AzU3YJSY+EkKTtNnIVFDploMtfGoxMucboU0coaqbDGhCV6
CdQzhyKtEcvjn5H0hdFYLIR0EYsUuS3lvFmJ2NlCfRKmXiSdjUNrYrP2LTxzK4WxpXQn5zeIyVjr
YynuLsAy8y/otDfIWYUqZccZh9qMeUeaPHrfwBXX+N1xwcXX1hROiO3nFmz7cT9j7imhnyJYsih1
H7yRTVLCX/OwQ+6ps1Xj8758p6rBYDyW4BCA+TCZbRDnUOnhtCZQROpoQeadd15nXnHEOY7MsCI+
G+9HZJm5o5opnYK2Yf5zQ7TTooCSyX8NjSjqns1drUfuivDomh+utshM4mFFIxKoIvpkqF72bOyg
1u2NtIinkiV4aDHoKWashCE4wUe6De5rxjw7KK5UgC8b0WxTmbnzaju6A1Y1iubKFEnT/S6AJkZy
CKqbG5ERGf+POOoSTNZWRkGjoQwtwctLbMggV3InHlwfm16IS2cGPNQ3ry64wib3KKqGPYSG++Ir
vh3CyghrPPtonZYmf5S+m6nAaIFB7ZaIjq0rLp2MkNm26fiItkA6qjgJMyhNDSU9kLEbDiQXEIdj
IslOkdKu4wkxXF9CjiV547uFv3pLVeOi9S94CwiJgkllFAUXX5R9zrgWYxjz+9hew9gy/2hDWmG6
7PUTFLDjFqhR3Kyh8VcRin0AOz4J4Ro7adq6rJpbqzrpBgOLaJAEfw250ZX8YtdsRvjGKh+3QUcA
y258NtzY225XBCOajyzqlqnsNFKzay5RYOa1THFbykSkkg+03eb6MSEN1KS06xPz0L/vkz3M246Y
C4O5sKO8gopkAyCDT5tBRrccJROf9F+bEfkK6VS9rtDw7A+CUqVO2tz6UJqQtk1nwNvxndSs1B1F
nKvqjlTCWzZiD9ILWR1RxoT8RN2wEFb49KvUVwxf8BU6UzstFRUnYjSgbVVljxPKGN8Hg1a+dg/E
r7Pyyi7gWCEJF6vijuc/jo5C0NIIR4Xqi89rpSmayOiOZImapqDb6Yed7u5Pi82NY4BraB1qDJ9V
U4ktvJkB93UvprmszJEHjzcD/tfkAK/WJsIcRjlQWqs3gFRruFnnWbWuT7kMR7BcHTEPZsLxaPpC
z5Ltefusoc0vZQu34pAgJd7viP16m8cSzWfBKVGJqBFphlRjYiktZ0yuPsEOYbNb6DH2Z45d36gA
6sE4/EPEninG+y/UBmLIOMtU1P6oz6iUIgBMMBwKARZyBKcZrwSk/wYxD0OgaboonjhheOQxZrCX
IeWxXmVe0nXD/CNXQgf3EhCP/fp0mcYlNwdGGWW/e9NPfr2/ij57tiSYh2ovuiENt3mLVrnfIafw
RT1bUftuQXTYp4mT3F9g0AKV9H8/oKdGDhyMe6YvLMRF2qsKHnWS+sEM6ycq25fsqDb90G0ef+B/
oFCghjq9AKyUhj6k1B8TjAw6N8/Cd+BjHytvRQShcdLh3gPo9Ihh8f7D99jBri+dpEwvEz5RgXl4
/72og2Eow36OvH1jaFtLNpLZOCcyh3qG52RESRdoKa9LWiVr4jhVHs9RsHWde2quwWydq60mkS3r
fhBLtj04s0O/o7OJ5wNOZfQWRmJDCu6hs9JDxEJPQS9/T5rsw7nq32k+YzdXSNT16jZBYT1Og8yQ
YLQAVTu9ovpUr/vTO0lRYC4VumYOLw71A57J1g==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity centroid_0_divider_32_20 is
  port (
    \r_y_div_reg[10]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    clk : in STD_LOGIC;
    prev_vsync : in STD_LOGIC;
    vsync : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_m00_reg[0]\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of centroid_0_divider_32_20 : entity is "divider_32_20";
end centroid_0_divider_32_20;

architecture STRUCTURE of centroid_0_divider_32_20 is
  signal \dividend_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \dividend_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal divisor_reg : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \i[0]_i_1_n_0\ : STD_LOGIC;
  signal \i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \i[4]_i_1_n_0\ : STD_LOGIC;
  signal \i[4]_i_2_n_0\ : STD_LOGIC;
  signal \i[4]_i_3_n_0\ : STD_LOGIC;
  signal \i[4]_i_4_n_0\ : STD_LOGIC;
  signal \i[5]_i_1_n_0\ : STD_LOGIC;
  signal \i[6]_i_1_n_0\ : STD_LOGIC;
  signal \i[7]_i_1_n_0\ : STD_LOGIC;
  signal \i[7]_i_2_n_0\ : STD_LOGIC;
  signal \i_reg_n_0_[0]\ : STD_LOGIC;
  signal \i_reg_n_0_[1]\ : STD_LOGIC;
  signal \i_reg_n_0_[2]\ : STD_LOGIC;
  signal \i_reg_n_0_[3]\ : STD_LOGIC;
  signal \i_reg_n_0_[4]\ : STD_LOGIC;
  signal \i_reg_n_0_[5]\ : STD_LOGIC;
  signal \i_reg_n_0_[6]\ : STD_LOGIC;
  signal \i_reg_n_0_[7]\ : STD_LOGIC;
  signal instance_name_n_0 : STD_LOGIC;
  signal instance_name_n_1 : STD_LOGIC;
  signal instance_name_n_10 : STD_LOGIC;
  signal instance_name_n_11 : STD_LOGIC;
  signal instance_name_n_12 : STD_LOGIC;
  signal instance_name_n_13 : STD_LOGIC;
  signal instance_name_n_14 : STD_LOGIC;
  signal instance_name_n_15 : STD_LOGIC;
  signal instance_name_n_16 : STD_LOGIC;
  signal instance_name_n_17 : STD_LOGIC;
  signal instance_name_n_18 : STD_LOGIC;
  signal instance_name_n_19 : STD_LOGIC;
  signal instance_name_n_2 : STD_LOGIC;
  signal instance_name_n_20 : STD_LOGIC;
  signal instance_name_n_21 : STD_LOGIC;
  signal instance_name_n_22 : STD_LOGIC;
  signal instance_name_n_23 : STD_LOGIC;
  signal instance_name_n_24 : STD_LOGIC;
  signal instance_name_n_25 : STD_LOGIC;
  signal instance_name_n_26 : STD_LOGIC;
  signal instance_name_n_27 : STD_LOGIC;
  signal instance_name_n_28 : STD_LOGIC;
  signal instance_name_n_29 : STD_LOGIC;
  signal instance_name_n_3 : STD_LOGIC;
  signal instance_name_n_30 : STD_LOGIC;
  signal instance_name_n_31 : STD_LOGIC;
  signal instance_name_n_32 : STD_LOGIC;
  signal instance_name_n_33 : STD_LOGIC;
  signal instance_name_n_34 : STD_LOGIC;
  signal instance_name_n_35 : STD_LOGIC;
  signal instance_name_n_36 : STD_LOGIC;
  signal instance_name_n_37 : STD_LOGIC;
  signal instance_name_n_38 : STD_LOGIC;
  signal instance_name_n_39 : STD_LOGIC;
  signal instance_name_n_4 : STD_LOGIC;
  signal instance_name_n_40 : STD_LOGIC;
  signal instance_name_n_41 : STD_LOGIC;
  signal instance_name_n_42 : STD_LOGIC;
  signal instance_name_n_43 : STD_LOGIC;
  signal instance_name_n_44 : STD_LOGIC;
  signal instance_name_n_45 : STD_LOGIC;
  signal instance_name_n_46 : STD_LOGIC;
  signal instance_name_n_47 : STD_LOGIC;
  signal instance_name_n_48 : STD_LOGIC;
  signal instance_name_n_49 : STD_LOGIC;
  signal instance_name_n_5 : STD_LOGIC;
  signal instance_name_n_50 : STD_LOGIC;
  signal instance_name_n_51 : STD_LOGIC;
  signal instance_name_n_6 : STD_LOGIC;
  signal instance_name_n_7 : STD_LOGIC;
  signal instance_name_n_8 : STD_LOGIC;
  signal instance_name_n_9 : STD_LOGIC;
  signal \lat_cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \lat_cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \lat_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \lat_cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \lat_cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \lat_cnt[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \lat_cnt[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \lat_cnt[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \lat_cnt[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \lat_cnt[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \lat_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \lat_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \lat_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \lat_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \lat_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \lat_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \lat_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \lat_cnt_reg_n_0_[7]\ : STD_LOGIC;
  signal result_reg : STD_LOGIC;
  signal \sar1_carry__0_n_0\ : STD_LOGIC;
  signal \sar1_carry__0_n_1\ : STD_LOGIC;
  signal \sar1_carry__0_n_2\ : STD_LOGIC;
  signal \sar1_carry__0_n_3\ : STD_LOGIC;
  signal \sar1_carry__1_n_0\ : STD_LOGIC;
  signal \sar1_carry__1_n_1\ : STD_LOGIC;
  signal \sar1_carry__1_n_2\ : STD_LOGIC;
  signal \sar1_carry__1_n_3\ : STD_LOGIC;
  signal \sar1_carry__2_n_0\ : STD_LOGIC;
  signal \sar1_carry__2_n_1\ : STD_LOGIC;
  signal \sar1_carry__2_n_2\ : STD_LOGIC;
  signal \sar1_carry__2_n_3\ : STD_LOGIC;
  signal \sar1_carry__3_n_0\ : STD_LOGIC;
  signal \sar1_carry__3_n_1\ : STD_LOGIC;
  signal \sar1_carry__3_n_2\ : STD_LOGIC;
  signal \sar1_carry__3_n_3\ : STD_LOGIC;
  signal \sar1_carry__4_n_0\ : STD_LOGIC;
  signal \sar1_carry__4_n_1\ : STD_LOGIC;
  signal \sar1_carry__4_n_2\ : STD_LOGIC;
  signal \sar1_carry__4_n_3\ : STD_LOGIC;
  signal \sar1_carry__5_n_2\ : STD_LOGIC;
  signal \sar1_carry__5_n_3\ : STD_LOGIC;
  signal sar1_carry_n_0 : STD_LOGIC;
  signal sar1_carry_n_1 : STD_LOGIC;
  signal sar1_carry_n_2 : STD_LOGIC;
  signal sar1_carry_n_3 : STD_LOGIC;
  signal \sar[0]_i_1_n_0\ : STD_LOGIC;
  signal \sar[10]_i_1_n_0\ : STD_LOGIC;
  signal \sar[11]_i_1_n_0\ : STD_LOGIC;
  signal \sar[12]_i_1_n_0\ : STD_LOGIC;
  signal \sar[13]_i_1_n_0\ : STD_LOGIC;
  signal \sar[14]_i_1_n_0\ : STD_LOGIC;
  signal \sar[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \sar[15]_i_1_n_0\ : STD_LOGIC;
  signal \sar[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \sar[16]_i_1_n_0\ : STD_LOGIC;
  signal \sar[17]_i_1_n_0\ : STD_LOGIC;
  signal \sar[18]_i_1_n_0\ : STD_LOGIC;
  signal \sar[19]_i_1_n_0\ : STD_LOGIC;
  signal \sar[1]_i_1_n_0\ : STD_LOGIC;
  signal \sar[20]_i_1_n_0\ : STD_LOGIC;
  signal \sar[21]_i_1_n_0\ : STD_LOGIC;
  signal \sar[22]_i_1_n_0\ : STD_LOGIC;
  signal \sar[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \sar[23]_i_1_n_0\ : STD_LOGIC;
  signal \sar[23]_i_2__0_n_0\ : STD_LOGIC;
  signal \sar[24]_i_1_n_0\ : STD_LOGIC;
  signal \sar[25]_i_1_n_0\ : STD_LOGIC;
  signal \sar[26]_i_1_n_0\ : STD_LOGIC;
  signal \sar[27]_i_1_n_0\ : STD_LOGIC;
  signal \sar[28]_i_1_n_0\ : STD_LOGIC;
  signal \sar[29]_i_1_n_0\ : STD_LOGIC;
  signal \sar[2]_i_1_n_0\ : STD_LOGIC;
  signal \sar[30]_i_1_n_0\ : STD_LOGIC;
  signal \sar[30]_i_2__0_n_0\ : STD_LOGIC;
  signal \sar[31]_i_1_n_0\ : STD_LOGIC;
  signal \sar[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \sar[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \sar[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \sar[31]_i_5__0_n_0\ : STD_LOGIC;
  signal \sar[3]_i_1_n_0\ : STD_LOGIC;
  signal \sar[4]_i_1_n_0\ : STD_LOGIC;
  signal \sar[5]_i_1_n_0\ : STD_LOGIC;
  signal \sar[6]_i_1_n_0\ : STD_LOGIC;
  signal \sar[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \sar[7]_i_1_n_0\ : STD_LOGIC;
  signal \sar[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \sar[8]_i_1_n_0\ : STD_LOGIC;
  signal \sar[9]_i_1_n_0\ : STD_LOGIC;
  signal \sar_reg_n_0_[0]\ : STD_LOGIC;
  signal \sar_reg_n_0_[10]\ : STD_LOGIC;
  signal \sar_reg_n_0_[11]\ : STD_LOGIC;
  signal \sar_reg_n_0_[12]\ : STD_LOGIC;
  signal \sar_reg_n_0_[13]\ : STD_LOGIC;
  signal \sar_reg_n_0_[14]\ : STD_LOGIC;
  signal \sar_reg_n_0_[15]\ : STD_LOGIC;
  signal \sar_reg_n_0_[16]\ : STD_LOGIC;
  signal \sar_reg_n_0_[17]\ : STD_LOGIC;
  signal \sar_reg_n_0_[18]\ : STD_LOGIC;
  signal \sar_reg_n_0_[19]\ : STD_LOGIC;
  signal \sar_reg_n_0_[1]\ : STD_LOGIC;
  signal \sar_reg_n_0_[20]\ : STD_LOGIC;
  signal \sar_reg_n_0_[21]\ : STD_LOGIC;
  signal \sar_reg_n_0_[22]\ : STD_LOGIC;
  signal \sar_reg_n_0_[23]\ : STD_LOGIC;
  signal \sar_reg_n_0_[24]\ : STD_LOGIC;
  signal \sar_reg_n_0_[25]\ : STD_LOGIC;
  signal \sar_reg_n_0_[26]\ : STD_LOGIC;
  signal \sar_reg_n_0_[27]\ : STD_LOGIC;
  signal \sar_reg_n_0_[28]\ : STD_LOGIC;
  signal \sar_reg_n_0_[29]\ : STD_LOGIC;
  signal \sar_reg_n_0_[2]\ : STD_LOGIC;
  signal \sar_reg_n_0_[30]\ : STD_LOGIC;
  signal \sar_reg_n_0_[31]\ : STD_LOGIC;
  signal \sar_reg_n_0_[3]\ : STD_LOGIC;
  signal \sar_reg_n_0_[4]\ : STD_LOGIC;
  signal \sar_reg_n_0_[5]\ : STD_LOGIC;
  signal \sar_reg_n_0_[6]\ : STD_LOGIC;
  signal \sar_reg_n_0_[7]\ : STD_LOGIC;
  signal \sar_reg_n_0_[8]\ : STD_LOGIC;
  signal \sar_reg_n_0_[9]\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \state[1]_i_3__0_n_0\ : STD_LOGIC;
  signal NLW_sar1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sar1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sar1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sar1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sar1_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sar1_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sar1_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sar1_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \i[1]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \i[2]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \i[3]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \i[4]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \i[5]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \i[6]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \i[7]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \lat_cnt[0]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \lat_cnt[1]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \lat_cnt[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \lat_cnt[3]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \lat_cnt[4]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \lat_cnt[7]_i_3__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \sar[14]_i_2__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \sar[15]_i_2__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \sar[22]_i_2__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sar[23]_i_2__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \sar[30]_i_2__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sar[31]_i_2__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \sar[31]_i_5__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \sar[6]_i_2__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \sar[7]_i_2__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \state[0]_i_2__0\ : label is "soft_lutpair21";
begin
\dividend_reg[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => prev_vsync,
      I1 => vsync,
      I2 => state(1),
      I3 => state(0),
      O => divisor_reg
    );
\dividend_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(0),
      Q => \dividend_reg_reg_n_0_[0]\,
      R => '0'
    );
\dividend_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(10),
      Q => \dividend_reg_reg_n_0_[10]\,
      R => '0'
    );
\dividend_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(11),
      Q => \dividend_reg_reg_n_0_[11]\,
      R => '0'
    );
\dividend_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(12),
      Q => \dividend_reg_reg_n_0_[12]\,
      R => '0'
    );
\dividend_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(13),
      Q => \dividend_reg_reg_n_0_[13]\,
      R => '0'
    );
\dividend_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(14),
      Q => \dividend_reg_reg_n_0_[14]\,
      R => '0'
    );
\dividend_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(15),
      Q => \dividend_reg_reg_n_0_[15]\,
      R => '0'
    );
\dividend_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(16),
      Q => \dividend_reg_reg_n_0_[16]\,
      R => '0'
    );
\dividend_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(17),
      Q => \dividend_reg_reg_n_0_[17]\,
      R => '0'
    );
\dividend_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(18),
      Q => \dividend_reg_reg_n_0_[18]\,
      R => '0'
    );
\dividend_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(19),
      Q => \dividend_reg_reg_n_0_[19]\,
      R => '0'
    );
\dividend_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(1),
      Q => \dividend_reg_reg_n_0_[1]\,
      R => '0'
    );
\dividend_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(20),
      Q => \dividend_reg_reg_n_0_[20]\,
      R => '0'
    );
\dividend_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(21),
      Q => \dividend_reg_reg_n_0_[21]\,
      R => '0'
    );
\dividend_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(22),
      Q => \dividend_reg_reg_n_0_[22]\,
      R => '0'
    );
\dividend_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(23),
      Q => \dividend_reg_reg_n_0_[23]\,
      R => '0'
    );
\dividend_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(24),
      Q => \dividend_reg_reg_n_0_[24]\,
      R => '0'
    );
\dividend_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(25),
      Q => \dividend_reg_reg_n_0_[25]\,
      R => '0'
    );
\dividend_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(26),
      Q => \dividend_reg_reg_n_0_[26]\,
      R => '0'
    );
\dividend_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(27),
      Q => \dividend_reg_reg_n_0_[27]\,
      R => '0'
    );
\dividend_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(28),
      Q => \dividend_reg_reg_n_0_[28]\,
      R => '0'
    );
\dividend_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(29),
      Q => \dividend_reg_reg_n_0_[29]\,
      R => '0'
    );
\dividend_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(2),
      Q => \dividend_reg_reg_n_0_[2]\,
      R => '0'
    );
\dividend_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(30),
      Q => \dividend_reg_reg_n_0_[30]\,
      R => '0'
    );
\dividend_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(31),
      Q => \dividend_reg_reg_n_0_[31]\,
      R => '0'
    );
\dividend_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(3),
      Q => \dividend_reg_reg_n_0_[3]\,
      R => '0'
    );
\dividend_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(4),
      Q => \dividend_reg_reg_n_0_[4]\,
      R => '0'
    );
\dividend_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(5),
      Q => \dividend_reg_reg_n_0_[5]\,
      R => '0'
    );
\dividend_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(6),
      Q => \dividend_reg_reg_n_0_[6]\,
      R => '0'
    );
\dividend_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(7),
      Q => \dividend_reg_reg_n_0_[7]\,
      R => '0'
    );
\dividend_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(8),
      Q => \dividend_reg_reg_n_0_[8]\,
      R => '0'
    );
\dividend_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => D(9),
      Q => \dividend_reg_reg_n_0_[9]\,
      R => '0'
    );
\divisor_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(0),
      Q => \divisor_reg_reg_n_0_[0]\,
      R => '0'
    );
\divisor_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(10),
      Q => \divisor_reg_reg_n_0_[10]\,
      R => '0'
    );
\divisor_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(11),
      Q => \divisor_reg_reg_n_0_[11]\,
      R => '0'
    );
\divisor_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(12),
      Q => \divisor_reg_reg_n_0_[12]\,
      R => '0'
    );
\divisor_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(13),
      Q => \divisor_reg_reg_n_0_[13]\,
      R => '0'
    );
\divisor_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(14),
      Q => \divisor_reg_reg_n_0_[14]\,
      R => '0'
    );
\divisor_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(15),
      Q => \divisor_reg_reg_n_0_[15]\,
      R => '0'
    );
\divisor_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(16),
      Q => \divisor_reg_reg_n_0_[16]\,
      R => '0'
    );
\divisor_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(17),
      Q => \divisor_reg_reg_n_0_[17]\,
      R => '0'
    );
\divisor_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(18),
      Q => \divisor_reg_reg_n_0_[18]\,
      R => '0'
    );
\divisor_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(19),
      Q => \divisor_reg_reg_n_0_[19]\,
      R => '0'
    );
\divisor_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(1),
      Q => \divisor_reg_reg_n_0_[1]\,
      R => '0'
    );
\divisor_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(2),
      Q => \divisor_reg_reg_n_0_[2]\,
      R => '0'
    );
\divisor_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(3),
      Q => \divisor_reg_reg_n_0_[3]\,
      R => '0'
    );
\divisor_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(4),
      Q => \divisor_reg_reg_n_0_[4]\,
      R => '0'
    );
\divisor_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(5),
      Q => \divisor_reg_reg_n_0_[5]\,
      R => '0'
    );
\divisor_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(6),
      Q => \divisor_reg_reg_n_0_[6]\,
      R => '0'
    );
\divisor_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(7),
      Q => \divisor_reg_reg_n_0_[7]\,
      R => '0'
    );
\divisor_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(8),
      Q => \divisor_reg_reg_n_0_[8]\,
      R => '0'
    );
\divisor_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(9),
      Q => \divisor_reg_reg_n_0_[9]\,
      R => '0'
    );
\i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_reg_n_0_[0]\,
      O => \i[0]_i_1_n_0\
    );
\i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i_reg_n_0_[0]\,
      I1 => \i_reg_n_0_[1]\,
      O => \i[1]_i_1__0_n_0\
    );
\i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[0]\,
      I2 => \i_reg_n_0_[2]\,
      O => \i[2]_i_1__0_n_0\
    );
\i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \i_reg_n_0_[0]\,
      I1 => \i_reg_n_0_[1]\,
      I2 => \i_reg_n_0_[2]\,
      I3 => \i_reg_n_0_[3]\,
      O => \i[3]_i_1__0_n_0\
    );
\i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \i[4]_i_2_n_0\,
      I1 => state(1),
      O => \i[4]_i_1_n_0\
    );
\i[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000001FF"
    )
        port map (
      I0 => \i[4]_i_4_n_0\,
      I1 => \lat_cnt_reg_n_0_[6]\,
      I2 => \lat_cnt_reg_n_0_[7]\,
      I3 => state(1),
      I4 => state(0),
      O => \i[4]_i_2_n_0\
    );
\i[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \i_reg_n_0_[3]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \i_reg_n_0_[1]\,
      I3 => \i_reg_n_0_[0]\,
      I4 => \i_reg_n_0_[4]\,
      O => \i[4]_i_3_n_0\
    );
\i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \lat_cnt_reg_n_0_[4]\,
      I1 => \lat_cnt_reg_n_0_[2]\,
      I2 => \lat_cnt_reg_n_0_[0]\,
      I3 => \lat_cnt_reg_n_0_[1]\,
      I4 => \lat_cnt_reg_n_0_[3]\,
      I5 => \lat_cnt_reg_n_0_[5]\,
      O => \i[4]_i_4_n_0\
    );
\i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F20"
    )
        port map (
      I0 => state(1),
      I1 => \i[7]_i_2_n_0\,
      I2 => \i[4]_i_2_n_0\,
      I3 => \i_reg_n_0_[5]\,
      O => \i[5]_i_1_n_0\
    );
\i[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FF0200"
    )
        port map (
      I0 => state(1),
      I1 => \i[7]_i_2_n_0\,
      I2 => \i_reg_n_0_[5]\,
      I3 => \i[4]_i_2_n_0\,
      I4 => \i_reg_n_0_[6]\,
      O => \i[6]_i_1_n_0\
    );
\i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8FFFF00020000"
    )
        port map (
      I0 => state(1),
      I1 => \i[7]_i_2_n_0\,
      I2 => \i_reg_n_0_[6]\,
      I3 => \i_reg_n_0_[5]\,
      I4 => \i[4]_i_2_n_0\,
      I5 => \i_reg_n_0_[7]\,
      O => \i[7]_i_1_n_0\
    );
\i[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \i_reg_n_0_[0]\,
      I1 => \i_reg_n_0_[1]\,
      I2 => \i_reg_n_0_[2]\,
      I3 => \i_reg_n_0_[4]\,
      I4 => \i_reg_n_0_[3]\,
      O => \i[7]_i_2_n_0\
    );
\i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \i[4]_i_2_n_0\,
      D => \i[0]_i_1_n_0\,
      Q => \i_reg_n_0_[0]\,
      S => \i[4]_i_1_n_0\
    );
\i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \i[4]_i_2_n_0\,
      D => \i[1]_i_1__0_n_0\,
      Q => \i_reg_n_0_[1]\,
      S => \i[4]_i_1_n_0\
    );
\i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \i[4]_i_2_n_0\,
      D => \i[2]_i_1__0_n_0\,
      Q => \i_reg_n_0_[2]\,
      S => \i[4]_i_1_n_0\
    );
\i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \i[4]_i_2_n_0\,
      D => \i[3]_i_1__0_n_0\,
      Q => \i_reg_n_0_[3]\,
      S => \i[4]_i_1_n_0\
    );
\i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => clk,
      CE => \i[4]_i_2_n_0\,
      D => \i[4]_i_3_n_0\,
      Q => \i_reg_n_0_[4]\,
      S => \i[4]_i_1_n_0\
    );
\i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \i[5]_i_1_n_0\,
      Q => \i_reg_n_0_[5]\,
      R => '0'
    );
\i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \i[6]_i_1_n_0\,
      Q => \i_reg_n_0_[6]\,
      R => '0'
    );
\i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \i[7]_i_1_n_0\,
      Q => \i_reg_n_0_[7]\,
      R => '0'
    );
instance_name: entity work.centroid_0_mult_32_20_lm
     port map (
      A(31) => \sar_reg_n_0_[31]\,
      A(30) => \sar_reg_n_0_[30]\,
      A(29) => \sar_reg_n_0_[29]\,
      A(28) => \sar_reg_n_0_[28]\,
      A(27) => \sar_reg_n_0_[27]\,
      A(26) => \sar_reg_n_0_[26]\,
      A(25) => \sar_reg_n_0_[25]\,
      A(24) => \sar_reg_n_0_[24]\,
      A(23) => \sar_reg_n_0_[23]\,
      A(22) => \sar_reg_n_0_[22]\,
      A(21) => \sar_reg_n_0_[21]\,
      A(20) => \sar_reg_n_0_[20]\,
      A(19) => \sar_reg_n_0_[19]\,
      A(18) => \sar_reg_n_0_[18]\,
      A(17) => \sar_reg_n_0_[17]\,
      A(16) => \sar_reg_n_0_[16]\,
      A(15) => \sar_reg_n_0_[15]\,
      A(14) => \sar_reg_n_0_[14]\,
      A(13) => \sar_reg_n_0_[13]\,
      A(12) => \sar_reg_n_0_[12]\,
      A(11) => \sar_reg_n_0_[11]\,
      A(10) => \sar_reg_n_0_[10]\,
      A(9) => \sar_reg_n_0_[9]\,
      A(8) => \sar_reg_n_0_[8]\,
      A(7) => \sar_reg_n_0_[7]\,
      A(6) => \sar_reg_n_0_[6]\,
      A(5) => \sar_reg_n_0_[5]\,
      A(4) => \sar_reg_n_0_[4]\,
      A(3) => \sar_reg_n_0_[3]\,
      A(2) => \sar_reg_n_0_[2]\,
      A(1) => \sar_reg_n_0_[1]\,
      A(0) => \sar_reg_n_0_[0]\,
      DI(3) => instance_name_n_0,
      DI(2) => instance_name_n_1,
      DI(1) => instance_name_n_2,
      DI(0) => instance_name_n_3,
      Q(19) => \divisor_reg_reg_n_0_[19]\,
      Q(18) => \divisor_reg_reg_n_0_[18]\,
      Q(17) => \divisor_reg_reg_n_0_[17]\,
      Q(16) => \divisor_reg_reg_n_0_[16]\,
      Q(15) => \divisor_reg_reg_n_0_[15]\,
      Q(14) => \divisor_reg_reg_n_0_[14]\,
      Q(13) => \divisor_reg_reg_n_0_[13]\,
      Q(12) => \divisor_reg_reg_n_0_[12]\,
      Q(11) => \divisor_reg_reg_n_0_[11]\,
      Q(10) => \divisor_reg_reg_n_0_[10]\,
      Q(9) => \divisor_reg_reg_n_0_[9]\,
      Q(8) => \divisor_reg_reg_n_0_[8]\,
      Q(7) => \divisor_reg_reg_n_0_[7]\,
      Q(6) => \divisor_reg_reg_n_0_[6]\,
      Q(5) => \divisor_reg_reg_n_0_[5]\,
      Q(4) => \divisor_reg_reg_n_0_[4]\,
      Q(3) => \divisor_reg_reg_n_0_[3]\,
      Q(2) => \divisor_reg_reg_n_0_[2]\,
      Q(1) => \divisor_reg_reg_n_0_[1]\,
      Q(0) => \divisor_reg_reg_n_0_[0]\,
      S(3) => instance_name_n_4,
      S(2) => instance_name_n_5,
      S(1) => instance_name_n_6,
      S(0) => instance_name_n_7,
      clk => clk,
      \dividend_reg_reg[31]\(31) => \dividend_reg_reg_n_0_[31]\,
      \dividend_reg_reg[31]\(30) => \dividend_reg_reg_n_0_[30]\,
      \dividend_reg_reg[31]\(29) => \dividend_reg_reg_n_0_[29]\,
      \dividend_reg_reg[31]\(28) => \dividend_reg_reg_n_0_[28]\,
      \dividend_reg_reg[31]\(27) => \dividend_reg_reg_n_0_[27]\,
      \dividend_reg_reg[31]\(26) => \dividend_reg_reg_n_0_[26]\,
      \dividend_reg_reg[31]\(25) => \dividend_reg_reg_n_0_[25]\,
      \dividend_reg_reg[31]\(24) => \dividend_reg_reg_n_0_[24]\,
      \dividend_reg_reg[31]\(23) => \dividend_reg_reg_n_0_[23]\,
      \dividend_reg_reg[31]\(22) => \dividend_reg_reg_n_0_[22]\,
      \dividend_reg_reg[31]\(21) => \dividend_reg_reg_n_0_[21]\,
      \dividend_reg_reg[31]\(20) => \dividend_reg_reg_n_0_[20]\,
      \dividend_reg_reg[31]\(19) => \dividend_reg_reg_n_0_[19]\,
      \dividend_reg_reg[31]\(18) => \dividend_reg_reg_n_0_[18]\,
      \dividend_reg_reg[31]\(17) => \dividend_reg_reg_n_0_[17]\,
      \dividend_reg_reg[31]\(16) => \dividend_reg_reg_n_0_[16]\,
      \dividend_reg_reg[31]\(15) => \dividend_reg_reg_n_0_[15]\,
      \dividend_reg_reg[31]\(14) => \dividend_reg_reg_n_0_[14]\,
      \dividend_reg_reg[31]\(13) => \dividend_reg_reg_n_0_[13]\,
      \dividend_reg_reg[31]\(12) => \dividend_reg_reg_n_0_[12]\,
      \dividend_reg_reg[31]\(11) => \dividend_reg_reg_n_0_[11]\,
      \dividend_reg_reg[31]\(10) => \dividend_reg_reg_n_0_[10]\,
      \dividend_reg_reg[31]\(9) => \dividend_reg_reg_n_0_[9]\,
      \dividend_reg_reg[31]\(8) => \dividend_reg_reg_n_0_[8]\,
      \dividend_reg_reg[31]\(7) => \dividend_reg_reg_n_0_[7]\,
      \dividend_reg_reg[31]\(6) => \dividend_reg_reg_n_0_[6]\,
      \dividend_reg_reg[31]\(5) => \dividend_reg_reg_n_0_[5]\,
      \dividend_reg_reg[31]\(4) => \dividend_reg_reg_n_0_[4]\,
      \dividend_reg_reg[31]\(3) => \dividend_reg_reg_n_0_[3]\,
      \dividend_reg_reg[31]\(2) => \dividend_reg_reg_n_0_[2]\,
      \dividend_reg_reg[31]\(1) => \dividend_reg_reg_n_0_[1]\,
      \dividend_reg_reg[31]\(0) => \dividend_reg_reg_n_0_[0]\,
      \sar_reg[25]\(3) => instance_name_n_8,
      \sar_reg[25]\(2) => instance_name_n_9,
      \sar_reg[25]\(1) => instance_name_n_10,
      \sar_reg[25]\(0) => instance_name_n_11,
      \sar_reg[25]_0\(3) => instance_name_n_12,
      \sar_reg[25]_0\(2) => instance_name_n_13,
      \sar_reg[25]_0\(1) => instance_name_n_14,
      \sar_reg[25]_0\(0) => instance_name_n_15,
      \sar_reg[25]_1\(3) => instance_name_n_16,
      \sar_reg[25]_1\(2) => instance_name_n_17,
      \sar_reg[25]_1\(1) => instance_name_n_18,
      \sar_reg[25]_1\(0) => instance_name_n_19,
      \sar_reg[25]_10\(1) => instance_name_n_50,
      \sar_reg[25]_10\(0) => instance_name_n_51,
      \sar_reg[25]_2\(3) => instance_name_n_20,
      \sar_reg[25]_2\(2) => instance_name_n_21,
      \sar_reg[25]_2\(1) => instance_name_n_22,
      \sar_reg[25]_2\(0) => instance_name_n_23,
      \sar_reg[25]_3\(3) => instance_name_n_24,
      \sar_reg[25]_3\(2) => instance_name_n_25,
      \sar_reg[25]_3\(1) => instance_name_n_26,
      \sar_reg[25]_3\(0) => instance_name_n_27,
      \sar_reg[25]_4\(3) => instance_name_n_28,
      \sar_reg[25]_4\(2) => instance_name_n_29,
      \sar_reg[25]_4\(1) => instance_name_n_30,
      \sar_reg[25]_4\(0) => instance_name_n_31,
      \sar_reg[25]_5\(3) => instance_name_n_32,
      \sar_reg[25]_5\(2) => instance_name_n_33,
      \sar_reg[25]_5\(1) => instance_name_n_34,
      \sar_reg[25]_5\(0) => instance_name_n_35,
      \sar_reg[25]_6\(3) => instance_name_n_36,
      \sar_reg[25]_6\(2) => instance_name_n_37,
      \sar_reg[25]_6\(1) => instance_name_n_38,
      \sar_reg[25]_6\(0) => instance_name_n_39,
      \sar_reg[25]_7\(1) => instance_name_n_40,
      \sar_reg[25]_7\(0) => instance_name_n_41,
      \sar_reg[25]_8\(3) => instance_name_n_42,
      \sar_reg[25]_8\(2) => instance_name_n_43,
      \sar_reg[25]_8\(1) => instance_name_n_44,
      \sar_reg[25]_8\(0) => instance_name_n_45,
      \sar_reg[25]_9\(3) => instance_name_n_46,
      \sar_reg[25]_9\(2) => instance_name_n_47,
      \sar_reg[25]_9\(1) => instance_name_n_48,
      \sar_reg[25]_9\(0) => instance_name_n_49
    );
\lat_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \lat_cnt_reg_n_0_[0]\,
      O => \lat_cnt[0]_i_1__0_n_0\
    );
\lat_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \lat_cnt_reg_n_0_[0]\,
      I1 => \lat_cnt_reg_n_0_[1]\,
      O => \lat_cnt[1]_i_1__0_n_0\
    );
\lat_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF01F0"
    )
        port map (
      I0 => \lat_cnt_reg_n_0_[0]\,
      I1 => \lat_cnt_reg_n_0_[1]\,
      I2 => state(0),
      I3 => state(1),
      I4 => \lat_cnt_reg_n_0_[2]\,
      O => \lat_cnt[2]_i_1_n_0\
    );
\lat_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \lat_cnt_reg_n_0_[2]\,
      I1 => \lat_cnt_reg_n_0_[0]\,
      I2 => \lat_cnt_reg_n_0_[1]\,
      I3 => \lat_cnt_reg_n_0_[3]\,
      O => \lat_cnt[3]_i_1__0_n_0\
    );
\lat_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \lat_cnt_reg_n_0_[3]\,
      I1 => \lat_cnt_reg_n_0_[1]\,
      I2 => \lat_cnt_reg_n_0_[0]\,
      I3 => \lat_cnt_reg_n_0_[2]\,
      I4 => \lat_cnt_reg_n_0_[4]\,
      O => \lat_cnt[4]_i_1__0_n_0\
    );
\lat_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \lat_cnt_reg_n_0_[4]\,
      I1 => \lat_cnt_reg_n_0_[2]\,
      I2 => \lat_cnt_reg_n_0_[0]\,
      I3 => \lat_cnt_reg_n_0_[1]\,
      I4 => \lat_cnt_reg_n_0_[3]\,
      I5 => \lat_cnt_reg_n_0_[5]\,
      O => \lat_cnt[5]_i_1__0_n_0\
    );
\lat_cnt[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i[4]_i_4_n_0\,
      I1 => \lat_cnt_reg_n_0_[6]\,
      O => \lat_cnt[6]_i_1__0_n_0\
    );
\lat_cnt[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => \lat_cnt[7]_i_1__0_n_0\
    );
\lat_cnt[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => \lat_cnt[7]_i_2__0_n_0\
    );
\lat_cnt[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \lat_cnt_reg_n_0_[6]\,
      I1 => \i[4]_i_4_n_0\,
      I2 => \lat_cnt_reg_n_0_[7]\,
      O => \lat_cnt[7]_i_3__0_n_0\
    );
\lat_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \lat_cnt[7]_i_2__0_n_0\,
      D => \lat_cnt[0]_i_1__0_n_0\,
      Q => \lat_cnt_reg_n_0_[0]\,
      R => \lat_cnt[7]_i_1__0_n_0\
    );
\lat_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \lat_cnt[7]_i_2__0_n_0\,
      D => \lat_cnt[1]_i_1__0_n_0\,
      Q => \lat_cnt_reg_n_0_[1]\,
      R => \lat_cnt[7]_i_1__0_n_0\
    );
\lat_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \lat_cnt[2]_i_1_n_0\,
      Q => \lat_cnt_reg_n_0_[2]\,
      R => '0'
    );
\lat_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \lat_cnt[7]_i_2__0_n_0\,
      D => \lat_cnt[3]_i_1__0_n_0\,
      Q => \lat_cnt_reg_n_0_[3]\,
      R => \lat_cnt[7]_i_1__0_n_0\
    );
\lat_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \lat_cnt[7]_i_2__0_n_0\,
      D => \lat_cnt[4]_i_1__0_n_0\,
      Q => \lat_cnt_reg_n_0_[4]\,
      R => \lat_cnt[7]_i_1__0_n_0\
    );
\lat_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \lat_cnt[7]_i_2__0_n_0\,
      D => \lat_cnt[5]_i_1__0_n_0\,
      Q => \lat_cnt_reg_n_0_[5]\,
      R => \lat_cnt[7]_i_1__0_n_0\
    );
\lat_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \lat_cnt[7]_i_2__0_n_0\,
      D => \lat_cnt[6]_i_1__0_n_0\,
      Q => \lat_cnt_reg_n_0_[6]\,
      R => \lat_cnt[7]_i_1__0_n_0\
    );
\lat_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => \lat_cnt[7]_i_2__0_n_0\,
      D => \lat_cnt[7]_i_3__0_n_0\,
      Q => \lat_cnt_reg_n_0_[7]\,
      R => \lat_cnt[7]_i_1__0_n_0\
    );
\result_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => result_reg,
      D => \sar_reg_n_0_[0]\,
      Q => Q(0),
      R => '0'
    );
\result_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => result_reg,
      D => \sar_reg_n_0_[10]\,
      Q => Q(10),
      R => '0'
    );
\result_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => result_reg,
      D => \sar_reg_n_0_[1]\,
      Q => Q(1),
      R => '0'
    );
\result_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => result_reg,
      D => \sar_reg_n_0_[2]\,
      Q => Q(2),
      R => '0'
    );
\result_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => result_reg,
      D => \sar_reg_n_0_[3]\,
      Q => Q(3),
      R => '0'
    );
\result_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => result_reg,
      D => \sar_reg_n_0_[4]\,
      Q => Q(4),
      R => '0'
    );
\result_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => result_reg,
      D => \sar_reg_n_0_[5]\,
      Q => Q(5),
      R => '0'
    );
\result_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => result_reg,
      D => \sar_reg_n_0_[6]\,
      Q => Q(6),
      R => '0'
    );
\result_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => result_reg,
      D => \sar_reg_n_0_[7]\,
      Q => Q(7),
      R => '0'
    );
\result_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => result_reg,
      D => \sar_reg_n_0_[8]\,
      Q => Q(8),
      R => '0'
    );
\result_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => result_reg,
      D => \sar_reg_n_0_[9]\,
      Q => Q(9),
      R => '0'
    );
\rv_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => result_reg
    );
rv_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => result_reg,
      Q => \r_y_div_reg[10]\,
      R => '0'
    );
sar1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sar1_carry_n_0,
      CO(2) => sar1_carry_n_1,
      CO(1) => sar1_carry_n_2,
      CO(0) => sar1_carry_n_3,
      CYINIT => '0',
      DI(3) => instance_name_n_0,
      DI(2) => instance_name_n_1,
      DI(1) => instance_name_n_2,
      DI(0) => instance_name_n_3,
      O(3 downto 0) => NLW_sar1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => instance_name_n_4,
      S(2) => instance_name_n_5,
      S(1) => instance_name_n_6,
      S(0) => instance_name_n_7
    );
\sar1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sar1_carry_n_0,
      CO(3) => \sar1_carry__0_n_0\,
      CO(2) => \sar1_carry__0_n_1\,
      CO(1) => \sar1_carry__0_n_2\,
      CO(0) => \sar1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => instance_name_n_8,
      DI(2) => instance_name_n_9,
      DI(1) => instance_name_n_10,
      DI(0) => instance_name_n_11,
      O(3 downto 0) => \NLW_sar1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => instance_name_n_12,
      S(2) => instance_name_n_13,
      S(1) => instance_name_n_14,
      S(0) => instance_name_n_15
    );
\sar1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sar1_carry__0_n_0\,
      CO(3) => \sar1_carry__1_n_0\,
      CO(2) => \sar1_carry__1_n_1\,
      CO(1) => \sar1_carry__1_n_2\,
      CO(0) => \sar1_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => instance_name_n_16,
      DI(2) => instance_name_n_17,
      DI(1) => instance_name_n_18,
      DI(0) => instance_name_n_19,
      O(3 downto 0) => \NLW_sar1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => instance_name_n_20,
      S(2) => instance_name_n_21,
      S(1) => instance_name_n_22,
      S(0) => instance_name_n_23
    );
\sar1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sar1_carry__1_n_0\,
      CO(3) => \sar1_carry__2_n_0\,
      CO(2) => \sar1_carry__2_n_1\,
      CO(1) => \sar1_carry__2_n_2\,
      CO(0) => \sar1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => instance_name_n_24,
      DI(2) => instance_name_n_25,
      DI(1) => instance_name_n_26,
      DI(0) => instance_name_n_27,
      O(3 downto 0) => \NLW_sar1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => instance_name_n_28,
      S(2) => instance_name_n_29,
      S(1) => instance_name_n_30,
      S(0) => instance_name_n_31
    );
\sar1_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sar1_carry__2_n_0\,
      CO(3) => \sar1_carry__3_n_0\,
      CO(2) => \sar1_carry__3_n_1\,
      CO(1) => \sar1_carry__3_n_2\,
      CO(0) => \sar1_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => instance_name_n_32,
      DI(2) => instance_name_n_33,
      DI(1) => instance_name_n_34,
      DI(0) => instance_name_n_35,
      O(3 downto 0) => \NLW_sar1_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3) => instance_name_n_42,
      S(2) => instance_name_n_43,
      S(1) => instance_name_n_44,
      S(0) => instance_name_n_45
    );
\sar1_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sar1_carry__3_n_0\,
      CO(3) => \sar1_carry__4_n_0\,
      CO(2) => \sar1_carry__4_n_1\,
      CO(1) => \sar1_carry__4_n_2\,
      CO(0) => \sar1_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => instance_name_n_36,
      DI(2) => instance_name_n_37,
      DI(1) => instance_name_n_38,
      DI(0) => instance_name_n_39,
      O(3 downto 0) => \NLW_sar1_carry__4_O_UNCONNECTED\(3 downto 0),
      S(3) => instance_name_n_46,
      S(2) => instance_name_n_47,
      S(1) => instance_name_n_48,
      S(0) => instance_name_n_49
    );
\sar1_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sar1_carry__4_n_0\,
      CO(3 downto 2) => \NLW_sar1_carry__5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sar1_carry__5_n_2\,
      CO(0) => \sar1_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => instance_name_n_40,
      DI(0) => instance_name_n_41,
      O(3 downto 0) => \NLW_sar1_carry__5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => instance_name_n_50,
      S(0) => instance_name_n_51
    );
\sar[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[6]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[0]\,
      O => \sar[0]_i_1_n_0\
    );
\sar[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[14]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[10]\,
      O => \sar[10]_i_1_n_0\
    );
\sar[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[15]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[11]\,
      O => \sar[11]_i_1_n_0\
    );
\sar[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[2]\,
      I1 => \i_reg_n_0_[1]\,
      I2 => \sar[14]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[12]\,
      O => \sar[12]_i_1_n_0\
    );
\sar[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[2]\,
      I1 => \i_reg_n_0_[1]\,
      I2 => \sar[15]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[13]\,
      O => \sar[13]_i_1_n_0\
    );
\sar[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[14]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[14]\,
      O => \sar[14]_i_1_n_0\
    );
\sar[14]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \i_reg_n_0_[4]\,
      I1 => \i_reg_n_0_[3]\,
      I2 => \i_reg_n_0_[0]\,
      I3 => \sar[31]_i_3__0_n_0\,
      O => \sar[14]_i_2__0_n_0\
    );
\sar[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[15]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[15]\,
      O => \sar[15]_i_1_n_0\
    );
\sar[15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \i_reg_n_0_[4]\,
      I1 => \i_reg_n_0_[3]\,
      I2 => \i_reg_n_0_[0]\,
      I3 => \sar[31]_i_3__0_n_0\,
      O => \sar[15]_i_2__0_n_0\
    );
\sar[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[22]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[16]\,
      O => \sar[16]_i_1_n_0\
    );
\sar[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[23]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[17]\,
      O => \sar[17]_i_1_n_0\
    );
\sar[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[22]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[18]\,
      O => \sar[18]_i_1_n_0\
    );
\sar[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[23]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[19]\,
      O => \sar[19]_i_1_n_0\
    );
\sar[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[7]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[1]\,
      O => \sar[1]_i_1_n_0\
    );
\sar[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[2]\,
      I1 => \i_reg_n_0_[1]\,
      I2 => \sar[22]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[20]\,
      O => \sar[20]_i_1_n_0\
    );
\sar[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[2]\,
      I1 => \i_reg_n_0_[1]\,
      I2 => \sar[23]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[21]\,
      O => \sar[21]_i_1_n_0\
    );
\sar[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[22]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[22]\,
      O => \sar[22]_i_1_n_0\
    );
\sar[22]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \i_reg_n_0_[3]\,
      I1 => \i_reg_n_0_[4]\,
      I2 => \i_reg_n_0_[0]\,
      I3 => \sar[31]_i_3__0_n_0\,
      O => \sar[22]_i_2__0_n_0\
    );
\sar[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[23]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[23]\,
      O => \sar[23]_i_1_n_0\
    );
\sar[23]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \i_reg_n_0_[3]\,
      I1 => \i_reg_n_0_[4]\,
      I2 => \i_reg_n_0_[0]\,
      I3 => \sar[31]_i_3__0_n_0\,
      O => \sar[23]_i_2__0_n_0\
    );
\sar[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[30]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[24]\,
      O => \sar[24]_i_1_n_0\
    );
\sar[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[31]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[25]\,
      O => \sar[25]_i_1_n_0\
    );
\sar[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[30]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[26]\,
      O => \sar[26]_i_1_n_0\
    );
\sar[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[31]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[27]\,
      O => \sar[27]_i_1_n_0\
    );
\sar[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[2]\,
      I1 => \i_reg_n_0_[1]\,
      I2 => \sar[30]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[28]\,
      O => \sar[28]_i_1_n_0\
    );
\sar[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[2]\,
      I1 => \i_reg_n_0_[1]\,
      I2 => \sar[31]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[29]\,
      O => \sar[29]_i_1_n_0\
    );
\sar[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[6]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[2]\,
      O => \sar[2]_i_1_n_0\
    );
\sar[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[30]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[30]\,
      O => \sar[30]_i_1_n_0\
    );
\sar[30]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \i_reg_n_0_[4]\,
      I1 => \i_reg_n_0_[3]\,
      I2 => \i_reg_n_0_[0]\,
      I3 => \sar[31]_i_3__0_n_0\,
      O => \sar[30]_i_2__0_n_0\
    );
\sar[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[31]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[31]\,
      O => \sar[31]_i_1_n_0\
    );
\sar[31]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \i_reg_n_0_[4]\,
      I1 => \i_reg_n_0_[3]\,
      I2 => \i_reg_n_0_[0]\,
      I3 => \sar[31]_i_3__0_n_0\,
      O => \sar[31]_i_2__0_n_0\
    );
\sar[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222A2222222"
    )
        port map (
      I0 => \state[1]_i_2__0_n_0\,
      I1 => state(1),
      I2 => \sar[31]_i_4__0_n_0\,
      I3 => \sar[31]_i_5__0_n_0\,
      I4 => \sar1_carry__5_n_2\,
      I5 => \lat_cnt_reg_n_0_[0]\,
      O => \sar[31]_i_3__0_n_0\
    );
\sar[31]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \lat_cnt_reg_n_0_[3]\,
      I1 => \lat_cnt_reg_n_0_[4]\,
      I2 => \lat_cnt_reg_n_0_[5]\,
      I3 => \lat_cnt_reg_n_0_[6]\,
      I4 => state(0),
      I5 => \lat_cnt_reg_n_0_[7]\,
      O => \sar[31]_i_4__0_n_0\
    );
\sar[31]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \lat_cnt_reg_n_0_[1]\,
      I1 => \lat_cnt_reg_n_0_[2]\,
      O => \sar[31]_i_5__0_n_0\
    );
\sar[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[7]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[3]\,
      O => \sar[3]_i_1_n_0\
    );
\sar[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[2]\,
      I1 => \i_reg_n_0_[1]\,
      I2 => \sar[6]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[4]\,
      O => \sar[4]_i_1_n_0\
    );
\sar[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => \i_reg_n_0_[2]\,
      I1 => \i_reg_n_0_[1]\,
      I2 => \sar[7]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[5]\,
      O => \sar[5]_i_1_n_0\
    );
\sar[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[6]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[6]\,
      O => \sar[6]_i_1_n_0\
    );
\sar[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \i_reg_n_0_[0]\,
      I1 => \sar[31]_i_3__0_n_0\,
      I2 => \i_reg_n_0_[4]\,
      I3 => \i_reg_n_0_[3]\,
      O => \sar[6]_i_2__0_n_0\
    );
\sar[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[7]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[7]\,
      O => \sar[7]_i_1_n_0\
    );
\sar[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \i_reg_n_0_[0]\,
      I1 => \sar[31]_i_3__0_n_0\,
      I2 => \i_reg_n_0_[4]\,
      I3 => \i_reg_n_0_[3]\,
      O => \sar[7]_i_2__0_n_0\
    );
\sar[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[14]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[8]\,
      O => \sar[8]_i_1_n_0\
    );
\sar[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => \i_reg_n_0_[1]\,
      I1 => \i_reg_n_0_[2]\,
      I2 => \sar[15]_i_2__0_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[9]\,
      O => \sar[9]_i_1_n_0\
    );
\sar_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[0]_i_1_n_0\,
      Q => \sar_reg_n_0_[0]\,
      R => '0'
    );
\sar_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[10]_i_1_n_0\,
      Q => \sar_reg_n_0_[10]\,
      R => '0'
    );
\sar_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[11]_i_1_n_0\,
      Q => \sar_reg_n_0_[11]\,
      R => '0'
    );
\sar_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[12]_i_1_n_0\,
      Q => \sar_reg_n_0_[12]\,
      R => '0'
    );
\sar_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[13]_i_1_n_0\,
      Q => \sar_reg_n_0_[13]\,
      R => '0'
    );
\sar_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[14]_i_1_n_0\,
      Q => \sar_reg_n_0_[14]\,
      R => '0'
    );
\sar_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[15]_i_1_n_0\,
      Q => \sar_reg_n_0_[15]\,
      R => '0'
    );
\sar_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[16]_i_1_n_0\,
      Q => \sar_reg_n_0_[16]\,
      R => '0'
    );
\sar_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[17]_i_1_n_0\,
      Q => \sar_reg_n_0_[17]\,
      R => '0'
    );
\sar_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[18]_i_1_n_0\,
      Q => \sar_reg_n_0_[18]\,
      R => '0'
    );
\sar_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[19]_i_1_n_0\,
      Q => \sar_reg_n_0_[19]\,
      R => '0'
    );
\sar_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[1]_i_1_n_0\,
      Q => \sar_reg_n_0_[1]\,
      R => '0'
    );
\sar_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[20]_i_1_n_0\,
      Q => \sar_reg_n_0_[20]\,
      R => '0'
    );
\sar_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[21]_i_1_n_0\,
      Q => \sar_reg_n_0_[21]\,
      R => '0'
    );
\sar_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[22]_i_1_n_0\,
      Q => \sar_reg_n_0_[22]\,
      R => '0'
    );
\sar_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[23]_i_1_n_0\,
      Q => \sar_reg_n_0_[23]\,
      R => '0'
    );
\sar_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[24]_i_1_n_0\,
      Q => \sar_reg_n_0_[24]\,
      R => '0'
    );
\sar_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[25]_i_1_n_0\,
      Q => \sar_reg_n_0_[25]\,
      R => '0'
    );
\sar_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[26]_i_1_n_0\,
      Q => \sar_reg_n_0_[26]\,
      R => '0'
    );
\sar_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[27]_i_1_n_0\,
      Q => \sar_reg_n_0_[27]\,
      R => '0'
    );
\sar_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[28]_i_1_n_0\,
      Q => \sar_reg_n_0_[28]\,
      R => '0'
    );
\sar_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[29]_i_1_n_0\,
      Q => \sar_reg_n_0_[29]\,
      R => '0'
    );
\sar_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[2]_i_1_n_0\,
      Q => \sar_reg_n_0_[2]\,
      R => '0'
    );
\sar_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[30]_i_1_n_0\,
      Q => \sar_reg_n_0_[30]\,
      R => '0'
    );
\sar_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[31]_i_1_n_0\,
      Q => \sar_reg_n_0_[31]\,
      R => '0'
    );
\sar_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[3]_i_1_n_0\,
      Q => \sar_reg_n_0_[3]\,
      R => '0'
    );
\sar_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[4]_i_1_n_0\,
      Q => \sar_reg_n_0_[4]\,
      R => '0'
    );
\sar_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[5]_i_1_n_0\,
      Q => \sar_reg_n_0_[5]\,
      R => '0'
    );
\sar_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[6]_i_1_n_0\,
      Q => \sar_reg_n_0_[6]\,
      R => '0'
    );
\sar_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[7]_i_1_n_0\,
      Q => \sar_reg_n_0_[7]\,
      R => '0'
    );
\sar_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[8]_i_1_n_0\,
      Q => \sar_reg_n_0_[8]\,
      R => '0'
    );
\sar_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \sar[9]_i_1_n_0\,
      Q => \sar_reg_n_0_[9]\,
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004043704"
    )
        port map (
      I0 => \lat_cnt_reg_n_0_[7]\,
      I1 => state(1),
      I2 => \state[0]_i_2__0_n_0\,
      I3 => vsync,
      I4 => prev_vsync,
      I5 => state(0),
      O => \state[0]_i_1_n_0\
    );
\state[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i[4]_i_4_n_0\,
      I1 => \lat_cnt_reg_n_0_[6]\,
      O => \state[0]_i_2__0_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFF000"
    )
        port map (
      I0 => \i[7]_i_2_n_0\,
      I1 => \state[1]_i_2__0_n_0\,
      I2 => state(0),
      I3 => \state[1]_i_3__0_n_0\,
      I4 => state(1),
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \i_reg_n_0_[6]\,
      I1 => \i_reg_n_0_[5]\,
      I2 => \i_reg_n_0_[7]\,
      O => \state[1]_i_2__0_n_0\
    );
\state[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABABAAAFFBABA"
    )
        port map (
      I0 => state(0),
      I1 => prev_vsync,
      I2 => vsync,
      I3 => \state[0]_i_2__0_n_0\,
      I4 => state(1),
      I5 => \lat_cnt_reg_n_0_[7]\,
      O => \state[1]_i_3__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => state(0),
      R => '0'
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity centroid_0_divider_32_20_1 is
  port (
    CLK : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \^clk\ : in STD_LOGIC;
    prev_vsync : in STD_LOGIC;
    vsync : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_m00_reg[0]\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of centroid_0_divider_32_20_1 : entity is "divider_32_20";
end centroid_0_divider_32_20_1;

architecture STRUCTURE of centroid_0_divider_32_20_1 is
  signal dividend_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal divisor_reg : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \divisor_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \i[1]_i_1_n_0\ : STD_LOGIC;
  signal \i[2]_i_1_n_0\ : STD_LOGIC;
  signal \i[3]_i_1_n_0\ : STD_LOGIC;
  signal \i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \i[5]_i_1_n_0\ : STD_LOGIC;
  signal \i[5]_i_2_n_0\ : STD_LOGIC;
  signal \i[6]_i_1_n_0\ : STD_LOGIC;
  signal \i[7]_i_1_n_0\ : STD_LOGIC;
  signal \i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \i[7]_i_3_n_0\ : STD_LOGIC;
  signal \i[7]_i_4_n_0\ : STD_LOGIC;
  signal instance_name_n_0 : STD_LOGIC;
  signal instance_name_n_1 : STD_LOGIC;
  signal instance_name_n_10 : STD_LOGIC;
  signal instance_name_n_11 : STD_LOGIC;
  signal instance_name_n_12 : STD_LOGIC;
  signal instance_name_n_13 : STD_LOGIC;
  signal instance_name_n_14 : STD_LOGIC;
  signal instance_name_n_15 : STD_LOGIC;
  signal instance_name_n_16 : STD_LOGIC;
  signal instance_name_n_17 : STD_LOGIC;
  signal instance_name_n_18 : STD_LOGIC;
  signal instance_name_n_19 : STD_LOGIC;
  signal instance_name_n_2 : STD_LOGIC;
  signal instance_name_n_20 : STD_LOGIC;
  signal instance_name_n_21 : STD_LOGIC;
  signal instance_name_n_22 : STD_LOGIC;
  signal instance_name_n_23 : STD_LOGIC;
  signal instance_name_n_24 : STD_LOGIC;
  signal instance_name_n_25 : STD_LOGIC;
  signal instance_name_n_26 : STD_LOGIC;
  signal instance_name_n_27 : STD_LOGIC;
  signal instance_name_n_28 : STD_LOGIC;
  signal instance_name_n_29 : STD_LOGIC;
  signal instance_name_n_3 : STD_LOGIC;
  signal instance_name_n_30 : STD_LOGIC;
  signal instance_name_n_31 : STD_LOGIC;
  signal instance_name_n_32 : STD_LOGIC;
  signal instance_name_n_33 : STD_LOGIC;
  signal instance_name_n_34 : STD_LOGIC;
  signal instance_name_n_35 : STD_LOGIC;
  signal instance_name_n_36 : STD_LOGIC;
  signal instance_name_n_37 : STD_LOGIC;
  signal instance_name_n_38 : STD_LOGIC;
  signal instance_name_n_39 : STD_LOGIC;
  signal instance_name_n_4 : STD_LOGIC;
  signal instance_name_n_40 : STD_LOGIC;
  signal instance_name_n_41 : STD_LOGIC;
  signal instance_name_n_42 : STD_LOGIC;
  signal instance_name_n_43 : STD_LOGIC;
  signal instance_name_n_44 : STD_LOGIC;
  signal instance_name_n_45 : STD_LOGIC;
  signal instance_name_n_46 : STD_LOGIC;
  signal instance_name_n_47 : STD_LOGIC;
  signal instance_name_n_48 : STD_LOGIC;
  signal instance_name_n_49 : STD_LOGIC;
  signal instance_name_n_5 : STD_LOGIC;
  signal instance_name_n_50 : STD_LOGIC;
  signal instance_name_n_51 : STD_LOGIC;
  signal instance_name_n_6 : STD_LOGIC;
  signal instance_name_n_7 : STD_LOGIC;
  signal instance_name_n_8 : STD_LOGIC;
  signal instance_name_n_9 : STD_LOGIC;
  signal lat_cnt : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \lat_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \lat_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \lat_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \lat_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \lat_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \lat_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \lat_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \lat_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \lat_cnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \lat_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal result_reg : STD_LOGIC;
  signal sar1 : STD_LOGIC;
  signal \sar1_carry__0_n_0\ : STD_LOGIC;
  signal \sar1_carry__0_n_1\ : STD_LOGIC;
  signal \sar1_carry__0_n_2\ : STD_LOGIC;
  signal \sar1_carry__0_n_3\ : STD_LOGIC;
  signal \sar1_carry__1_n_0\ : STD_LOGIC;
  signal \sar1_carry__1_n_1\ : STD_LOGIC;
  signal \sar1_carry__1_n_2\ : STD_LOGIC;
  signal \sar1_carry__1_n_3\ : STD_LOGIC;
  signal \sar1_carry__2_n_0\ : STD_LOGIC;
  signal \sar1_carry__2_n_1\ : STD_LOGIC;
  signal \sar1_carry__2_n_2\ : STD_LOGIC;
  signal \sar1_carry__2_n_3\ : STD_LOGIC;
  signal \sar1_carry__3_n_0\ : STD_LOGIC;
  signal \sar1_carry__3_n_1\ : STD_LOGIC;
  signal \sar1_carry__3_n_2\ : STD_LOGIC;
  signal \sar1_carry__3_n_3\ : STD_LOGIC;
  signal \sar1_carry__4_n_0\ : STD_LOGIC;
  signal \sar1_carry__4_n_1\ : STD_LOGIC;
  signal \sar1_carry__4_n_2\ : STD_LOGIC;
  signal \sar1_carry__4_n_3\ : STD_LOGIC;
  signal \sar1_carry__5_n_3\ : STD_LOGIC;
  signal sar1_carry_n_0 : STD_LOGIC;
  signal sar1_carry_n_1 : STD_LOGIC;
  signal sar1_carry_n_2 : STD_LOGIC;
  signal sar1_carry_n_3 : STD_LOGIC;
  signal \sar[0]_i_1_n_0\ : STD_LOGIC;
  signal \sar[10]_i_1_n_0\ : STD_LOGIC;
  signal \sar[11]_i_1_n_0\ : STD_LOGIC;
  signal \sar[12]_i_1_n_0\ : STD_LOGIC;
  signal \sar[13]_i_1_n_0\ : STD_LOGIC;
  signal \sar[14]_i_1_n_0\ : STD_LOGIC;
  signal \sar[14]_i_2_n_0\ : STD_LOGIC;
  signal \sar[15]_i_1_n_0\ : STD_LOGIC;
  signal \sar[15]_i_2_n_0\ : STD_LOGIC;
  signal \sar[16]_i_1_n_0\ : STD_LOGIC;
  signal \sar[17]_i_1_n_0\ : STD_LOGIC;
  signal \sar[18]_i_1_n_0\ : STD_LOGIC;
  signal \sar[19]_i_1_n_0\ : STD_LOGIC;
  signal \sar[1]_i_1_n_0\ : STD_LOGIC;
  signal \sar[20]_i_1_n_0\ : STD_LOGIC;
  signal \sar[21]_i_1_n_0\ : STD_LOGIC;
  signal \sar[22]_i_1_n_0\ : STD_LOGIC;
  signal \sar[22]_i_2_n_0\ : STD_LOGIC;
  signal \sar[23]_i_1_n_0\ : STD_LOGIC;
  signal \sar[23]_i_2_n_0\ : STD_LOGIC;
  signal \sar[24]_i_1_n_0\ : STD_LOGIC;
  signal \sar[25]_i_1_n_0\ : STD_LOGIC;
  signal \sar[26]_i_1_n_0\ : STD_LOGIC;
  signal \sar[27]_i_1_n_0\ : STD_LOGIC;
  signal \sar[28]_i_1_n_0\ : STD_LOGIC;
  signal \sar[29]_i_1_n_0\ : STD_LOGIC;
  signal \sar[2]_i_1_n_0\ : STD_LOGIC;
  signal \sar[30]_i_1_n_0\ : STD_LOGIC;
  signal \sar[30]_i_2_n_0\ : STD_LOGIC;
  signal \sar[31]_i_1_n_0\ : STD_LOGIC;
  signal \sar[31]_i_2_n_0\ : STD_LOGIC;
  signal \sar[31]_i_3_n_0\ : STD_LOGIC;
  signal \sar[31]_i_4_n_0\ : STD_LOGIC;
  signal \sar[31]_i_5_n_0\ : STD_LOGIC;
  signal \sar[3]_i_1_n_0\ : STD_LOGIC;
  signal \sar[4]_i_1_n_0\ : STD_LOGIC;
  signal \sar[5]_i_1_n_0\ : STD_LOGIC;
  signal \sar[6]_i_1_n_0\ : STD_LOGIC;
  signal \sar[6]_i_2_n_0\ : STD_LOGIC;
  signal \sar[7]_i_1_n_0\ : STD_LOGIC;
  signal \sar[7]_i_2_n_0\ : STD_LOGIC;
  signal \sar[8]_i_1_n_0\ : STD_LOGIC;
  signal \sar[9]_i_1_n_0\ : STD_LOGIC;
  signal \sar_reg_n_0_[0]\ : STD_LOGIC;
  signal \sar_reg_n_0_[10]\ : STD_LOGIC;
  signal \sar_reg_n_0_[11]\ : STD_LOGIC;
  signal \sar_reg_n_0_[12]\ : STD_LOGIC;
  signal \sar_reg_n_0_[13]\ : STD_LOGIC;
  signal \sar_reg_n_0_[14]\ : STD_LOGIC;
  signal \sar_reg_n_0_[15]\ : STD_LOGIC;
  signal \sar_reg_n_0_[16]\ : STD_LOGIC;
  signal \sar_reg_n_0_[17]\ : STD_LOGIC;
  signal \sar_reg_n_0_[18]\ : STD_LOGIC;
  signal \sar_reg_n_0_[19]\ : STD_LOGIC;
  signal \sar_reg_n_0_[1]\ : STD_LOGIC;
  signal \sar_reg_n_0_[20]\ : STD_LOGIC;
  signal \sar_reg_n_0_[21]\ : STD_LOGIC;
  signal \sar_reg_n_0_[22]\ : STD_LOGIC;
  signal \sar_reg_n_0_[23]\ : STD_LOGIC;
  signal \sar_reg_n_0_[24]\ : STD_LOGIC;
  signal \sar_reg_n_0_[25]\ : STD_LOGIC;
  signal \sar_reg_n_0_[26]\ : STD_LOGIC;
  signal \sar_reg_n_0_[27]\ : STD_LOGIC;
  signal \sar_reg_n_0_[28]\ : STD_LOGIC;
  signal \sar_reg_n_0_[29]\ : STD_LOGIC;
  signal \sar_reg_n_0_[2]\ : STD_LOGIC;
  signal \sar_reg_n_0_[30]\ : STD_LOGIC;
  signal \sar_reg_n_0_[31]\ : STD_LOGIC;
  signal \sar_reg_n_0_[3]\ : STD_LOGIC;
  signal \sar_reg_n_0_[4]\ : STD_LOGIC;
  signal \sar_reg_n_0_[5]\ : STD_LOGIC;
  signal \sar_reg_n_0_[6]\ : STD_LOGIC;
  signal \sar_reg_n_0_[7]\ : STD_LOGIC;
  signal \sar_reg_n_0_[8]\ : STD_LOGIC;
  signal \sar_reg_n_0_[9]\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_3_n_0\ : STD_LOGIC;
  signal NLW_sar1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sar1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sar1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sar1_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sar1_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sar1_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sar1_carry__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sar1_carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i[0]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \i[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \i[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \i[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \i[5]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \i[6]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \i[7]_i_2__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \i[7]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \lat_cnt[0]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \lat_cnt[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \lat_cnt[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \lat_cnt[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \lat_cnt[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \lat_cnt[7]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \sar[14]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sar[15]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \sar[22]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sar[23]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \sar[30]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \sar[31]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sar[31]_i_5\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \sar[6]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sar[7]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \state[0]_i_2\ : label is "soft_lutpair10";
begin
\dividend_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => prev_vsync,
      I1 => vsync,
      I2 => state(1),
      I3 => state(0),
      O => divisor_reg
    );
\dividend_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(0),
      Q => dividend_reg(0),
      R => '0'
    );
\dividend_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(10),
      Q => dividend_reg(10),
      R => '0'
    );
\dividend_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(11),
      Q => dividend_reg(11),
      R => '0'
    );
\dividend_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(12),
      Q => dividend_reg(12),
      R => '0'
    );
\dividend_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(13),
      Q => dividend_reg(13),
      R => '0'
    );
\dividend_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(14),
      Q => dividend_reg(14),
      R => '0'
    );
\dividend_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(15),
      Q => dividend_reg(15),
      R => '0'
    );
\dividend_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(16),
      Q => dividend_reg(16),
      R => '0'
    );
\dividend_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(17),
      Q => dividend_reg(17),
      R => '0'
    );
\dividend_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(18),
      Q => dividend_reg(18),
      R => '0'
    );
\dividend_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(19),
      Q => dividend_reg(19),
      R => '0'
    );
\dividend_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(1),
      Q => dividend_reg(1),
      R => '0'
    );
\dividend_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(20),
      Q => dividend_reg(20),
      R => '0'
    );
\dividend_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(21),
      Q => dividend_reg(21),
      R => '0'
    );
\dividend_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(22),
      Q => dividend_reg(22),
      R => '0'
    );
\dividend_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(23),
      Q => dividend_reg(23),
      R => '0'
    );
\dividend_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(24),
      Q => dividend_reg(24),
      R => '0'
    );
\dividend_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(25),
      Q => dividend_reg(25),
      R => '0'
    );
\dividend_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(26),
      Q => dividend_reg(26),
      R => '0'
    );
\dividend_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(27),
      Q => dividend_reg(27),
      R => '0'
    );
\dividend_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(28),
      Q => dividend_reg(28),
      R => '0'
    );
\dividend_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(29),
      Q => dividend_reg(29),
      R => '0'
    );
\dividend_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(2),
      Q => dividend_reg(2),
      R => '0'
    );
\dividend_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(30),
      Q => dividend_reg(30),
      R => '0'
    );
\dividend_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(31),
      Q => dividend_reg(31),
      R => '0'
    );
\dividend_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(3),
      Q => dividend_reg(3),
      R => '0'
    );
\dividend_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(4),
      Q => dividend_reg(4),
      R => '0'
    );
\dividend_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(5),
      Q => dividend_reg(5),
      R => '0'
    );
\dividend_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(6),
      Q => dividend_reg(6),
      R => '0'
    );
\dividend_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(7),
      Q => dividend_reg(7),
      R => '0'
    );
\dividend_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(8),
      Q => dividend_reg(8),
      R => '0'
    );
\dividend_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => D(9),
      Q => dividend_reg(9),
      R => '0'
    );
\divisor_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(0),
      Q => \divisor_reg_reg_n_0_[0]\,
      R => '0'
    );
\divisor_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(10),
      Q => \divisor_reg_reg_n_0_[10]\,
      R => '0'
    );
\divisor_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(11),
      Q => \divisor_reg_reg_n_0_[11]\,
      R => '0'
    );
\divisor_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(12),
      Q => \divisor_reg_reg_n_0_[12]\,
      R => '0'
    );
\divisor_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(13),
      Q => \divisor_reg_reg_n_0_[13]\,
      R => '0'
    );
\divisor_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(14),
      Q => \divisor_reg_reg_n_0_[14]\,
      R => '0'
    );
\divisor_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(15),
      Q => \divisor_reg_reg_n_0_[15]\,
      R => '0'
    );
\divisor_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(16),
      Q => \divisor_reg_reg_n_0_[16]\,
      R => '0'
    );
\divisor_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(17),
      Q => \divisor_reg_reg_n_0_[17]\,
      R => '0'
    );
\divisor_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(18),
      Q => \divisor_reg_reg_n_0_[18]\,
      R => '0'
    );
\divisor_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(19),
      Q => \divisor_reg_reg_n_0_[19]\,
      R => '0'
    );
\divisor_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(1),
      Q => \divisor_reg_reg_n_0_[1]\,
      R => '0'
    );
\divisor_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(2),
      Q => \divisor_reg_reg_n_0_[2]\,
      R => '0'
    );
\divisor_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(3),
      Q => \divisor_reg_reg_n_0_[3]\,
      R => '0'
    );
\divisor_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(4),
      Q => \divisor_reg_reg_n_0_[4]\,
      R => '0'
    );
\divisor_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(5),
      Q => \divisor_reg_reg_n_0_[5]\,
      R => '0'
    );
\divisor_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(6),
      Q => \divisor_reg_reg_n_0_[6]\,
      R => '0'
    );
\divisor_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(7),
      Q => \divisor_reg_reg_n_0_[7]\,
      R => '0'
    );
\divisor_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(8),
      Q => \divisor_reg_reg_n_0_[8]\,
      R => '0'
    );
\divisor_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => divisor_reg,
      D => \r_m00_reg[0]\(9),
      Q => \divisor_reg_reg_n_0_[9]\,
      R => '0'
    );
\i[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => i(0),
      I1 => state(1),
      O => \i[0]_i_1__0_n_0\
    );
\i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => state(1),
      I1 => i(1),
      I2 => i(0),
      O => \i[1]_i_1_n_0\
    );
\i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD7"
    )
        port map (
      I0 => state(1),
      I1 => i(2),
      I2 => i(0),
      I3 => i(1),
      O => \i[2]_i_1_n_0\
    );
\i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA9FFFF"
    )
        port map (
      I0 => i(3),
      I1 => i(2),
      I2 => i(1),
      I3 => i(0),
      I4 => state(1),
      O => \i[3]_i_1_n_0\
    );
\i[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA9FFFFFFFF"
    )
        port map (
      I0 => i(4),
      I1 => i(0),
      I2 => i(1),
      I3 => i(2),
      I4 => i(3),
      I5 => state(1),
      O => \i[4]_i_1__0_n_0\
    );
\i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888882"
    )
        port map (
      I0 => state(1),
      I1 => i(5),
      I2 => i(0),
      I3 => \i[5]_i_2_n_0\,
      I4 => i(4),
      I5 => i(3),
      O => \i[5]_i_1_n_0\
    );
\i[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      O => \i[5]_i_2_n_0\
    );
\i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8882"
    )
        port map (
      I0 => state(1),
      I1 => i(6),
      I2 => \i[7]_i_4_n_0\,
      I3 => i(5),
      O => \i[6]_i_1_n_0\
    );
\i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000001FF"
    )
        port map (
      I0 => \i[7]_i_3_n_0\,
      I1 => lat_cnt(6),
      I2 => lat_cnt(7),
      I3 => state(1),
      I4 => state(0),
      O => \i[7]_i_1_n_0\
    );
\i[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888882"
    )
        port map (
      I0 => state(1),
      I1 => i(7),
      I2 => \i[7]_i_4_n_0\,
      I3 => i(6),
      I4 => i(5),
      O => \i[7]_i_2__0_n_0\
    );
\i[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => lat_cnt(4),
      I1 => lat_cnt(2),
      I2 => lat_cnt(0),
      I3 => lat_cnt(1),
      I4 => lat_cnt(3),
      I5 => lat_cnt(5),
      O => \i[7]_i_3_n_0\
    );
\i[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => i(0),
      I1 => i(1),
      I2 => i(2),
      I3 => i(4),
      I4 => i(3),
      O => \i[7]_i_4_n_0\
    );
\i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \i[7]_i_1_n_0\,
      D => \i[0]_i_1__0_n_0\,
      Q => i(0),
      R => '0'
    );
\i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \i[7]_i_1_n_0\,
      D => \i[1]_i_1_n_0\,
      Q => i(1),
      R => '0'
    );
\i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \i[7]_i_1_n_0\,
      D => \i[2]_i_1_n_0\,
      Q => i(2),
      R => '0'
    );
\i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \i[7]_i_1_n_0\,
      D => \i[3]_i_1_n_0\,
      Q => i(3),
      R => '0'
    );
\i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \i[7]_i_1_n_0\,
      D => \i[4]_i_1__0_n_0\,
      Q => i(4),
      R => '0'
    );
\i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \i[7]_i_1_n_0\,
      D => \i[5]_i_1_n_0\,
      Q => i(5),
      R => '0'
    );
\i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \i[7]_i_1_n_0\,
      D => \i[6]_i_1_n_0\,
      Q => i(6),
      R => '0'
    );
\i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \i[7]_i_1_n_0\,
      D => \i[7]_i_2__0_n_0\,
      Q => i(7),
      R => '0'
    );
instance_name: entity work.centroid_0_mult_32_20_lm_2
     port map (
      A(31) => \sar_reg_n_0_[31]\,
      A(30) => \sar_reg_n_0_[30]\,
      A(29) => \sar_reg_n_0_[29]\,
      A(28) => \sar_reg_n_0_[28]\,
      A(27) => \sar_reg_n_0_[27]\,
      A(26) => \sar_reg_n_0_[26]\,
      A(25) => \sar_reg_n_0_[25]\,
      A(24) => \sar_reg_n_0_[24]\,
      A(23) => \sar_reg_n_0_[23]\,
      A(22) => \sar_reg_n_0_[22]\,
      A(21) => \sar_reg_n_0_[21]\,
      A(20) => \sar_reg_n_0_[20]\,
      A(19) => \sar_reg_n_0_[19]\,
      A(18) => \sar_reg_n_0_[18]\,
      A(17) => \sar_reg_n_0_[17]\,
      A(16) => \sar_reg_n_0_[16]\,
      A(15) => \sar_reg_n_0_[15]\,
      A(14) => \sar_reg_n_0_[14]\,
      A(13) => \sar_reg_n_0_[13]\,
      A(12) => \sar_reg_n_0_[12]\,
      A(11) => \sar_reg_n_0_[11]\,
      A(10) => \sar_reg_n_0_[10]\,
      A(9) => \sar_reg_n_0_[9]\,
      A(8) => \sar_reg_n_0_[8]\,
      A(7) => \sar_reg_n_0_[7]\,
      A(6) => \sar_reg_n_0_[6]\,
      A(5) => \sar_reg_n_0_[5]\,
      A(4) => \sar_reg_n_0_[4]\,
      A(3) => \sar_reg_n_0_[3]\,
      A(2) => \sar_reg_n_0_[2]\,
      A(1) => \sar_reg_n_0_[1]\,
      A(0) => \sar_reg_n_0_[0]\,
      DI(3) => instance_name_n_0,
      DI(2) => instance_name_n_1,
      DI(1) => instance_name_n_2,
      DI(0) => instance_name_n_3,
      Q(19) => \divisor_reg_reg_n_0_[19]\,
      Q(18) => \divisor_reg_reg_n_0_[18]\,
      Q(17) => \divisor_reg_reg_n_0_[17]\,
      Q(16) => \divisor_reg_reg_n_0_[16]\,
      Q(15) => \divisor_reg_reg_n_0_[15]\,
      Q(14) => \divisor_reg_reg_n_0_[14]\,
      Q(13) => \divisor_reg_reg_n_0_[13]\,
      Q(12) => \divisor_reg_reg_n_0_[12]\,
      Q(11) => \divisor_reg_reg_n_0_[11]\,
      Q(10) => \divisor_reg_reg_n_0_[10]\,
      Q(9) => \divisor_reg_reg_n_0_[9]\,
      Q(8) => \divisor_reg_reg_n_0_[8]\,
      Q(7) => \divisor_reg_reg_n_0_[7]\,
      Q(6) => \divisor_reg_reg_n_0_[6]\,
      Q(5) => \divisor_reg_reg_n_0_[5]\,
      Q(4) => \divisor_reg_reg_n_0_[4]\,
      Q(3) => \divisor_reg_reg_n_0_[3]\,
      Q(2) => \divisor_reg_reg_n_0_[2]\,
      Q(1) => \divisor_reg_reg_n_0_[1]\,
      Q(0) => \divisor_reg_reg_n_0_[0]\,
      S(3) => instance_name_n_4,
      S(2) => instance_name_n_5,
      S(1) => instance_name_n_6,
      S(0) => instance_name_n_7,
      clk => \^clk\,
      \dividend_reg_reg[31]\(31 downto 0) => dividend_reg(31 downto 0),
      \sar_reg[25]\(3) => instance_name_n_8,
      \sar_reg[25]\(2) => instance_name_n_9,
      \sar_reg[25]\(1) => instance_name_n_10,
      \sar_reg[25]\(0) => instance_name_n_11,
      \sar_reg[25]_0\(3) => instance_name_n_12,
      \sar_reg[25]_0\(2) => instance_name_n_13,
      \sar_reg[25]_0\(1) => instance_name_n_14,
      \sar_reg[25]_0\(0) => instance_name_n_15,
      \sar_reg[25]_1\(3) => instance_name_n_16,
      \sar_reg[25]_1\(2) => instance_name_n_17,
      \sar_reg[25]_1\(1) => instance_name_n_18,
      \sar_reg[25]_1\(0) => instance_name_n_19,
      \sar_reg[25]_10\(1) => instance_name_n_50,
      \sar_reg[25]_10\(0) => instance_name_n_51,
      \sar_reg[25]_2\(3) => instance_name_n_20,
      \sar_reg[25]_2\(2) => instance_name_n_21,
      \sar_reg[25]_2\(1) => instance_name_n_22,
      \sar_reg[25]_2\(0) => instance_name_n_23,
      \sar_reg[25]_3\(3) => instance_name_n_24,
      \sar_reg[25]_3\(2) => instance_name_n_25,
      \sar_reg[25]_3\(1) => instance_name_n_26,
      \sar_reg[25]_3\(0) => instance_name_n_27,
      \sar_reg[25]_4\(3) => instance_name_n_28,
      \sar_reg[25]_4\(2) => instance_name_n_29,
      \sar_reg[25]_4\(1) => instance_name_n_30,
      \sar_reg[25]_4\(0) => instance_name_n_31,
      \sar_reg[25]_5\(3) => instance_name_n_32,
      \sar_reg[25]_5\(2) => instance_name_n_33,
      \sar_reg[25]_5\(1) => instance_name_n_34,
      \sar_reg[25]_5\(0) => instance_name_n_35,
      \sar_reg[25]_6\(3) => instance_name_n_36,
      \sar_reg[25]_6\(2) => instance_name_n_37,
      \sar_reg[25]_6\(1) => instance_name_n_38,
      \sar_reg[25]_6\(0) => instance_name_n_39,
      \sar_reg[25]_7\(1) => instance_name_n_40,
      \sar_reg[25]_7\(0) => instance_name_n_41,
      \sar_reg[25]_8\(3) => instance_name_n_42,
      \sar_reg[25]_8\(2) => instance_name_n_43,
      \sar_reg[25]_8\(1) => instance_name_n_44,
      \sar_reg[25]_8\(0) => instance_name_n_45,
      \sar_reg[25]_9\(3) => instance_name_n_46,
      \sar_reg[25]_9\(2) => instance_name_n_47,
      \sar_reg[25]_9\(1) => instance_name_n_48,
      \sar_reg[25]_9\(0) => instance_name_n_49
    );
\lat_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lat_cnt(0),
      O => \lat_cnt[0]_i_1_n_0\
    );
\lat_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => lat_cnt(0),
      I1 => lat_cnt(1),
      O => \lat_cnt[1]_i_1_n_0\
    );
\lat_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF01F0"
    )
        port map (
      I0 => lat_cnt(0),
      I1 => lat_cnt(1),
      I2 => state(0),
      I3 => state(1),
      I4 => lat_cnt(2),
      O => \lat_cnt[2]_i_1_n_0\
    );
\lat_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => lat_cnt(2),
      I1 => lat_cnt(0),
      I2 => lat_cnt(1),
      I3 => lat_cnt(3),
      O => \lat_cnt[3]_i_1_n_0\
    );
\lat_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => lat_cnt(3),
      I1 => lat_cnt(1),
      I2 => lat_cnt(0),
      I3 => lat_cnt(2),
      I4 => lat_cnt(4),
      O => \lat_cnt[4]_i_1_n_0\
    );
\lat_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => lat_cnt(4),
      I1 => lat_cnt(2),
      I2 => lat_cnt(0),
      I3 => lat_cnt(1),
      I4 => lat_cnt(3),
      I5 => lat_cnt(5),
      O => \lat_cnt[5]_i_1_n_0\
    );
\lat_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \i[7]_i_3_n_0\,
      I1 => lat_cnt(6),
      O => \lat_cnt[6]_i_1_n_0\
    );
\lat_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => \lat_cnt[7]_i_1_n_0\
    );
\lat_cnt[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => \lat_cnt[7]_i_2_n_0\
    );
\lat_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => lat_cnt(6),
      I1 => \i[7]_i_3_n_0\,
      I2 => lat_cnt(7),
      O => \lat_cnt[7]_i_3_n_0\
    );
\lat_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \lat_cnt[7]_i_2_n_0\,
      D => \lat_cnt[0]_i_1_n_0\,
      Q => lat_cnt(0),
      R => \lat_cnt[7]_i_1_n_0\
    );
\lat_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \lat_cnt[7]_i_2_n_0\,
      D => \lat_cnt[1]_i_1_n_0\,
      Q => lat_cnt(1),
      R => \lat_cnt[7]_i_1_n_0\
    );
\lat_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => \lat_cnt[2]_i_1_n_0\,
      Q => lat_cnt(2),
      R => '0'
    );
\lat_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \lat_cnt[7]_i_2_n_0\,
      D => \lat_cnt[3]_i_1_n_0\,
      Q => lat_cnt(3),
      R => \lat_cnt[7]_i_1_n_0\
    );
\lat_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \lat_cnt[7]_i_2_n_0\,
      D => \lat_cnt[4]_i_1_n_0\,
      Q => lat_cnt(4),
      R => \lat_cnt[7]_i_1_n_0\
    );
\lat_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \lat_cnt[7]_i_2_n_0\,
      D => \lat_cnt[5]_i_1_n_0\,
      Q => lat_cnt(5),
      R => \lat_cnt[7]_i_1_n_0\
    );
\lat_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \lat_cnt[7]_i_2_n_0\,
      D => \lat_cnt[6]_i_1_n_0\,
      Q => lat_cnt(6),
      R => \lat_cnt[7]_i_1_n_0\
    );
\lat_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => \lat_cnt[7]_i_2_n_0\,
      D => \lat_cnt[7]_i_3_n_0\,
      Q => lat_cnt(7),
      R => \lat_cnt[7]_i_1_n_0\
    );
\result_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => result_reg,
      D => \sar_reg_n_0_[0]\,
      Q => Q(0),
      R => '0'
    );
\result_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => result_reg,
      D => \sar_reg_n_0_[10]\,
      Q => Q(10),
      R => '0'
    );
\result_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => result_reg,
      D => \sar_reg_n_0_[1]\,
      Q => Q(1),
      R => '0'
    );
\result_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => result_reg,
      D => \sar_reg_n_0_[2]\,
      Q => Q(2),
      R => '0'
    );
\result_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => result_reg,
      D => \sar_reg_n_0_[3]\,
      Q => Q(3),
      R => '0'
    );
\result_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => result_reg,
      D => \sar_reg_n_0_[4]\,
      Q => Q(4),
      R => '0'
    );
\result_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => result_reg,
      D => \sar_reg_n_0_[5]\,
      Q => Q(5),
      R => '0'
    );
\result_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => result_reg,
      D => \sar_reg_n_0_[6]\,
      Q => Q(6),
      R => '0'
    );
\result_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => result_reg,
      D => \sar_reg_n_0_[7]\,
      Q => Q(7),
      R => '0'
    );
\result_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => result_reg,
      D => \sar_reg_n_0_[8]\,
      Q => Q(8),
      R => '0'
    );
\result_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => result_reg,
      D => \sar_reg_n_0_[9]\,
      Q => Q(9),
      R => '0'
    );
rv_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => result_reg
    );
rv_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => result_reg,
      Q => CLK,
      R => '0'
    );
sar1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sar1_carry_n_0,
      CO(2) => sar1_carry_n_1,
      CO(1) => sar1_carry_n_2,
      CO(0) => sar1_carry_n_3,
      CYINIT => '0',
      DI(3) => instance_name_n_0,
      DI(2) => instance_name_n_1,
      DI(1) => instance_name_n_2,
      DI(0) => instance_name_n_3,
      O(3 downto 0) => NLW_sar1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => instance_name_n_4,
      S(2) => instance_name_n_5,
      S(1) => instance_name_n_6,
      S(0) => instance_name_n_7
    );
\sar1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sar1_carry_n_0,
      CO(3) => \sar1_carry__0_n_0\,
      CO(2) => \sar1_carry__0_n_1\,
      CO(1) => \sar1_carry__0_n_2\,
      CO(0) => \sar1_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => instance_name_n_8,
      DI(2) => instance_name_n_9,
      DI(1) => instance_name_n_10,
      DI(0) => instance_name_n_11,
      O(3 downto 0) => \NLW_sar1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => instance_name_n_12,
      S(2) => instance_name_n_13,
      S(1) => instance_name_n_14,
      S(0) => instance_name_n_15
    );
\sar1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sar1_carry__0_n_0\,
      CO(3) => \sar1_carry__1_n_0\,
      CO(2) => \sar1_carry__1_n_1\,
      CO(1) => \sar1_carry__1_n_2\,
      CO(0) => \sar1_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => instance_name_n_16,
      DI(2) => instance_name_n_17,
      DI(1) => instance_name_n_18,
      DI(0) => instance_name_n_19,
      O(3 downto 0) => \NLW_sar1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => instance_name_n_20,
      S(2) => instance_name_n_21,
      S(1) => instance_name_n_22,
      S(0) => instance_name_n_23
    );
\sar1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sar1_carry__1_n_0\,
      CO(3) => \sar1_carry__2_n_0\,
      CO(2) => \sar1_carry__2_n_1\,
      CO(1) => \sar1_carry__2_n_2\,
      CO(0) => \sar1_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => instance_name_n_24,
      DI(2) => instance_name_n_25,
      DI(1) => instance_name_n_26,
      DI(0) => instance_name_n_27,
      O(3 downto 0) => \NLW_sar1_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => instance_name_n_28,
      S(2) => instance_name_n_29,
      S(1) => instance_name_n_30,
      S(0) => instance_name_n_31
    );
\sar1_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sar1_carry__2_n_0\,
      CO(3) => \sar1_carry__3_n_0\,
      CO(2) => \sar1_carry__3_n_1\,
      CO(1) => \sar1_carry__3_n_2\,
      CO(0) => \sar1_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => instance_name_n_32,
      DI(2) => instance_name_n_33,
      DI(1) => instance_name_n_34,
      DI(0) => instance_name_n_35,
      O(3 downto 0) => \NLW_sar1_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3) => instance_name_n_42,
      S(2) => instance_name_n_43,
      S(1) => instance_name_n_44,
      S(0) => instance_name_n_45
    );
\sar1_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sar1_carry__3_n_0\,
      CO(3) => \sar1_carry__4_n_0\,
      CO(2) => \sar1_carry__4_n_1\,
      CO(1) => \sar1_carry__4_n_2\,
      CO(0) => \sar1_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => instance_name_n_36,
      DI(2) => instance_name_n_37,
      DI(1) => instance_name_n_38,
      DI(0) => instance_name_n_39,
      O(3 downto 0) => \NLW_sar1_carry__4_O_UNCONNECTED\(3 downto 0),
      S(3) => instance_name_n_46,
      S(2) => instance_name_n_47,
      S(1) => instance_name_n_48,
      S(0) => instance_name_n_49
    );
\sar1_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sar1_carry__4_n_0\,
      CO(3 downto 2) => \NLW_sar1_carry__5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sar1,
      CO(0) => \sar1_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => instance_name_n_40,
      DI(0) => instance_name_n_41,
      O(3 downto 0) => \NLW_sar1_carry__5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => instance_name_n_50,
      S(0) => instance_name_n_51
    );
\sar[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[6]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[0]\,
      O => \sar[0]_i_1_n_0\
    );
\sar[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[14]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[10]\,
      O => \sar[10]_i_1_n_0\
    );
\sar[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[15]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[11]\,
      O => \sar[11]_i_1_n_0\
    );
\sar[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(2),
      I1 => i(1),
      I2 => \sar[14]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[12]\,
      O => \sar[12]_i_1_n_0\
    );
\sar[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(2),
      I1 => i(1),
      I2 => \sar[15]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[13]\,
      O => \sar[13]_i_1_n_0\
    );
\sar[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[14]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[14]\,
      O => \sar[14]_i_1_n_0\
    );
\sar[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => i(4),
      I1 => i(3),
      I2 => i(0),
      I3 => \sar[31]_i_3_n_0\,
      O => \sar[14]_i_2_n_0\
    );
\sar[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[15]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[15]\,
      O => \sar[15]_i_1_n_0\
    );
\sar[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => i(4),
      I1 => i(3),
      I2 => i(0),
      I3 => \sar[31]_i_3_n_0\,
      O => \sar[15]_i_2_n_0\
    );
\sar[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[22]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[16]\,
      O => \sar[16]_i_1_n_0\
    );
\sar[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[23]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[17]\,
      O => \sar[17]_i_1_n_0\
    );
\sar[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[22]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[18]\,
      O => \sar[18]_i_1_n_0\
    );
\sar[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[23]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[19]\,
      O => \sar[19]_i_1_n_0\
    );
\sar[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[7]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[1]\,
      O => \sar[1]_i_1_n_0\
    );
\sar[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(2),
      I1 => i(1),
      I2 => \sar[22]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[20]\,
      O => \sar[20]_i_1_n_0\
    );
\sar[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(2),
      I1 => i(1),
      I2 => \sar[23]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[21]\,
      O => \sar[21]_i_1_n_0\
    );
\sar[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[22]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[22]\,
      O => \sar[22]_i_1_n_0\
    );
\sar[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => i(3),
      I1 => i(4),
      I2 => i(0),
      I3 => \sar[31]_i_3_n_0\,
      O => \sar[22]_i_2_n_0\
    );
\sar[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[23]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[23]\,
      O => \sar[23]_i_1_n_0\
    );
\sar[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => i(3),
      I1 => i(4),
      I2 => i(0),
      I3 => \sar[31]_i_3_n_0\,
      O => \sar[23]_i_2_n_0\
    );
\sar[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[30]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[24]\,
      O => \sar[24]_i_1_n_0\
    );
\sar[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[31]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[25]\,
      O => \sar[25]_i_1_n_0\
    );
\sar[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[30]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[26]\,
      O => \sar[26]_i_1_n_0\
    );
\sar[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[31]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[27]\,
      O => \sar[27]_i_1_n_0\
    );
\sar[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(2),
      I1 => i(1),
      I2 => \sar[30]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[28]\,
      O => \sar[28]_i_1_n_0\
    );
\sar[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(2),
      I1 => i(1),
      I2 => \sar[31]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[29]\,
      O => \sar[29]_i_1_n_0\
    );
\sar[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[6]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[2]\,
      O => \sar[2]_i_1_n_0\
    );
\sar[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[30]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[30]\,
      O => \sar[30]_i_1_n_0\
    );
\sar[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => i(4),
      I1 => i(3),
      I2 => i(0),
      I3 => \sar[31]_i_3_n_0\,
      O => \sar[30]_i_2_n_0\
    );
\sar[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[31]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[31]\,
      O => \sar[31]_i_1_n_0\
    );
\sar[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => i(4),
      I1 => i(3),
      I2 => i(0),
      I3 => \sar[31]_i_3_n_0\,
      O => \sar[31]_i_2_n_0\
    );
\sar[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222A2222222"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => state(1),
      I2 => \sar[31]_i_4_n_0\,
      I3 => \sar[31]_i_5_n_0\,
      I4 => sar1,
      I5 => lat_cnt(0),
      O => \sar[31]_i_3_n_0\
    );
\sar[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => lat_cnt(3),
      I1 => lat_cnt(4),
      I2 => lat_cnt(5),
      I3 => lat_cnt(6),
      I4 => state(0),
      I5 => lat_cnt(7),
      O => \sar[31]_i_4_n_0\
    );
\sar[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lat_cnt(1),
      I1 => lat_cnt(2),
      O => \sar[31]_i_5_n_0\
    );
\sar[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[7]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[3]\,
      O => \sar[3]_i_1_n_0\
    );
\sar[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(2),
      I1 => i(1),
      I2 => \sar[6]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[4]\,
      O => \sar[4]_i_1_n_0\
    );
\sar[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDF0020200000"
    )
        port map (
      I0 => i(2),
      I1 => i(1),
      I2 => \sar[7]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[5]\,
      O => \sar[5]_i_1_n_0\
    );
\sar[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[6]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[6]\,
      O => \sar[6]_i_1_n_0\
    );
\sar[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => i(0),
      I1 => \sar[31]_i_3_n_0\,
      I2 => i(4),
      I3 => i(3),
      O => \sar[6]_i_2_n_0\
    );
\sar[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F0080800000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[7]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[7]\,
      O => \sar[7]_i_1_n_0\
    );
\sar[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => i(0),
      I1 => \sar[31]_i_3_n_0\,
      I2 => i(4),
      I3 => i(3),
      O => \sar[7]_i_2_n_0\
    );
\sar[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[14]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[8]\,
      O => \sar[8]_i_1_n_0\
    );
\sar[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF0010100000"
    )
        port map (
      I0 => i(1),
      I1 => i(2),
      I2 => \sar[15]_i_2_n_0\,
      I3 => state(1),
      I4 => state(0),
      I5 => \sar_reg_n_0_[9]\,
      O => \sar[9]_i_1_n_0\
    );
\sar_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[0]_i_1_n_0\,
      Q => \sar_reg_n_0_[0]\,
      R => '0'
    );
\sar_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[10]_i_1_n_0\,
      Q => \sar_reg_n_0_[10]\,
      R => '0'
    );
\sar_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[11]_i_1_n_0\,
      Q => \sar_reg_n_0_[11]\,
      R => '0'
    );
\sar_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[12]_i_1_n_0\,
      Q => \sar_reg_n_0_[12]\,
      R => '0'
    );
\sar_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[13]_i_1_n_0\,
      Q => \sar_reg_n_0_[13]\,
      R => '0'
    );
\sar_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[14]_i_1_n_0\,
      Q => \sar_reg_n_0_[14]\,
      R => '0'
    );
\sar_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[15]_i_1_n_0\,
      Q => \sar_reg_n_0_[15]\,
      R => '0'
    );
\sar_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[16]_i_1_n_0\,
      Q => \sar_reg_n_0_[16]\,
      R => '0'
    );
\sar_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[17]_i_1_n_0\,
      Q => \sar_reg_n_0_[17]\,
      R => '0'
    );
\sar_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[18]_i_1_n_0\,
      Q => \sar_reg_n_0_[18]\,
      R => '0'
    );
\sar_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[19]_i_1_n_0\,
      Q => \sar_reg_n_0_[19]\,
      R => '0'
    );
\sar_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[1]_i_1_n_0\,
      Q => \sar_reg_n_0_[1]\,
      R => '0'
    );
\sar_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[20]_i_1_n_0\,
      Q => \sar_reg_n_0_[20]\,
      R => '0'
    );
\sar_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[21]_i_1_n_0\,
      Q => \sar_reg_n_0_[21]\,
      R => '0'
    );
\sar_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[22]_i_1_n_0\,
      Q => \sar_reg_n_0_[22]\,
      R => '0'
    );
\sar_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[23]_i_1_n_0\,
      Q => \sar_reg_n_0_[23]\,
      R => '0'
    );
\sar_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[24]_i_1_n_0\,
      Q => \sar_reg_n_0_[24]\,
      R => '0'
    );
\sar_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[25]_i_1_n_0\,
      Q => \sar_reg_n_0_[25]\,
      R => '0'
    );
\sar_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[26]_i_1_n_0\,
      Q => \sar_reg_n_0_[26]\,
      R => '0'
    );
\sar_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[27]_i_1_n_0\,
      Q => \sar_reg_n_0_[27]\,
      R => '0'
    );
\sar_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[28]_i_1_n_0\,
      Q => \sar_reg_n_0_[28]\,
      R => '0'
    );
\sar_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[29]_i_1_n_0\,
      Q => \sar_reg_n_0_[29]\,
      R => '0'
    );
\sar_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[2]_i_1_n_0\,
      Q => \sar_reg_n_0_[2]\,
      R => '0'
    );
\sar_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[30]_i_1_n_0\,
      Q => \sar_reg_n_0_[30]\,
      R => '0'
    );
\sar_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[31]_i_1_n_0\,
      Q => \sar_reg_n_0_[31]\,
      R => '0'
    );
\sar_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[3]_i_1_n_0\,
      Q => \sar_reg_n_0_[3]\,
      R => '0'
    );
\sar_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[4]_i_1_n_0\,
      Q => \sar_reg_n_0_[4]\,
      R => '0'
    );
\sar_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[5]_i_1_n_0\,
      Q => \sar_reg_n_0_[5]\,
      R => '0'
    );
\sar_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[6]_i_1_n_0\,
      Q => \sar_reg_n_0_[6]\,
      R => '0'
    );
\sar_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[7]_i_1_n_0\,
      Q => \sar_reg_n_0_[7]\,
      R => '0'
    );
\sar_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[8]_i_1_n_0\,
      Q => \sar_reg_n_0_[8]\,
      R => '0'
    );
\sar_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \sar[9]_i_1_n_0\,
      Q => \sar_reg_n_0_[9]\,
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004043704"
    )
        port map (
      I0 => lat_cnt(7),
      I1 => state(1),
      I2 => \state[0]_i_2_n_0\,
      I3 => vsync,
      I4 => prev_vsync,
      I5 => state(0),
      O => \state[0]_i_1_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i[7]_i_3_n_0\,
      I1 => lat_cnt(6),
      O => \state[0]_i_2_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFF000"
    )
        port map (
      I0 => \i[7]_i_4_n_0\,
      I1 => \state[1]_i_2_n_0\,
      I2 => state(0),
      I3 => \state[1]_i_3_n_0\,
      I4 => state(1),
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => i(6),
      I1 => i(5),
      I2 => i(7),
      O => \state[1]_i_2_n_0\
    );
\state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABABAAAFFBABA"
    )
        port map (
      I0 => state(0),
      I1 => prev_vsync,
      I2 => vsync,
      I3 => \state[0]_i_2_n_0\,
      I4 => state(1),
      I5 => lat_cnt(7),
      O => \state[1]_i_3_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => state(0),
      R => '0'
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity centroid_0_c_accum_v12_0_11 is
  port (
    B : in STD_LOGIC_VECTOR ( 10 downto 0 );
    CLK : in STD_LOGIC;
    ADD : in STD_LOGIC;
    C_IN : in STD_LOGIC;
    CE : in STD_LOGIC;
    BYPASS : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SSET : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of centroid_0_c_accum_v12_0_11 : entity is 0;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of centroid_0_c_accum_v12_0_11 : entity is "0";
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of centroid_0_c_accum_v12_0_11 : entity is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of centroid_0_c_accum_v12_0_11 : entity is 0;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of centroid_0_c_accum_v12_0_11 : entity is 11;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of centroid_0_c_accum_v12_0_11 : entity is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of centroid_0_c_accum_v12_0_11 : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of centroid_0_c_accum_v12_0_11 : entity is 1;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of centroid_0_c_accum_v12_0_11 : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of centroid_0_c_accum_v12_0_11 : entity is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of centroid_0_c_accum_v12_0_11 : entity is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of centroid_0_c_accum_v12_0_11 : entity is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of centroid_0_c_accum_v12_0_11 : entity is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of centroid_0_c_accum_v12_0_11 : entity is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of centroid_0_c_accum_v12_0_11 : entity is 32;
  attribute C_SCALE : integer;
  attribute C_SCALE of centroid_0_c_accum_v12_0_11 : entity is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of centroid_0_c_accum_v12_0_11 : entity is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of centroid_0_c_accum_v12_0_11 : entity is "0";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of centroid_0_c_accum_v12_0_11 : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of centroid_0_c_accum_v12_0_11 : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of centroid_0_c_accum_v12_0_11 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of centroid_0_c_accum_v12_0_11 : entity is "c_accum_v12_0_11";
end centroid_0_c_accum_v12_0_11;

architecture STRUCTURE of centroid_0_c_accum_v12_0_11 is
  attribute C_ADD_MODE of i_synth : label is 0;
  attribute C_AINIT_VAL of i_synth : label is "0";
  attribute C_BYPASS_LOW of i_synth : label is 0;
  attribute C_B_TYPE of i_synth : label is 0;
  attribute C_B_WIDTH of i_synth : label is 11;
  attribute C_CE_OVERRIDES_SCLR of i_synth : label is 0;
  attribute C_HAS_BYPASS of i_synth : label is 0;
  attribute C_HAS_CE of i_synth : label is 1;
  attribute C_HAS_C_IN of i_synth : label is 0;
  attribute C_HAS_SCLR of i_synth : label is 1;
  attribute C_HAS_SINIT of i_synth : label is 0;
  attribute C_HAS_SSET of i_synth : label is 0;
  attribute C_IMPLEMENTATION of i_synth : label is 1;
  attribute C_LATENCY of i_synth : label is 1;
  attribute C_OUT_WIDTH of i_synth : label is 32;
  attribute C_SCALE of i_synth : label is 0;
  attribute C_SCLR_OVERRIDES_SSET of i_synth : label is 1;
  attribute C_SINIT_VAL of i_synth : label is "0";
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
i_synth: entity work.centroid_0_c_accum_v12_0_11_viv
     port map (
      ADD => '0',
      B(10 downto 0) => B(10 downto 0),
      BYPASS => '0',
      CE => CE,
      CLK => CLK,
      C_IN => '0',
      Q(31 downto 0) => Q(31 downto 0),
      SCLR => SCLR,
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \centroid_0_c_accum_v12_0_11__parameterized1\ is
  port (
    B : in STD_LOGIC_VECTOR ( 10 downto 0 );
    CLK : in STD_LOGIC;
    ADD : in STD_LOGIC;
    C_IN : in STD_LOGIC;
    CE : in STD_LOGIC;
    BYPASS : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SSET : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of \centroid_0_c_accum_v12_0_11__parameterized1\ : entity is 0;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of \centroid_0_c_accum_v12_0_11__parameterized1\ : entity is "0";
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of \centroid_0_c_accum_v12_0_11__parameterized1\ : entity is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of \centroid_0_c_accum_v12_0_11__parameterized1\ : entity is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of \centroid_0_c_accum_v12_0_11__parameterized1\ : entity is 11;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of \centroid_0_c_accum_v12_0_11__parameterized1\ : entity is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of \centroid_0_c_accum_v12_0_11__parameterized1\ : entity is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of \centroid_0_c_accum_v12_0_11__parameterized1\ : entity is 1;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of \centroid_0_c_accum_v12_0_11__parameterized1\ : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of \centroid_0_c_accum_v12_0_11__parameterized1\ : entity is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of \centroid_0_c_accum_v12_0_11__parameterized1\ : entity is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of \centroid_0_c_accum_v12_0_11__parameterized1\ : entity is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of \centroid_0_c_accum_v12_0_11__parameterized1\ : entity is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of \centroid_0_c_accum_v12_0_11__parameterized1\ : entity is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of \centroid_0_c_accum_v12_0_11__parameterized1\ : entity is 32;
  attribute C_SCALE : integer;
  attribute C_SCALE of \centroid_0_c_accum_v12_0_11__parameterized1\ : entity is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of \centroid_0_c_accum_v12_0_11__parameterized1\ : entity is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of \centroid_0_c_accum_v12_0_11__parameterized1\ : entity is "0";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of \centroid_0_c_accum_v12_0_11__parameterized1\ : entity is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of \centroid_0_c_accum_v12_0_11__parameterized1\ : entity is "zynq";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \centroid_0_c_accum_v12_0_11__parameterized1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \centroid_0_c_accum_v12_0_11__parameterized1\ : entity is "c_accum_v12_0_11";
end \centroid_0_c_accum_v12_0_11__parameterized1\;

architecture STRUCTURE of \centroid_0_c_accum_v12_0_11__parameterized1\ is
  attribute C_ADD_MODE of i_synth : label is 0;
  attribute C_AINIT_VAL of i_synth : label is "0";
  attribute C_BYPASS_LOW of i_synth : label is 0;
  attribute C_B_TYPE of i_synth : label is 1;
  attribute C_B_WIDTH of i_synth : label is 11;
  attribute C_CE_OVERRIDES_SCLR of i_synth : label is 0;
  attribute C_HAS_BYPASS of i_synth : label is 0;
  attribute C_HAS_CE of i_synth : label is 1;
  attribute C_HAS_C_IN of i_synth : label is 0;
  attribute C_HAS_SCLR of i_synth : label is 1;
  attribute C_HAS_SINIT of i_synth : label is 0;
  attribute C_HAS_SSET of i_synth : label is 0;
  attribute C_IMPLEMENTATION of i_synth : label is 1;
  attribute C_LATENCY of i_synth : label is 1;
  attribute C_OUT_WIDTH of i_synth : label is 32;
  attribute C_SCALE of i_synth : label is 0;
  attribute C_SCLR_OVERRIDES_SSET of i_synth : label is 1;
  attribute C_SINIT_VAL of i_synth : label is "0";
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_XDEVICEFAMILY of i_synth : label is "zynq";
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
i_synth: entity work.\centroid_0_c_accum_v12_0_11_viv__parameterized1\
     port map (
      ADD => '0',
      B(10 downto 0) => B(10 downto 0),
      BYPASS => '0',
      CE => CE,
      CLK => CLK,
      C_IN => '0',
      Q(31 downto 0) => Q(31 downto 0),
      SCLR => SCLR,
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity centroid_0_acc_m01 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SCLR : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    clk : in STD_LOGIC;
    mask : in STD_LOGIC;
    vsync : in STD_LOGIC;
    prev_vsync : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of centroid_0_acc_m01 : entity is "acc_m01";
end centroid_0_acc_m01;

architecture STRUCTURE of centroid_0_acc_m01 is
  signal \^sclr\ : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of U0 : label is 0;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of U0 : label is "0";
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of U0 : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of U0 : label is 1;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 11;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of U0 : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of U0 : label is 1;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of U0 : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of U0 : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of U0 : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of U0 : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of U0 : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of U0 : label is 32;
  attribute C_SCALE : integer;
  attribute C_SCALE of U0 : label is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of U0 : label is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of U0 : label is "0";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
  SCLR <= \^sclr\;
U0: entity work.\centroid_0_c_accum_v12_0_11__parameterized1\
     port map (
      ADD => '1',
      B(10 downto 0) => Q(10 downto 0),
      BYPASS => '0',
      CE => mask,
      CLK => clk,
      C_IN => '0',
      Q(31 downto 0) => D(31 downto 0),
      SCLR => \^sclr\,
      SINIT => '0',
      SSET => '0'
    );
U0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => vsync,
      I1 => prev_vsync,
      O => \^sclr\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity centroid_0_acc_m10 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    clk : in STD_LOGIC;
    mask : in STD_LOGIC;
    SCLR : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of centroid_0_acc_m10 : entity is "acc_m10";
end centroid_0_acc_m10;

architecture STRUCTURE of centroid_0_acc_m10 is
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of U0 : label is 0;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of U0 : label is "0";
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of U0 : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of U0 : label is 0;
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of U0 : label is 11;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of U0 : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of U0 : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of U0 : label is 1;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of U0 : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of U0 : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of U0 : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of U0 : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of U0 : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of U0 : label is 32;
  attribute C_SCALE : integer;
  attribute C_SCALE of U0 : label is 0;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of U0 : label is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of U0 : label is "0";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.centroid_0_c_accum_v12_0_11
     port map (
      ADD => '1',
      B(10 downto 0) => Q(10 downto 0),
      BYPASS => '0',
      CE => mask,
      CLK => clk,
      C_IN => '0',
      Q(31 downto 0) => D(31 downto 0),
      SCLR => SCLR,
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity centroid_0_divider is
  port (
    CLK : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \^clk\ : in STD_LOGIC;
    prev_vsync : in STD_LOGIC;
    vsync : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_m00_reg[0]\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of centroid_0_divider : entity is "divider";
end centroid_0_divider;

architecture STRUCTURE of centroid_0_divider is
begin
inst: entity work.centroid_0_divider_32_20_1
     port map (
      CLK => CLK,
      D(31 downto 0) => D(31 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      \^clk\ => \^clk\,
      prev_vsync => prev_vsync,
      \r_m00_reg[0]\(19 downto 0) => \r_m00_reg[0]\(19 downto 0),
      vsync => vsync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity centroid_0_divider_0 is
  port (
    \r_y_div_reg[10]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    clk : in STD_LOGIC;
    prev_vsync : in STD_LOGIC;
    vsync : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \r_m00_reg[0]\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of centroid_0_divider_0 : entity is "divider";
end centroid_0_divider_0;

architecture STRUCTURE of centroid_0_divider_0 is
begin
inst: entity work.centroid_0_divider_32_20
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      clk => clk,
      prev_vsync => prev_vsync,
      \r_m00_reg[0]\(19 downto 0) => \r_m00_reg[0]\(19 downto 0),
      \r_y_div_reg[10]\ => \r_y_div_reg[10]\,
      vsync => vsync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity centroid_0_centroid is
  port (
    clk : in STD_LOGIC;
    ce : in STD_LOGIC;
    rst : in STD_LOGIC;
    de : in STD_LOGIC;
    hsync : in STD_LOGIC;
    vsync : in STD_LOGIC;
    mask : in STD_LOGIC;
    x : out STD_LOGIC_VECTOR ( 0 to 10 );
    y : out STD_LOGIC_VECTOR ( 0 to 10 )
  );
  attribute IMG_H : integer;
  attribute IMG_H of centroid_0_centroid : entity is 64;
  attribute IMG_W : integer;
  attribute IMG_W of centroid_0_centroid : entity is 64;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of centroid_0_centroid : entity is "centroid";
end centroid_0_centroid;

architecture STRUCTURE of centroid_0_centroid is
  signal eof : STD_LOGIC;
  signal m01 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal m10 : STD_LOGIC_VECTOR ( 0 to 31 );
  signal prev_vsync : STD_LOGIC;
  signal r_m00 : STD_LOGIC;
  signal \r_m00[19]_i_3_n_0\ : STD_LOGIC;
  signal r_m00_reg : STD_LOGIC_VECTOR ( 0 to 19 );
  signal \r_m00_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \r_m00_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \r_m00_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \r_m00_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \r_m00_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \r_m00_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \r_m00_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \r_m00_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \r_m00_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \r_m00_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \r_m00_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \r_m00_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \r_m00_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \r_m00_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \r_m00_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \r_m00_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \r_m00_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \r_m00_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \r_m00_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \r_m00_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \r_m00_reg[19]_i_2_n_4\ : STD_LOGIC;
  signal \r_m00_reg[19]_i_2_n_5\ : STD_LOGIC;
  signal \r_m00_reg[19]_i_2_n_6\ : STD_LOGIC;
  signal \r_m00_reg[19]_i_2_n_7\ : STD_LOGIC;
  signal \r_m00_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \r_m00_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \r_m00_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \r_m00_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \r_m00_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \r_m00_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \r_m00_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \r_m00_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \r_m00_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \r_m00_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \r_m00_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \r_m00_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \r_m00_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \r_m00_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \r_m00_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal rv_reg : STD_LOGIC;
  signal x_div : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal x_pos : STD_LOGIC_VECTOR ( 0 to 10 );
  signal \x_pos[0]_i_1_n_0\ : STD_LOGIC;
  signal \x_pos[0]_i_3_n_0\ : STD_LOGIC;
  signal \x_pos[0]_i_4_n_0\ : STD_LOGIC;
  signal \x_pos[5]_i_2_n_0\ : STD_LOGIC;
  signal \x_pos[5]_i_3_n_0\ : STD_LOGIC;
  signal \x_pos_reg_n_0_[0]\ : STD_LOGIC;
  signal \x_pos_reg_n_0_[10]\ : STD_LOGIC;
  signal \x_pos_reg_n_0_[1]\ : STD_LOGIC;
  signal \x_pos_reg_n_0_[2]\ : STD_LOGIC;
  signal \x_pos_reg_n_0_[3]\ : STD_LOGIC;
  signal \x_pos_reg_n_0_[4]\ : STD_LOGIC;
  signal \x_pos_reg_n_0_[5]\ : STD_LOGIC;
  signal \x_pos_reg_n_0_[6]\ : STD_LOGIC;
  signal \x_pos_reg_n_0_[7]\ : STD_LOGIC;
  signal \x_pos_reg_n_0_[8]\ : STD_LOGIC;
  signal \x_pos_reg_n_0_[9]\ : STD_LOGIC;
  signal y_div : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal y_divider_n_0 : STD_LOGIC;
  signal \y_pos[0]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[0]_i_2_n_0\ : STD_LOGIC;
  signal \y_pos[0]_i_3_n_0\ : STD_LOGIC;
  signal \y_pos[10]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[1]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[2]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[3]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[4]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[5]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[5]_i_2_n_0\ : STD_LOGIC;
  signal \y_pos[6]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[7]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[8]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos[9]_i_1_n_0\ : STD_LOGIC;
  signal \y_pos_reg_n_0_[0]\ : STD_LOGIC;
  signal \y_pos_reg_n_0_[10]\ : STD_LOGIC;
  signal \y_pos_reg_n_0_[1]\ : STD_LOGIC;
  signal \y_pos_reg_n_0_[2]\ : STD_LOGIC;
  signal \y_pos_reg_n_0_[3]\ : STD_LOGIC;
  signal \y_pos_reg_n_0_[4]\ : STD_LOGIC;
  signal \y_pos_reg_n_0_[5]\ : STD_LOGIC;
  signal \y_pos_reg_n_0_[6]\ : STD_LOGIC;
  signal \y_pos_reg_n_0_[7]\ : STD_LOGIC;
  signal \y_pos_reg_n_0_[8]\ : STD_LOGIC;
  signal \y_pos_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_r_m00_reg[3]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute x_core_info : string;
  attribute x_core_info of x_divider : label is "divider_32_20,Vivado 2017.4";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \x_pos[10]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \x_pos[1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \x_pos[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \x_pos[5]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \x_pos[5]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \x_pos[7]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \x_pos[8]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \x_pos[9]_i_1\ : label is "soft_lutpair30";
  attribute x_core_info of y_divider : label is "divider_32_20,Vivado 2017.4";
  attribute SOFT_HLUTNM of \y_pos[10]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \y_pos[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \y_pos[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \y_pos[5]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \y_pos[5]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \y_pos[7]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \y_pos[8]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \y_pos[9]_i_1\ : label is "soft_lutpair31";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of mask : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute X_INTERFACE_PARAMETER of mask : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
begin
prev_vsync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => vsync,
      Q => prev_vsync,
      R => '0'
    );
\r_m00[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => prev_vsync,
      I1 => vsync,
      I2 => mask,
      O => r_m00
    );
\r_m00[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_m00_reg(19),
      O => \r_m00[19]_i_3_n_0\
    );
\r_m00_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[3]_i_1_n_4\,
      Q => r_m00_reg(0),
      R => r_m00
    );
\r_m00_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[11]_i_1_n_6\,
      Q => r_m00_reg(10),
      R => r_m00
    );
\r_m00_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[11]_i_1_n_7\,
      Q => r_m00_reg(11),
      R => r_m00
    );
\r_m00_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_m00_reg[15]_i_1_n_0\,
      CO(3) => \r_m00_reg[11]_i_1_n_0\,
      CO(2) => \r_m00_reg[11]_i_1_n_1\,
      CO(1) => \r_m00_reg[11]_i_1_n_2\,
      CO(0) => \r_m00_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_m00_reg[11]_i_1_n_4\,
      O(2) => \r_m00_reg[11]_i_1_n_5\,
      O(1) => \r_m00_reg[11]_i_1_n_6\,
      O(0) => \r_m00_reg[11]_i_1_n_7\,
      S(3) => r_m00_reg(8),
      S(2) => r_m00_reg(9),
      S(1) => r_m00_reg(10),
      S(0) => r_m00_reg(11)
    );
\r_m00_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[15]_i_1_n_4\,
      Q => r_m00_reg(12),
      R => r_m00
    );
\r_m00_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[15]_i_1_n_5\,
      Q => r_m00_reg(13),
      R => r_m00
    );
\r_m00_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[15]_i_1_n_6\,
      Q => r_m00_reg(14),
      R => r_m00
    );
\r_m00_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[15]_i_1_n_7\,
      Q => r_m00_reg(15),
      R => r_m00
    );
\r_m00_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_m00_reg[19]_i_2_n_0\,
      CO(3) => \r_m00_reg[15]_i_1_n_0\,
      CO(2) => \r_m00_reg[15]_i_1_n_1\,
      CO(1) => \r_m00_reg[15]_i_1_n_2\,
      CO(0) => \r_m00_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_m00_reg[15]_i_1_n_4\,
      O(2) => \r_m00_reg[15]_i_1_n_5\,
      O(1) => \r_m00_reg[15]_i_1_n_6\,
      O(0) => \r_m00_reg[15]_i_1_n_7\,
      S(3) => r_m00_reg(12),
      S(2) => r_m00_reg(13),
      S(1) => r_m00_reg(14),
      S(0) => r_m00_reg(15)
    );
\r_m00_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[19]_i_2_n_4\,
      Q => r_m00_reg(16),
      R => r_m00
    );
\r_m00_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[19]_i_2_n_5\,
      Q => r_m00_reg(17),
      R => r_m00
    );
\r_m00_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[19]_i_2_n_6\,
      Q => r_m00_reg(18),
      R => r_m00
    );
\r_m00_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[19]_i_2_n_7\,
      Q => r_m00_reg(19),
      R => r_m00
    );
\r_m00_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_m00_reg[19]_i_2_n_0\,
      CO(2) => \r_m00_reg[19]_i_2_n_1\,
      CO(1) => \r_m00_reg[19]_i_2_n_2\,
      CO(0) => \r_m00_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \r_m00_reg[19]_i_2_n_4\,
      O(2) => \r_m00_reg[19]_i_2_n_5\,
      O(1) => \r_m00_reg[19]_i_2_n_6\,
      O(0) => \r_m00_reg[19]_i_2_n_7\,
      S(3) => r_m00_reg(16),
      S(2) => r_m00_reg(17),
      S(1) => r_m00_reg(18),
      S(0) => \r_m00[19]_i_3_n_0\
    );
\r_m00_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[3]_i_1_n_5\,
      Q => r_m00_reg(1),
      R => r_m00
    );
\r_m00_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[3]_i_1_n_6\,
      Q => r_m00_reg(2),
      R => r_m00
    );
\r_m00_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[3]_i_1_n_7\,
      Q => r_m00_reg(3),
      R => r_m00
    );
\r_m00_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_m00_reg[7]_i_1_n_0\,
      CO(3) => \NLW_r_m00_reg[3]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \r_m00_reg[3]_i_1_n_1\,
      CO(1) => \r_m00_reg[3]_i_1_n_2\,
      CO(0) => \r_m00_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_m00_reg[3]_i_1_n_4\,
      O(2) => \r_m00_reg[3]_i_1_n_5\,
      O(1) => \r_m00_reg[3]_i_1_n_6\,
      O(0) => \r_m00_reg[3]_i_1_n_7\,
      S(3) => r_m00_reg(0),
      S(2) => r_m00_reg(1),
      S(1) => r_m00_reg(2),
      S(0) => r_m00_reg(3)
    );
\r_m00_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[7]_i_1_n_4\,
      Q => r_m00_reg(4),
      R => r_m00
    );
\r_m00_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[7]_i_1_n_5\,
      Q => r_m00_reg(5),
      R => r_m00
    );
\r_m00_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[7]_i_1_n_6\,
      Q => r_m00_reg(6),
      R => r_m00
    );
\r_m00_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[7]_i_1_n_7\,
      Q => r_m00_reg(7),
      R => r_m00
    );
\r_m00_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_m00_reg[11]_i_1_n_0\,
      CO(3) => \r_m00_reg[7]_i_1_n_0\,
      CO(2) => \r_m00_reg[7]_i_1_n_1\,
      CO(1) => \r_m00_reg[7]_i_1_n_2\,
      CO(0) => \r_m00_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_m00_reg[7]_i_1_n_4\,
      O(2) => \r_m00_reg[7]_i_1_n_5\,
      O(1) => \r_m00_reg[7]_i_1_n_6\,
      O(0) => \r_m00_reg[7]_i_1_n_7\,
      S(3) => r_m00_reg(4),
      S(2) => r_m00_reg(5),
      S(1) => r_m00_reg(6),
      S(0) => r_m00_reg(7)
    );
\r_m00_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[11]_i_1_n_4\,
      Q => r_m00_reg(8),
      R => r_m00
    );
\r_m00_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => mask,
      D => \r_m00_reg[11]_i_1_n_5\,
      Q => r_m00_reg(9),
      R => r_m00
    );
\r_x_div_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rv_reg,
      CE => '1',
      D => x_div(10),
      Q => x(0),
      R => '0'
    );
\r_x_div_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rv_reg,
      CE => '1',
      D => x_div(0),
      Q => x(10),
      R => '0'
    );
\r_x_div_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rv_reg,
      CE => '1',
      D => x_div(9),
      Q => x(1),
      R => '0'
    );
\r_x_div_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rv_reg,
      CE => '1',
      D => x_div(8),
      Q => x(2),
      R => '0'
    );
\r_x_div_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rv_reg,
      CE => '1',
      D => x_div(7),
      Q => x(3),
      R => '0'
    );
\r_x_div_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rv_reg,
      CE => '1',
      D => x_div(6),
      Q => x(4),
      R => '0'
    );
\r_x_div_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rv_reg,
      CE => '1',
      D => x_div(5),
      Q => x(5),
      R => '0'
    );
\r_x_div_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rv_reg,
      CE => '1',
      D => x_div(4),
      Q => x(6),
      R => '0'
    );
\r_x_div_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rv_reg,
      CE => '1',
      D => x_div(3),
      Q => x(7),
      R => '0'
    );
\r_x_div_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rv_reg,
      CE => '1',
      D => x_div(2),
      Q => x(8),
      R => '0'
    );
\r_x_div_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rv_reg,
      CE => '1',
      D => x_div(1),
      Q => x(9),
      R => '0'
    );
\r_y_div_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => y_divider_n_0,
      CE => '1',
      D => y_div(10),
      Q => y(0),
      R => '0'
    );
\r_y_div_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => y_divider_n_0,
      CE => '1',
      D => y_div(0),
      Q => y(10),
      R => '0'
    );
\r_y_div_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => y_divider_n_0,
      CE => '1',
      D => y_div(9),
      Q => y(1),
      R => '0'
    );
\r_y_div_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => y_divider_n_0,
      CE => '1',
      D => y_div(8),
      Q => y(2),
      R => '0'
    );
\r_y_div_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => y_divider_n_0,
      CE => '1',
      D => y_div(7),
      Q => y(3),
      R => '0'
    );
\r_y_div_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => y_divider_n_0,
      CE => '1',
      D => y_div(6),
      Q => y(4),
      R => '0'
    );
\r_y_div_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => y_divider_n_0,
      CE => '1',
      D => y_div(5),
      Q => y(5),
      R => '0'
    );
\r_y_div_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => y_divider_n_0,
      CE => '1',
      D => y_div(4),
      Q => y(6),
      R => '0'
    );
\r_y_div_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => y_divider_n_0,
      CE => '1',
      D => y_div(3),
      Q => y(7),
      R => '0'
    );
\r_y_div_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => y_divider_n_0,
      CE => '1',
      D => y_div(2),
      Q => y(8),
      R => '0'
    );
\r_y_div_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => y_divider_n_0,
      CE => '1',
      D => y_div(1),
      Q => y(9),
      R => '0'
    );
x_add: entity work.centroid_0_acc_m10
     port map (
      D(31) => m10(0),
      D(30) => m10(1),
      D(29) => m10(2),
      D(28) => m10(3),
      D(27) => m10(4),
      D(26) => m10(5),
      D(25) => m10(6),
      D(24) => m10(7),
      D(23) => m10(8),
      D(22) => m10(9),
      D(21) => m10(10),
      D(20) => m10(11),
      D(19) => m10(12),
      D(18) => m10(13),
      D(17) => m10(14),
      D(16) => m10(15),
      D(15) => m10(16),
      D(14) => m10(17),
      D(13) => m10(18),
      D(12) => m10(19),
      D(11) => m10(20),
      D(10) => m10(21),
      D(9) => m10(22),
      D(8) => m10(23),
      D(7) => m10(24),
      D(6) => m10(25),
      D(5) => m10(26),
      D(4) => m10(27),
      D(3) => m10(28),
      D(2) => m10(29),
      D(1) => m10(30),
      D(0) => m10(31),
      Q(10) => \x_pos_reg_n_0_[0]\,
      Q(9) => \x_pos_reg_n_0_[1]\,
      Q(8) => \x_pos_reg_n_0_[2]\,
      Q(7) => \x_pos_reg_n_0_[3]\,
      Q(6) => \x_pos_reg_n_0_[4]\,
      Q(5) => \x_pos_reg_n_0_[5]\,
      Q(4) => \x_pos_reg_n_0_[6]\,
      Q(3) => \x_pos_reg_n_0_[7]\,
      Q(2) => \x_pos_reg_n_0_[8]\,
      Q(1) => \x_pos_reg_n_0_[9]\,
      Q(0) => \x_pos_reg_n_0_[10]\,
      SCLR => eof,
      clk => clk,
      mask => mask
    );
x_divider: entity work.centroid_0_divider
     port map (
      CLK => rv_reg,
      D(31) => m10(0),
      D(30) => m10(1),
      D(29) => m10(2),
      D(28) => m10(3),
      D(27) => m10(4),
      D(26) => m10(5),
      D(25) => m10(6),
      D(24) => m10(7),
      D(23) => m10(8),
      D(22) => m10(9),
      D(21) => m10(10),
      D(20) => m10(11),
      D(19) => m10(12),
      D(18) => m10(13),
      D(17) => m10(14),
      D(16) => m10(15),
      D(15) => m10(16),
      D(14) => m10(17),
      D(13) => m10(18),
      D(12) => m10(19),
      D(11) => m10(20),
      D(10) => m10(21),
      D(9) => m10(22),
      D(8) => m10(23),
      D(7) => m10(24),
      D(6) => m10(25),
      D(5) => m10(26),
      D(4) => m10(27),
      D(3) => m10(28),
      D(2) => m10(29),
      D(1) => m10(30),
      D(0) => m10(31),
      Q(10 downto 0) => x_div(10 downto 0),
      \^clk\ => clk,
      prev_vsync => prev_vsync,
      \r_m00_reg[0]\(19) => r_m00_reg(0),
      \r_m00_reg[0]\(18) => r_m00_reg(1),
      \r_m00_reg[0]\(17) => r_m00_reg(2),
      \r_m00_reg[0]\(16) => r_m00_reg(3),
      \r_m00_reg[0]\(15) => r_m00_reg(4),
      \r_m00_reg[0]\(14) => r_m00_reg(5),
      \r_m00_reg[0]\(13) => r_m00_reg(6),
      \r_m00_reg[0]\(12) => r_m00_reg(7),
      \r_m00_reg[0]\(11) => r_m00_reg(8),
      \r_m00_reg[0]\(10) => r_m00_reg(9),
      \r_m00_reg[0]\(9) => r_m00_reg(10),
      \r_m00_reg[0]\(8) => r_m00_reg(11),
      \r_m00_reg[0]\(7) => r_m00_reg(12),
      \r_m00_reg[0]\(6) => r_m00_reg(13),
      \r_m00_reg[0]\(5) => r_m00_reg(14),
      \r_m00_reg[0]\(4) => r_m00_reg(15),
      \r_m00_reg[0]\(3) => r_m00_reg(16),
      \r_m00_reg[0]\(2) => r_m00_reg(17),
      \r_m00_reg[0]\(1) => r_m00_reg(18),
      \r_m00_reg[0]\(0) => r_m00_reg(19),
      vsync => vsync
    );
\x_pos[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \x_pos[0]_i_3_n_0\,
      I1 => de,
      I2 => vsync,
      O => \x_pos[0]_i_1_n_0\
    );
\x_pos[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => \x_pos_reg_n_0_[0]\,
      I1 => \x_pos_reg_n_0_[3]\,
      I2 => \x_pos_reg_n_0_[2]\,
      I3 => \x_pos_reg_n_0_[1]\,
      I4 => \x_pos[0]_i_4_n_0\,
      I5 => \x_pos_reg_n_0_[4]\,
      O => x_pos(0)
    );
\x_pos[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \y_pos_reg_n_0_[3]\,
      I1 => \y_pos_reg_n_0_[2]\,
      I2 => \y_pos_reg_n_0_[0]\,
      I3 => \y_pos_reg_n_0_[1]\,
      I4 => \y_pos_reg_n_0_[4]\,
      I5 => \y_pos[0]_i_3_n_0\,
      O => \x_pos[0]_i_3_n_0\
    );
\x_pos[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \x_pos_reg_n_0_[6]\,
      I1 => \x_pos_reg_n_0_[8]\,
      I2 => \x_pos_reg_n_0_[10]\,
      I3 => \x_pos_reg_n_0_[9]\,
      I4 => \x_pos_reg_n_0_[7]\,
      I5 => \x_pos_reg_n_0_[5]\,
      O => \x_pos[0]_i_4_n_0\
    );
\x_pos[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \x_pos_reg_n_0_[10]\,
      O => x_pos(10)
    );
\x_pos[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \x_pos_reg_n_0_[1]\,
      I1 => \x_pos_reg_n_0_[2]\,
      I2 => \x_pos_reg_n_0_[3]\,
      I3 => \x_pos[0]_i_4_n_0\,
      I4 => \x_pos_reg_n_0_[4]\,
      O => x_pos(1)
    );
\x_pos[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \x_pos_reg_n_0_[2]\,
      I1 => \x_pos[0]_i_4_n_0\,
      I2 => \x_pos_reg_n_0_[4]\,
      I3 => \x_pos_reg_n_0_[3]\,
      O => x_pos(2)
    );
\x_pos[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \x_pos_reg_n_0_[3]\,
      I1 => \x_pos_reg_n_0_[4]\,
      I2 => \x_pos[0]_i_4_n_0\,
      O => x_pos(3)
    );
\x_pos[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00000000FFFE"
    )
        port map (
      I0 => \x_pos_reg_n_0_[1]\,
      I1 => \x_pos_reg_n_0_[0]\,
      I2 => \x_pos_reg_n_0_[2]\,
      I3 => \x_pos_reg_n_0_[3]\,
      I4 => \x_pos_reg_n_0_[4]\,
      I5 => \x_pos[0]_i_4_n_0\,
      O => x_pos(4)
    );
\x_pos[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \x_pos[5]_i_2_n_0\,
      I1 => \x_pos_reg_n_0_[5]\,
      I2 => \x_pos[5]_i_3_n_0\,
      O => x_pos(5)
    );
\x_pos[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \x_pos_reg_n_0_[3]\,
      I1 => \x_pos_reg_n_0_[2]\,
      I2 => \x_pos_reg_n_0_[0]\,
      I3 => \x_pos_reg_n_0_[1]\,
      I4 => \x_pos_reg_n_0_[4]\,
      I5 => \x_pos[0]_i_4_n_0\,
      O => \x_pos[5]_i_2_n_0\
    );
\x_pos[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \x_pos_reg_n_0_[7]\,
      I1 => \x_pos_reg_n_0_[9]\,
      I2 => \x_pos_reg_n_0_[10]\,
      I3 => \x_pos_reg_n_0_[8]\,
      I4 => \x_pos_reg_n_0_[6]\,
      O => \x_pos[5]_i_3_n_0\
    );
\x_pos[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \x_pos[5]_i_2_n_0\,
      I1 => \x_pos_reg_n_0_[6]\,
      I2 => \x_pos_reg_n_0_[8]\,
      I3 => \x_pos_reg_n_0_[10]\,
      I4 => \x_pos_reg_n_0_[9]\,
      I5 => \x_pos_reg_n_0_[7]\,
      O => x_pos(6)
    );
\x_pos[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \x_pos[5]_i_2_n_0\,
      I1 => \x_pos_reg_n_0_[7]\,
      I2 => \x_pos_reg_n_0_[9]\,
      I3 => \x_pos_reg_n_0_[10]\,
      I4 => \x_pos_reg_n_0_[8]\,
      O => x_pos(7)
    );
\x_pos[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \x_pos[5]_i_2_n_0\,
      I1 => \x_pos_reg_n_0_[8]\,
      I2 => \x_pos_reg_n_0_[10]\,
      I3 => \x_pos_reg_n_0_[9]\,
      O => x_pos(8)
    );
\x_pos[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \x_pos[5]_i_2_n_0\,
      I1 => \x_pos_reg_n_0_[9]\,
      I2 => \x_pos_reg_n_0_[10]\,
      O => x_pos(9)
    );
\x_pos_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => de,
      D => x_pos(0),
      Q => \x_pos_reg_n_0_[0]\,
      R => \x_pos[0]_i_1_n_0\
    );
\x_pos_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => de,
      D => x_pos(10),
      Q => \x_pos_reg_n_0_[10]\,
      R => \x_pos[0]_i_1_n_0\
    );
\x_pos_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => de,
      D => x_pos(1),
      Q => \x_pos_reg_n_0_[1]\,
      R => \x_pos[0]_i_1_n_0\
    );
\x_pos_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => de,
      D => x_pos(2),
      Q => \x_pos_reg_n_0_[2]\,
      R => \x_pos[0]_i_1_n_0\
    );
\x_pos_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => de,
      D => x_pos(3),
      Q => \x_pos_reg_n_0_[3]\,
      R => \x_pos[0]_i_1_n_0\
    );
\x_pos_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => de,
      D => x_pos(4),
      Q => \x_pos_reg_n_0_[4]\,
      R => \x_pos[0]_i_1_n_0\
    );
\x_pos_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => de,
      D => x_pos(5),
      Q => \x_pos_reg_n_0_[5]\,
      R => \x_pos[0]_i_1_n_0\
    );
\x_pos_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => de,
      D => x_pos(6),
      Q => \x_pos_reg_n_0_[6]\,
      R => \x_pos[0]_i_1_n_0\
    );
\x_pos_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => de,
      D => x_pos(7),
      Q => \x_pos_reg_n_0_[7]\,
      R => \x_pos[0]_i_1_n_0\
    );
\x_pos_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => de,
      D => x_pos(8),
      Q => \x_pos_reg_n_0_[8]\,
      R => \x_pos[0]_i_1_n_0\
    );
\x_pos_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => de,
      D => x_pos(9),
      Q => \x_pos_reg_n_0_[9]\,
      R => \x_pos[0]_i_1_n_0\
    );
y_add: entity work.centroid_0_acc_m01
     port map (
      D(31) => m01(0),
      D(30) => m01(1),
      D(29) => m01(2),
      D(28) => m01(3),
      D(27) => m01(4),
      D(26) => m01(5),
      D(25) => m01(6),
      D(24) => m01(7),
      D(23) => m01(8),
      D(22) => m01(9),
      D(21) => m01(10),
      D(20) => m01(11),
      D(19) => m01(12),
      D(18) => m01(13),
      D(17) => m01(14),
      D(16) => m01(15),
      D(15) => m01(16),
      D(14) => m01(17),
      D(13) => m01(18),
      D(12) => m01(19),
      D(11) => m01(20),
      D(10) => m01(21),
      D(9) => m01(22),
      D(8) => m01(23),
      D(7) => m01(24),
      D(6) => m01(25),
      D(5) => m01(26),
      D(4) => m01(27),
      D(3) => m01(28),
      D(2) => m01(29),
      D(1) => m01(30),
      D(0) => m01(31),
      Q(10) => \y_pos_reg_n_0_[0]\,
      Q(9) => \y_pos_reg_n_0_[1]\,
      Q(8) => \y_pos_reg_n_0_[2]\,
      Q(7) => \y_pos_reg_n_0_[3]\,
      Q(6) => \y_pos_reg_n_0_[4]\,
      Q(5) => \y_pos_reg_n_0_[5]\,
      Q(4) => \y_pos_reg_n_0_[6]\,
      Q(3) => \y_pos_reg_n_0_[7]\,
      Q(2) => \y_pos_reg_n_0_[8]\,
      Q(1) => \y_pos_reg_n_0_[9]\,
      Q(0) => \y_pos_reg_n_0_[10]\,
      SCLR => eof,
      clk => clk,
      mask => mask,
      prev_vsync => prev_vsync,
      vsync => vsync
    );
y_divider: entity work.centroid_0_divider_0
     port map (
      D(31) => m01(0),
      D(30) => m01(1),
      D(29) => m01(2),
      D(28) => m01(3),
      D(27) => m01(4),
      D(26) => m01(5),
      D(25) => m01(6),
      D(24) => m01(7),
      D(23) => m01(8),
      D(22) => m01(9),
      D(21) => m01(10),
      D(20) => m01(11),
      D(19) => m01(12),
      D(18) => m01(13),
      D(17) => m01(14),
      D(16) => m01(15),
      D(15) => m01(16),
      D(14) => m01(17),
      D(13) => m01(18),
      D(12) => m01(19),
      D(11) => m01(20),
      D(10) => m01(21),
      D(9) => m01(22),
      D(8) => m01(23),
      D(7) => m01(24),
      D(6) => m01(25),
      D(5) => m01(26),
      D(4) => m01(27),
      D(3) => m01(28),
      D(2) => m01(29),
      D(1) => m01(30),
      D(0) => m01(31),
      Q(10 downto 0) => y_div(10 downto 0),
      clk => clk,
      prev_vsync => prev_vsync,
      \r_m00_reg[0]\(19) => r_m00_reg(0),
      \r_m00_reg[0]\(18) => r_m00_reg(1),
      \r_m00_reg[0]\(17) => r_m00_reg(2),
      \r_m00_reg[0]\(16) => r_m00_reg(3),
      \r_m00_reg[0]\(15) => r_m00_reg(4),
      \r_m00_reg[0]\(14) => r_m00_reg(5),
      \r_m00_reg[0]\(13) => r_m00_reg(6),
      \r_m00_reg[0]\(12) => r_m00_reg(7),
      \r_m00_reg[0]\(11) => r_m00_reg(8),
      \r_m00_reg[0]\(10) => r_m00_reg(9),
      \r_m00_reg[0]\(9) => r_m00_reg(10),
      \r_m00_reg[0]\(8) => r_m00_reg(11),
      \r_m00_reg[0]\(7) => r_m00_reg(12),
      \r_m00_reg[0]\(6) => r_m00_reg(13),
      \r_m00_reg[0]\(5) => r_m00_reg(14),
      \r_m00_reg[0]\(4) => r_m00_reg(15),
      \r_m00_reg[0]\(3) => r_m00_reg(16),
      \r_m00_reg[0]\(2) => r_m00_reg(17),
      \r_m00_reg[0]\(1) => r_m00_reg(18),
      \r_m00_reg[0]\(0) => r_m00_reg(19),
      \r_y_div_reg[10]\ => y_divider_n_0,
      vsync => vsync
    );
\y_pos[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \x_pos[5]_i_2_n_0\,
      I1 => \x_pos[0]_i_3_n_0\,
      I2 => de,
      O => \y_pos[0]_i_1_n_0\
    );
\y_pos[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => \y_pos_reg_n_0_[0]\,
      I1 => \y_pos_reg_n_0_[3]\,
      I2 => \y_pos_reg_n_0_[2]\,
      I3 => \y_pos_reg_n_0_[1]\,
      I4 => \y_pos[0]_i_3_n_0\,
      I5 => \y_pos_reg_n_0_[4]\,
      O => \y_pos[0]_i_2_n_0\
    );
\y_pos[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \y_pos_reg_n_0_[6]\,
      I1 => \y_pos_reg_n_0_[8]\,
      I2 => \y_pos_reg_n_0_[10]\,
      I3 => \y_pos_reg_n_0_[9]\,
      I4 => \y_pos_reg_n_0_[7]\,
      I5 => \y_pos_reg_n_0_[5]\,
      O => \y_pos[0]_i_3_n_0\
    );
\y_pos[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_pos_reg_n_0_[10]\,
      O => \y_pos[10]_i_1_n_0\
    );
\y_pos[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => \y_pos_reg_n_0_[1]\,
      I1 => \y_pos_reg_n_0_[2]\,
      I2 => \y_pos_reg_n_0_[3]\,
      I3 => \y_pos[0]_i_3_n_0\,
      I4 => \y_pos_reg_n_0_[4]\,
      O => \y_pos[1]_i_1_n_0\
    );
\y_pos[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => \y_pos_reg_n_0_[2]\,
      I1 => \y_pos[0]_i_3_n_0\,
      I2 => \y_pos_reg_n_0_[4]\,
      I3 => \y_pos_reg_n_0_[3]\,
      O => \y_pos[2]_i_1_n_0\
    );
\y_pos[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \y_pos_reg_n_0_[3]\,
      I1 => \y_pos_reg_n_0_[4]\,
      I2 => \y_pos[0]_i_3_n_0\,
      O => \y_pos[3]_i_1_n_0\
    );
\y_pos[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00000000FFFE"
    )
        port map (
      I0 => \y_pos_reg_n_0_[1]\,
      I1 => \y_pos_reg_n_0_[0]\,
      I2 => \y_pos_reg_n_0_[2]\,
      I3 => \y_pos_reg_n_0_[3]\,
      I4 => \y_pos_reg_n_0_[4]\,
      I5 => \y_pos[0]_i_3_n_0\,
      O => \y_pos[4]_i_1_n_0\
    );
\y_pos[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \x_pos[0]_i_3_n_0\,
      I1 => \y_pos_reg_n_0_[5]\,
      I2 => \y_pos[5]_i_2_n_0\,
      O => \y_pos[5]_i_1_n_0\
    );
\y_pos[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \y_pos_reg_n_0_[7]\,
      I1 => \y_pos_reg_n_0_[9]\,
      I2 => \y_pos_reg_n_0_[10]\,
      I3 => \y_pos_reg_n_0_[8]\,
      I4 => \y_pos_reg_n_0_[6]\,
      O => \y_pos[5]_i_2_n_0\
    );
\y_pos[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \x_pos[0]_i_3_n_0\,
      I1 => \y_pos_reg_n_0_[6]\,
      I2 => \y_pos_reg_n_0_[8]\,
      I3 => \y_pos_reg_n_0_[10]\,
      I4 => \y_pos_reg_n_0_[9]\,
      I5 => \y_pos_reg_n_0_[7]\,
      O => \y_pos[6]_i_1_n_0\
    );
\y_pos[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \x_pos[0]_i_3_n_0\,
      I1 => \y_pos_reg_n_0_[7]\,
      I2 => \y_pos_reg_n_0_[9]\,
      I3 => \y_pos_reg_n_0_[10]\,
      I4 => \y_pos_reg_n_0_[8]\,
      O => \y_pos[7]_i_1_n_0\
    );
\y_pos[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \x_pos[0]_i_3_n_0\,
      I1 => \y_pos_reg_n_0_[8]\,
      I2 => \y_pos_reg_n_0_[10]\,
      I3 => \y_pos_reg_n_0_[9]\,
      O => \y_pos[8]_i_1_n_0\
    );
\y_pos[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \x_pos[0]_i_3_n_0\,
      I1 => \y_pos_reg_n_0_[9]\,
      I2 => \y_pos_reg_n_0_[10]\,
      O => \y_pos[9]_i_1_n_0\
    );
\y_pos_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_pos[0]_i_1_n_0\,
      D => \y_pos[0]_i_2_n_0\,
      Q => \y_pos_reg_n_0_[0]\,
      R => vsync
    );
\y_pos_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_pos[0]_i_1_n_0\,
      D => \y_pos[10]_i_1_n_0\,
      Q => \y_pos_reg_n_0_[10]\,
      R => vsync
    );
\y_pos_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_pos[0]_i_1_n_0\,
      D => \y_pos[1]_i_1_n_0\,
      Q => \y_pos_reg_n_0_[1]\,
      R => vsync
    );
\y_pos_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_pos[0]_i_1_n_0\,
      D => \y_pos[2]_i_1_n_0\,
      Q => \y_pos_reg_n_0_[2]\,
      R => vsync
    );
\y_pos_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_pos[0]_i_1_n_0\,
      D => \y_pos[3]_i_1_n_0\,
      Q => \y_pos_reg_n_0_[3]\,
      R => vsync
    );
\y_pos_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_pos[0]_i_1_n_0\,
      D => \y_pos[4]_i_1_n_0\,
      Q => \y_pos_reg_n_0_[4]\,
      R => vsync
    );
\y_pos_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_pos[0]_i_1_n_0\,
      D => \y_pos[5]_i_1_n_0\,
      Q => \y_pos_reg_n_0_[5]\,
      R => vsync
    );
\y_pos_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_pos[0]_i_1_n_0\,
      D => \y_pos[6]_i_1_n_0\,
      Q => \y_pos_reg_n_0_[6]\,
      R => vsync
    );
\y_pos_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_pos[0]_i_1_n_0\,
      D => \y_pos[7]_i_1_n_0\,
      Q => \y_pos_reg_n_0_[7]\,
      R => vsync
    );
\y_pos_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_pos[0]_i_1_n_0\,
      D => \y_pos[8]_i_1_n_0\,
      Q => \y_pos_reg_n_0_[8]\,
      R => vsync
    );
\y_pos_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \y_pos[0]_i_1_n_0\,
      D => \y_pos[9]_i_1_n_0\,
      Q => \y_pos_reg_n_0_[9]\,
      R => vsync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity centroid_0 is
  port (
    clk : in STD_LOGIC;
    ce : in STD_LOGIC;
    rst : in STD_LOGIC;
    de : in STD_LOGIC;
    hsync : in STD_LOGIC;
    vsync : in STD_LOGIC;
    mask : in STD_LOGIC;
    x : out STD_LOGIC_VECTOR ( 0 to 10 );
    y : out STD_LOGIC_VECTOR ( 0 to 10 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of centroid_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of centroid_0 : entity is "centroid_0,centroid,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of centroid_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of centroid_0 : entity is "centroid,Vivado 2017.4";
end centroid_0;

architecture STRUCTURE of centroid_0 is
  attribute IMG_H : integer;
  attribute IMG_H of inst : label is 64;
  attribute IMG_W : integer;
  attribute IMG_W of inst : label is 64;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET rst, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute X_INTERFACE_PARAMETER of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW";
begin
inst: entity work.centroid_0_centroid
     port map (
      ce => ce,
      clk => clk,
      de => de,
      hsync => hsync,
      mask => mask,
      rst => rst,
      vsync => vsync,
      x(0 to 10) => x(0 to 10),
      y(0 to 10) => y(0 to 10)
    );
end STRUCTURE;
