0.7
2020.2
Nov  8 2024
22:36:57
D:/tiny_riscv/peripheral/uart_controller/vivado/uart_ctrl_noFifo/uart_ctrl_noFifo.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
D:/tiny_riscv/peripheral/uart_controller/vivado/uart_ctrl_noFifo/uart_ctrl_noFifo.srcs/sim_1/imports/testbench/tb.sv,1755567842,systemVerilog,,,D:/tiny_riscv/peripheral/uart_controller/vivado/uart_ctrl_noFifo/uart_ctrl_noFifo.srcs/sources_1/imports/rtl/baud_setting.svh,tb,,uvm,../../../../uart_ctrl_noFifo.srcs/sources_1/imports/rtl,,,,,
D:/tiny_riscv/peripheral/uart_controller/vivado/uart_ctrl_noFifo/uart_ctrl_noFifo.srcs/sources_1/imports/rtl/baud_setting.svh,1755549471,verilog,,,,,,,,,,,,
D:/tiny_riscv/peripheral/uart_controller/vivado/uart_ctrl_noFifo/uart_ctrl_noFifo.srcs/sources_1/imports/rtl/baud_tick_generator.sv,1755567152,systemVerilog,D:/tiny_riscv/peripheral/uart_controller/vivado/uart_ctrl_noFifo/uart_ctrl_noFifo.srcs/sim_1/imports/testbench/tb.sv;D:/tiny_riscv/peripheral/uart_controller/vivado/uart_ctrl_noFifo/uart_ctrl_noFifo.srcs/sources_1/imports/rtl/uart_controller.sv,D:/tiny_riscv/peripheral/uart_controller/vivado/uart_ctrl_noFifo/uart_ctrl_noFifo.srcs/sources_1/imports/rtl/uart_controller.sv,D:/tiny_riscv/peripheral/uart_controller/vivado/uart_ctrl_noFifo/uart_ctrl_noFifo.srcs/sources_1/imports/rtl/baud_setting.svh,$unit_baud_tick_generator_sv_2548091355;baud_tick_generator,,uvm,../../../../uart_ctrl_noFifo.srcs/sources_1/imports/rtl,,,,,
D:/tiny_riscv/peripheral/uart_controller/vivado/uart_ctrl_noFifo/uart_ctrl_noFifo.srcs/sources_1/imports/rtl/uart_controller.sv,1755553010,systemVerilog,,D:/tiny_riscv/peripheral/uart_controller/vivado/uart_ctrl_noFifo/uart_ctrl_noFifo.srcs/sim_1/imports/testbench/tb.sv,D:/tiny_riscv/peripheral/uart_controller/vivado/uart_ctrl_noFifo/uart_ctrl_noFifo.srcs/sources_1/imports/rtl/baud_setting.svh,uart_controller,,uvm,../../../../uart_ctrl_noFifo.srcs/sources_1/imports/rtl,,,,,
