Loading plugins phase: Elapsed time ==> 0s.273ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\adria\OneDrive\Documents\psoc\Final_MELCHOR\Proyecto_resistencias_calefactoras_estrella_abierta.cydsn\Proyecto_resistencias_calefactoras_estrella_abierta.cyprj -d CY8C5888LTI-LP097 -s C:\Users\adria\OneDrive\Documents\psoc\Final_MELCHOR\Proyecto_resistencias_calefactoras_estrella_abierta.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.659ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.075ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Proyecto_resistencias_calefactoras_estrella_abierta.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\Final_MELCHOR\Proyecto_resistencias_calefactoras_estrella_abierta.cydsn\Proyecto_resistencias_calefactoras_estrella_abierta.cyprj -dcpsoc3 Proyecto_resistencias_calefactoras_estrella_abierta.v -verilog
======================================================================

======================================================================
Compiling:  Proyecto_resistencias_calefactoras_estrella_abierta.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\Final_MELCHOR\Proyecto_resistencias_calefactoras_estrella_abierta.cydsn\Proyecto_resistencias_calefactoras_estrella_abierta.cyprj -dcpsoc3 Proyecto_resistencias_calefactoras_estrella_abierta.v -verilog
======================================================================

======================================================================
Compiling:  Proyecto_resistencias_calefactoras_estrella_abierta.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\Final_MELCHOR\Proyecto_resistencias_calefactoras_estrella_abierta.cydsn\Proyecto_resistencias_calefactoras_estrella_abierta.cyprj -dcpsoc3 -verilog Proyecto_resistencias_calefactoras_estrella_abierta.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Nov 19 11:48:51 2023


======================================================================
Compiling:  Proyecto_resistencias_calefactoras_estrella_abierta.v
Program  :   vpp
Options  :    -yv2 -q10 Proyecto_resistencias_calefactoras_estrella_abierta.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Nov 19 11:48:51 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Proyecto_resistencias_calefactoras_estrella_abierta.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Proyecto_resistencias_calefactoras_estrella_abierta.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\Final_MELCHOR\Proyecto_resistencias_calefactoras_estrella_abierta.cydsn\Proyecto_resistencias_calefactoras_estrella_abierta.cyprj -dcpsoc3 -verilog Proyecto_resistencias_calefactoras_estrella_abierta.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Nov 19 11:48:51 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\adria\OneDrive\Documents\psoc\Final_MELCHOR\Proyecto_resistencias_calefactoras_estrella_abierta.cydsn\codegentemp\Proyecto_resistencias_calefactoras_estrella_abierta.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Users\adria\OneDrive\Documents\psoc\Final_MELCHOR\Proyecto_resistencias_calefactoras_estrella_abierta.cydsn\codegentemp\Proyecto_resistencias_calefactoras_estrella_abierta.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Proyecto_resistencias_calefactoras_estrella_abierta.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\Final_MELCHOR\Proyecto_resistencias_calefactoras_estrella_abierta.cydsn\Proyecto_resistencias_calefactoras_estrella_abierta.cyprj -dcpsoc3 -verilog Proyecto_resistencias_calefactoras_estrella_abierta.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Nov 19 11:48:52 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\adria\OneDrive\Documents\psoc\Final_MELCHOR\Proyecto_resistencias_calefactoras_estrella_abierta.cydsn\codegentemp\Proyecto_resistencias_calefactoras_estrella_abierta.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Users\adria\OneDrive\Documents\psoc\Final_MELCHOR\Proyecto_resistencias_calefactoras_estrella_abierta.cydsn\codegentemp\Proyecto_resistencias_calefactoras_estrella_abierta.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\demux_1:tmp__demux_1_3_reg\
	Net_54
	\demux_2:tmp__demux_2_3_reg\
	Net_140
	\SPIM:BSPIM:mosi_after_ld\
	\SPIM:BSPIM:so_send\
	Net_72
	\SPIM:BSPIM:mosi_fin\
	\SPIM:BSPIM:mosi_cpha_1\
	\SPIM:BSPIM:mosi_cpha_0\
	\SPIM:BSPIM:pre_mosi\
	\SPIM:BSPIM:dpcounter_zero\
	\SPIM:BSPIM:control_7\
	\SPIM:BSPIM:control_6\
	\SPIM:BSPIM:control_5\
	\SPIM:BSPIM:control_4\
	\SPIM:BSPIM:control_3\
	\SPIM:BSPIM:control_2\
	\SPIM:BSPIM:control_1\
	\SPIM:BSPIM:control_0\
	\SPIM:Net_294\
	\UART:BUART:reset_sr\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_106
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	\demux_3:tmp__demux_3_3_reg\
	Net_148
	\Timer_0:Net_260\
	Net_208
	\Timer_0:TimerUDB:ctrl_cmode_0\
	\Timer_0:TimerUDB:ctrl_ic_1\
	\Timer_0:TimerUDB:ctrl_ic_0\
	Net_206
	\Timer_0:Net_102\
	\Timer_0:Net_266\
	Net_213
	Net_214
	Net_215
	Net_216
	Net_217
	\Timer_1:Net_260\
	Net_233
	\Timer_1:TimerUDB:ctrl_cmode_0\
	\Timer_1:TimerUDB:ctrl_ic_1\
	\Timer_1:TimerUDB:ctrl_ic_0\
	Net_231
	\Timer_1:Net_102\
	\Timer_1:Net_266\
	\Timer_2:Net_260\
	Net_258
	\Timer_2:TimerUDB:ctrl_cmode_0\
	\Timer_2:TimerUDB:ctrl_ic_1\
	\Timer_2:TimerUDB:ctrl_ic_0\
	Net_255
	\Timer_2:Net_102\
	\Timer_2:Net_266\
	Net_310
	Net_320
	Net_321


Deleted 80 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SCLK_1_net_0
Aliasing tmpOE__MISO_net_0 to tmpOE__SCLK_1_net_0
Aliasing tmpOE__Chipselect_net_0 to tmpOE__SCLK_1_net_0
Aliasing \SPIM:BSPIM:pol_supprt\ to zero
Aliasing \SPIM:BSPIM:tx_status_3\ to \SPIM:BSPIM:load_rx_data\
Aliasing \SPIM:BSPIM:tx_status_6\ to zero
Aliasing \SPIM:BSPIM:tx_status_5\ to zero
Aliasing \SPIM:BSPIM:rx_status_3\ to zero
Aliasing \SPIM:BSPIM:rx_status_2\ to zero
Aliasing \SPIM:BSPIM:rx_status_1\ to zero
Aliasing \SPIM:BSPIM:rx_status_0\ to zero
Aliasing \SPIM:Net_289\ to zero
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SCLK_1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN2_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__SCLK_1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__SCLK_1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__SCLK_1_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__SCLK_1_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__SCLK_1_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__SCLK_1_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__SCLK_1_net_0
Aliasing tmpOE__OFF_LINEA_3_net_0 to tmpOE__SCLK_1_net_0
Aliasing tmpOE__SCRA_1_net_0 to tmpOE__SCLK_1_net_0
Aliasing tmpOE__SCRA_2_net_0 to tmpOE__SCLK_1_net_0
Aliasing tmpOE__SCRA_3_net_0 to tmpOE__SCLK_1_net_0
Aliasing tmpOE__SCRB_1_net_0 to tmpOE__SCLK_1_net_0
Aliasing tmpOE__SCRB_2_net_0 to tmpOE__SCLK_1_net_0
Aliasing tmpOE__SCRB_3_net_0 to tmpOE__SCLK_1_net_0
Aliasing tmpOE__OFF_LINEA_1_net_0 to tmpOE__SCLK_1_net_0
Aliasing tmpOE__OFF_LINEA_2_net_0 to tmpOE__SCLK_1_net_0
Aliasing tmpOE__Linea_3_net_1 to tmpOE__SCLK_1_net_0
Aliasing tmpOE__Linea_3_net_0 to tmpOE__SCLK_1_net_0
Aliasing \Timer_0:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_0:TimerUDB:ctrl_tmode_1\ to tmpOE__SCLK_1_net_0
Aliasing \Timer_0:TimerUDB:ctrl_tmode_0\ to zero
Aliasing \Timer_0:TimerUDB:status_6\ to zero
Aliasing \Timer_0:TimerUDB:status_5\ to zero
Aliasing \Timer_0:TimerUDB:status_4\ to zero
Aliasing \Timer_0:TimerUDB:status_0\ to \Timer_0:TimerUDB:tc_i\
Aliasing \DISPARADORES:clk\ to zero
Aliasing \DISPARADORES:rst\ to zero
Aliasing tmpOE__CERO_0_net_0 to tmpOE__SCLK_1_net_0
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_1:TimerUDB:ctrl_tmode_1\ to tmpOE__SCLK_1_net_0
Aliasing \Timer_1:TimerUDB:ctrl_tmode_0\ to zero
Aliasing \Timer_1:TimerUDB:status_6\ to zero
Aliasing \Timer_1:TimerUDB:status_5\ to zero
Aliasing \Timer_1:TimerUDB:status_4\ to zero
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing tmpOE__CERO_1_net_0 to tmpOE__SCLK_1_net_0
Aliasing \Timer_2:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_2:TimerUDB:ctrl_tmode_1\ to tmpOE__SCLK_1_net_0
Aliasing \Timer_2:TimerUDB:ctrl_tmode_0\ to zero
Aliasing \Timer_2:TimerUDB:status_6\ to zero
Aliasing \Timer_2:TimerUDB:status_5\ to zero
Aliasing \Timer_2:TimerUDB:status_4\ to zero
Aliasing \Timer_2:TimerUDB:status_0\ to \Timer_2:TimerUDB:tc_i\
Aliasing tmpOE__CERO_2_net_0 to tmpOE__SCLK_1_net_0
Aliasing tmpOE__Linea_2_net_1 to tmpOE__SCLK_1_net_0
Aliasing tmpOE__Linea_2_net_0 to tmpOE__SCLK_1_net_0
Aliasing tmpOE__Linea_1_net_1 to tmpOE__SCLK_1_net_0
Aliasing tmpOE__Linea_1_net_0 to tmpOE__SCLK_1_net_0
Aliasing Net_306 to zero
Aliasing \SAMPLING:Net_260\ to zero
Aliasing \SAMPLING:Net_102\ to tmpOE__SCLK_1_net_0
Aliasing \LCD:clk\ to zero
Aliasing \LCD:rst\ to zero
Aliasing tmpOE__D4_net_0 to tmpOE__SCLK_1_net_0
Aliasing tmpOE__D5_net_0 to tmpOE__SCLK_1_net_0
Aliasing tmpOE__D6_net_0 to tmpOE__SCLK_1_net_0
Aliasing tmpOE__D7_net_0 to tmpOE__SCLK_1_net_0
Aliasing tmpOE__E_net_0 to tmpOE__SCLK_1_net_0
Aliasing tmpOE__RS_net_0 to tmpOE__SCLK_1_net_0
Aliasing \SPIM:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPIM:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPIM:BSPIM:dpcounter_one_reg\\D\ to \SPIM:BSPIM:load_rx_data\
Aliasing \SPIM:BSPIM:ld_ident\\D\ to zero
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing Net_112D to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \Timer_0:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_0:TimerUDB:capture_out_reg_i\\D\ to \Timer_0:TimerUDB:capt_fifo_load_int\
Aliasing \Timer_1:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_1:TimerUDB:capture_out_reg_i\\D\ to \Timer_1:TimerUDB:capt_fifo_load_int\
Aliasing \Timer_2:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_2:TimerUDB:capture_out_reg_i\\D\ to \Timer_2:TimerUDB:capt_fifo_load_int\
Removing Rhs of wire Net_269[3] = \DISPARADORES:control_out_0\[665]
Removing Rhs of wire Net_269[3] = \DISPARADORES:control_0\[686]
Removing Rhs of wire Net_51[7] = \demux_1:tmp__demux_1_0_reg\[0]
Removing Rhs of wire Net_52[8] = \demux_1:tmp__demux_1_1_reg\[4]
Removing Rhs of wire Net_53[9] = \demux_1:tmp__demux_1_2_reg\[5]
Removing Rhs of wire Net_212[14] = \DISPARADORES:control_out_1\[666]
Removing Rhs of wire Net_212[14] = \DISPARADORES:control_1\[685]
Removing Rhs of wire Net_137[18] = \demux_2:tmp__demux_2_0_reg\[11]
Removing Rhs of wire Net_138[19] = \demux_2:tmp__demux_2_1_reg\[15]
Removing Rhs of wire Net_139[20] = \demux_2:tmp__demux_2_2_reg\[16]
Removing Lhs of wire one[29] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire tmpOE__MISO_net_0[32] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire tmpOE__Chipselect_net_0[38] = tmpOE__SCLK_1_net_0[23]
Removing Rhs of wire \SPIM:Net_276\[44] = \SPIM:Net_288\[45]
Removing Rhs of wire \SPIM:BSPIM:load_rx_data\[49] = \SPIM:BSPIM:dpcounter_one\[50]
Removing Lhs of wire \SPIM:BSPIM:pol_supprt\[51] = zero[28]
Removing Lhs of wire \SPIM:BSPIM:miso_to_dp\[52] = \SPIM:Net_244\[53]
Removing Lhs of wire \SPIM:Net_244\[53] = Net_102[33]
Removing Rhs of wire \SPIM:BSPIM:mosi_from_dp\[64] = \SPIM:BSPIM:mosi_from_dpL\[176]
Removing Rhs of wire \SPIM:BSPIM:tx_status_1\[79] = \SPIM:BSPIM:dpMOSI_fifo_empty\[80]
Removing Rhs of wire \SPIM:BSPIM:tx_status_2\[81] = \SPIM:BSPIM:dpMOSI_fifo_not_full\[82]
Removing Lhs of wire \SPIM:BSPIM:tx_status_3\[83] = \SPIM:BSPIM:load_rx_data\[49]
Removing Rhs of wire \SPIM:BSPIM:rx_status_4\[85] = \SPIM:BSPIM:dpMISO_fifo_full\[86]
Removing Rhs of wire \SPIM:BSPIM:rx_status_5\[87] = \SPIM:BSPIM:dpMISO_fifo_not_empty\[88]
Removing Lhs of wire \SPIM:BSPIM:tx_status_6\[90] = zero[28]
Removing Lhs of wire \SPIM:BSPIM:tx_status_5\[91] = zero[28]
Removing Lhs of wire \SPIM:BSPIM:rx_status_3\[92] = zero[28]
Removing Lhs of wire \SPIM:BSPIM:rx_status_2\[93] = zero[28]
Removing Lhs of wire \SPIM:BSPIM:rx_status_1\[94] = zero[28]
Removing Lhs of wire \SPIM:BSPIM:rx_status_0\[95] = zero[28]
Removing Lhs of wire \SPIM:Net_273\[106] = zero[28]
Removing Lhs of wire \SPIM:Net_289\[193] = zero[28]
Removing Rhs of wire Net_109[195] = \UART:BUART:rx_interrupt_out\[218]
Removing Rhs of wire Net_113[197] = \UART:BUART:tx_interrupt_out\[217]
Removing Lhs of wire \UART:Net_61\[201] = \UART:Net_9\[199]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[205] = zero[28]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[206] = zero[28]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[207] = zero[28]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[208] = zero[28]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[209] = zero[28]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[210] = zero[28]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[211] = zero[28]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[212] = zero[28]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[222] = \UART:BUART:tx_bitclk_dp\[258]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[268] = \UART:BUART:tx_counter_dp\[259]
Removing Lhs of wire \UART:BUART:tx_status_6\[269] = zero[28]
Removing Lhs of wire \UART:BUART:tx_status_5\[270] = zero[28]
Removing Lhs of wire \UART:BUART:tx_status_4\[271] = zero[28]
Removing Lhs of wire \UART:BUART:tx_status_1\[273] = \UART:BUART:tx_fifo_empty\[236]
Removing Lhs of wire \UART:BUART:tx_status_3\[275] = \UART:BUART:tx_fifo_notfull\[235]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[335] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[343] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[354]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[345] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[355]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[346] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[371]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[347] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[385]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[348] = \UART:BUART:sRX:s23Poll:MODIN1_1\[349]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_1\[349] = \UART:BUART:pollcount_1\[341]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[350] = \UART:BUART:sRX:s23Poll:MODIN1_0\[351]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN1_0\[351] = \UART:BUART:pollcount_0\[344]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[357] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[358] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[359] = \UART:BUART:pollcount_1\[341]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[360] = \UART:BUART:pollcount_1\[341]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[361] = \UART:BUART:pollcount_0\[344]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[362] = \UART:BUART:pollcount_0\[344]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[363] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[364] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[365] = \UART:BUART:pollcount_1\[341]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[366] = \UART:BUART:pollcount_0\[344]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[367] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[368] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[373] = \UART:BUART:pollcount_1\[341]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[374] = \UART:BUART:pollcount_1\[341]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[375] = \UART:BUART:pollcount_0\[344]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[376] = \UART:BUART:pollcount_0\[344]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[377] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[378] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[379] = \UART:BUART:pollcount_1\[341]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[380] = \UART:BUART:pollcount_0\[344]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[381] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[382] = zero[28]
Removing Lhs of wire \UART:BUART:rx_status_1\[389] = zero[28]
Removing Rhs of wire \UART:BUART:rx_status_2\[390] = \UART:BUART:rx_parity_error_status\[391]
Removing Rhs of wire \UART:BUART:rx_status_3\[392] = \UART:BUART:rx_stop_bit_error\[393]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[403] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[452]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[407] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[474]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[408] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[409] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[410] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[411] = \UART:BUART:sRX:MODIN4_6\[412]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_6\[412] = \UART:BUART:rx_count_6\[330]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[413] = \UART:BUART:sRX:MODIN4_5\[414]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_5\[414] = \UART:BUART:rx_count_5\[331]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[415] = \UART:BUART:sRX:MODIN4_4\[416]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_4\[416] = \UART:BUART:rx_count_4\[332]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[417] = \UART:BUART:sRX:MODIN4_3\[418]
Removing Lhs of wire \UART:BUART:sRX:MODIN4_3\[418] = \UART:BUART:rx_count_3\[333]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[419] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[420] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[421] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[422] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[423] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[424] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[425] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[426] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[427] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[428] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[429] = \UART:BUART:rx_count_6\[330]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[430] = \UART:BUART:rx_count_5\[331]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[431] = \UART:BUART:rx_count_4\[332]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[432] = \UART:BUART:rx_count_3\[333]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[433] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[434] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[435] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[436] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[437] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[438] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[439] = zero[28]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[454] = \UART:BUART:rx_postpoll\[289]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[455] = \UART:BUART:rx_parity_bit\[406]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[456] = \UART:BUART:rx_postpoll\[289]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[457] = \UART:BUART:rx_parity_bit\[406]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[458] = \UART:BUART:rx_postpoll\[289]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[459] = \UART:BUART:rx_parity_bit\[406]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[461] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[462] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[460]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[463] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[460]
Removing Lhs of wire tmpOE__Rx_1_net_0[485] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire tmpOE__Tx_1_net_0[490] = tmpOE__SCLK_1_net_0[23]
Removing Rhs of wire Net_277[498] = \DISPARADORES:control_out_2\[667]
Removing Rhs of wire Net_277[498] = \DISPARADORES:control_2\[684]
Removing Rhs of wire Net_145[502] = \demux_3:tmp__demux_3_0_reg\[495]
Removing Rhs of wire Net_146[503] = \demux_3:tmp__demux_3_1_reg\[499]
Removing Rhs of wire Net_147[504] = \demux_3:tmp__demux_3_2_reg\[500]
Removing Lhs of wire tmpOE__OFF_LINEA_3_net_0[507] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire tmpOE__SCRA_1_net_0[513] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire tmpOE__SCRA_2_net_0[519] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire tmpOE__SCRA_3_net_0[525] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire tmpOE__SCRB_1_net_0[531] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire tmpOE__SCRB_2_net_0[537] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire tmpOE__SCRB_3_net_0[543] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire tmpOE__OFF_LINEA_1_net_0[549] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire tmpOE__OFF_LINEA_2_net_0[555] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire tmpOE__Linea_3_net_1[561] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire tmpOE__Linea_3_net_0[562] = tmpOE__SCLK_1_net_0[23]
Removing Rhs of wire Net_150[570] = \Timer_0:Net_53\[571]
Removing Rhs of wire Net_150[570] = \Timer_0:TimerUDB:tc_reg_i\[604]
Removing Lhs of wire \Timer_0:TimerUDB:ctrl_enable\[586] = \Timer_0:TimerUDB:control_7\[578]
Removing Lhs of wire \Timer_0:TimerUDB:ctrl_ten\[587] = \Timer_0:TimerUDB:control_4\[581]
Removing Lhs of wire \Timer_0:TimerUDB:ctrl_cmode_1\[588] = zero[28]
Removing Lhs of wire \Timer_0:TimerUDB:ctrl_tmode_1\[590] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire \Timer_0:TimerUDB:ctrl_tmode_0\[591] = zero[28]
Removing Rhs of wire \Timer_0:TimerUDB:timer_enable\[597] = \Timer_0:TimerUDB:runmode_enable\[609]
Removing Rhs of wire \Timer_0:TimerUDB:run_mode\[598] = \Timer_0:TimerUDB:hwEnable_reg\[599]
Removing Lhs of wire \Timer_0:TimerUDB:tc_i\[603] = \Timer_0:TimerUDB:status_tc\[600]
Removing Lhs of wire \Timer_0:TimerUDB:hwEnable\[605] = \Timer_0:TimerUDB:control_7\[578]
Removing Lhs of wire \Timer_0:TimerUDB:capt_fifo_load_int\[608] = \Timer_0:TimerUDB:capt_fifo_load\[596]
Removing Rhs of wire Net_185[612] = \GlitchFilter_1:genblk1[0]:last_state\[697]
Removing Lhs of wire \Timer_0:TimerUDB:status_6\[617] = zero[28]
Removing Lhs of wire \Timer_0:TimerUDB:status_5\[618] = zero[28]
Removing Lhs of wire \Timer_0:TimerUDB:status_4\[619] = zero[28]
Removing Lhs of wire \Timer_0:TimerUDB:status_0\[620] = \Timer_0:TimerUDB:status_tc\[600]
Removing Lhs of wire \Timer_0:TimerUDB:status_1\[621] = \Timer_0:TimerUDB:capt_fifo_load\[596]
Removing Rhs of wire \Timer_0:TimerUDB:status_2\[622] = \Timer_0:TimerUDB:fifo_full\[623]
Removing Rhs of wire \Timer_0:TimerUDB:status_3\[624] = \Timer_0:TimerUDB:fifo_nempty\[625]
Removing Lhs of wire \Timer_0:TimerUDB:cs_addr_2\[627] = Net_150[570]
Removing Lhs of wire \Timer_0:TimerUDB:cs_addr_1\[628] = \Timer_0:TimerUDB:trig_reg\[616]
Removing Lhs of wire \Timer_0:TimerUDB:cs_addr_0\[629] = \Timer_0:TimerUDB:per_zero\[602]
Removing Lhs of wire \DISPARADORES:clk\[663] = zero[28]
Removing Lhs of wire \DISPARADORES:rst\[664] = zero[28]
Removing Lhs of wire tmpOE__CERO_0_net_0[699] = tmpOE__SCLK_1_net_0[23]
Removing Rhs of wire Net_234[707] = \Timer_1:Net_53\[708]
Removing Rhs of wire Net_234[707] = \Timer_1:TimerUDB:tc_reg_i\[740]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_enable\[722] = \Timer_1:TimerUDB:control_7\[714]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_ten\[723] = \Timer_1:TimerUDB:control_4\[717]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[724] = zero[28]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_tmode_1\[726] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_tmode_0\[727] = zero[28]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[733] = \Timer_1:TimerUDB:runmode_enable\[745]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[734] = \Timer_1:TimerUDB:hwEnable_reg\[735]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[739] = \Timer_1:TimerUDB:status_tc\[736]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable\[741] = \Timer_1:TimerUDB:control_7\[714]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[744] = \Timer_1:TimerUDB:capt_fifo_load\[732]
Removing Rhs of wire Net_235[748] = \GlitchFilter_2:genblk1[0]:last_state\[807]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[753] = zero[28]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[754] = zero[28]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[755] = zero[28]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[756] = \Timer_1:TimerUDB:status_tc\[736]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[757] = \Timer_1:TimerUDB:capt_fifo_load\[732]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[758] = \Timer_1:TimerUDB:fifo_full\[759]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[760] = \Timer_1:TimerUDB:fifo_nempty\[761]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[763] = Net_234[707]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[764] = \Timer_1:TimerUDB:trig_reg\[752]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[765] = \Timer_1:TimerUDB:per_zero\[738]
Removing Lhs of wire tmpOE__CERO_1_net_0[809] = tmpOE__SCLK_1_net_0[23]
Removing Rhs of wire Net_304[816] = \Timer_2:Net_53\[817]
Removing Rhs of wire Net_304[816] = \Timer_2:TimerUDB:tc_reg_i\[849]
Removing Lhs of wire \Timer_2:TimerUDB:ctrl_enable\[831] = \Timer_2:TimerUDB:control_7\[823]
Removing Lhs of wire \Timer_2:TimerUDB:ctrl_ten\[832] = \Timer_2:TimerUDB:control_4\[826]
Removing Lhs of wire \Timer_2:TimerUDB:ctrl_cmode_1\[833] = zero[28]
Removing Lhs of wire \Timer_2:TimerUDB:ctrl_tmode_1\[835] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire \Timer_2:TimerUDB:ctrl_tmode_0\[836] = zero[28]
Removing Rhs of wire \Timer_2:TimerUDB:timer_enable\[842] = \Timer_2:TimerUDB:runmode_enable\[854]
Removing Rhs of wire \Timer_2:TimerUDB:run_mode\[843] = \Timer_2:TimerUDB:hwEnable_reg\[844]
Removing Lhs of wire \Timer_2:TimerUDB:tc_i\[848] = \Timer_2:TimerUDB:status_tc\[845]
Removing Lhs of wire \Timer_2:TimerUDB:hwEnable\[850] = \Timer_2:TimerUDB:control_7\[823]
Removing Lhs of wire \Timer_2:TimerUDB:capt_fifo_load_int\[853] = \Timer_2:TimerUDB:capt_fifo_load\[841]
Removing Rhs of wire Net_259[857] = \GlitchFilter_3:genblk1[0]:last_state\[916]
Removing Lhs of wire \Timer_2:TimerUDB:status_6\[862] = zero[28]
Removing Lhs of wire \Timer_2:TimerUDB:status_5\[863] = zero[28]
Removing Lhs of wire \Timer_2:TimerUDB:status_4\[864] = zero[28]
Removing Lhs of wire \Timer_2:TimerUDB:status_0\[865] = \Timer_2:TimerUDB:status_tc\[845]
Removing Lhs of wire \Timer_2:TimerUDB:status_1\[866] = \Timer_2:TimerUDB:capt_fifo_load\[841]
Removing Rhs of wire \Timer_2:TimerUDB:status_2\[867] = \Timer_2:TimerUDB:fifo_full\[868]
Removing Rhs of wire \Timer_2:TimerUDB:status_3\[869] = \Timer_2:TimerUDB:fifo_nempty\[870]
Removing Lhs of wire \Timer_2:TimerUDB:cs_addr_2\[872] = Net_304[816]
Removing Lhs of wire \Timer_2:TimerUDB:cs_addr_1\[873] = \Timer_2:TimerUDB:trig_reg\[861]
Removing Lhs of wire \Timer_2:TimerUDB:cs_addr_0\[874] = \Timer_2:TimerUDB:per_zero\[847]
Removing Lhs of wire tmpOE__CERO_2_net_0[918] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire tmpOE__Linea_2_net_1[923] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire tmpOE__Linea_2_net_0[924] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire tmpOE__Linea_1_net_1[930] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire tmpOE__Linea_1_net_0[931] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire Net_306[938] = zero[28]
Removing Lhs of wire \SAMPLING:Net_260\[940] = zero[28]
Removing Lhs of wire \SAMPLING:Net_266\[941] = tmpOE__SCLK_1_net_0[23]
Removing Rhs of wire Net_305[946] = \SAMPLING:Net_51\[942]
Removing Lhs of wire \SAMPLING:Net_102\[947] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire \LCD:clk\[949] = zero[28]
Removing Lhs of wire \LCD:rst\[950] = zero[28]
Removing Rhs of wire Net_314[951] = \LCD:control_out_0\[952]
Removing Rhs of wire Net_314[951] = \LCD:control_0\[975]
Removing Rhs of wire Net_315[953] = \LCD:control_out_1\[954]
Removing Rhs of wire Net_315[953] = \LCD:control_1\[974]
Removing Rhs of wire Net_316[955] = \LCD:control_out_2\[956]
Removing Rhs of wire Net_316[955] = \LCD:control_2\[973]
Removing Rhs of wire Net_317[957] = \LCD:control_out_3\[958]
Removing Rhs of wire Net_317[957] = \LCD:control_3\[972]
Removing Rhs of wire Net_318[959] = \LCD:control_out_4\[960]
Removing Rhs of wire Net_318[959] = \LCD:control_4\[971]
Removing Rhs of wire Net_319[961] = \LCD:control_out_5\[962]
Removing Rhs of wire Net_319[961] = \LCD:control_5\[970]
Removing Lhs of wire tmpOE__D4_net_0[977] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire tmpOE__D5_net_0[983] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire tmpOE__D6_net_0[989] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire tmpOE__D7_net_0[995] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire tmpOE__E_net_0[1001] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire tmpOE__RS_net_0[1007] = tmpOE__SCLK_1_net_0[23]
Removing Lhs of wire \SPIM:BSPIM:so_send_reg\\D\[1014] = zero[28]
Removing Lhs of wire \SPIM:BSPIM:mosi_pre_reg\\D\[1019] = zero[28]
Removing Lhs of wire \SPIM:BSPIM:dpcounter_one_reg\\D\[1021] = \SPIM:BSPIM:load_rx_data\[49]
Removing Lhs of wire \SPIM:BSPIM:mosi_from_dp_reg\\D\[1022] = \SPIM:BSPIM:mosi_from_dp\[64]
Removing Lhs of wire \SPIM:BSPIM:ld_ident\\D\[1023] = zero[28]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1025] = zero[28]
Removing Lhs of wire Net_112D[1030] = zero[28]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1040] = \UART:BUART:rx_bitclk_pre\[324]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1049] = \UART:BUART:rx_parity_error_pre\[401]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1050] = zero[28]
Removing Lhs of wire \Timer_0:TimerUDB:capture_last\\D\[1054] = zero[28]
Removing Lhs of wire \Timer_0:TimerUDB:hwEnable_reg\\D\[1055] = \Timer_0:TimerUDB:control_7\[578]
Removing Lhs of wire \Timer_0:TimerUDB:tc_reg_i\\D\[1056] = \Timer_0:TimerUDB:status_tc\[600]
Removing Lhs of wire \Timer_0:TimerUDB:capture_out_reg_i\\D\[1057] = \Timer_0:TimerUDB:capt_fifo_load\[596]
Removing Lhs of wire \Timer_0:TimerUDB:trig_last\\D\[1060] = Net_185[612]
Removing Lhs of wire \GlitchFilter_1:genblk1[0]:samples_2\\D\[1063] = \GlitchFilter_1:genblk1[0]:samples_1\[693]
Removing Lhs of wire \GlitchFilter_1:genblk1[0]:samples_1\\D\[1064] = \GlitchFilter_1:genblk1[0]:samples_0\[694]
Removing Lhs of wire \GlitchFilter_1:genblk1[0]:samples_0\\D\[1065] = Net_219[695]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[1067] = zero[28]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[1068] = \Timer_1:TimerUDB:control_7\[714]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[1069] = \Timer_1:TimerUDB:status_tc\[736]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[1070] = \Timer_1:TimerUDB:capt_fifo_load\[732]
Removing Lhs of wire \Timer_1:TimerUDB:trig_last\\D\[1073] = Net_235[748]
Removing Lhs of wire \GlitchFilter_2:genblk1[0]:samples_2\\D\[1076] = \GlitchFilter_2:genblk1[0]:samples_1\[803]
Removing Lhs of wire \GlitchFilter_2:genblk1[0]:samples_1\\D\[1077] = \GlitchFilter_2:genblk1[0]:samples_0\[804]
Removing Lhs of wire \GlitchFilter_2:genblk1[0]:samples_0\\D\[1078] = Net_237[805]
Removing Lhs of wire \Timer_2:TimerUDB:capture_last\\D\[1080] = zero[28]
Removing Lhs of wire \Timer_2:TimerUDB:hwEnable_reg\\D\[1081] = \Timer_2:TimerUDB:control_7\[823]
Removing Lhs of wire \Timer_2:TimerUDB:tc_reg_i\\D\[1082] = \Timer_2:TimerUDB:status_tc\[845]
Removing Lhs of wire \Timer_2:TimerUDB:capture_out_reg_i\\D\[1083] = \Timer_2:TimerUDB:capt_fifo_load\[841]
Removing Lhs of wire \Timer_2:TimerUDB:trig_last\\D\[1086] = Net_259[857]
Removing Lhs of wire \GlitchFilter_3:genblk1[0]:samples_2\\D\[1089] = \GlitchFilter_3:genblk1[0]:samples_1\[912]
Removing Lhs of wire \GlitchFilter_3:genblk1[0]:samples_1\\D\[1090] = \GlitchFilter_3:genblk1[0]:samples_0\[913]
Removing Lhs of wire \GlitchFilter_3:genblk1[0]:samples_0\\D\[1091] = Net_285[914]

------------------------------------------------------
Aliased 0 equations, 282 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SCLK_1_net_0' (cost = 0):
tmpOE__SCLK_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\SPIM:BSPIM:load_rx_data\' (cost = 1):
\SPIM:BSPIM:load_rx_data\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Timer_0:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_0:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_0:TimerUDB:trigger_polarized\' (cost = 0):
\Timer_0:TimerUDB:trigger_polarized\ <= (\Timer_0:TimerUDB:trig_fall_detected\);

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[0]:or_term\' (cost = 4):
\GlitchFilter_1:genblk1[0]:or_term\ <= (Net_219
	OR \GlitchFilter_1:genblk1[0]:samples_0\
	OR \GlitchFilter_1:genblk1[0]:samples_1\
	OR \GlitchFilter_1:genblk1[0]:samples_2\);

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[0]:and_term\' (cost = 1):
\GlitchFilter_1:genblk1[0]:and_term\ <= ((\GlitchFilter_1:genblk1[0]:samples_2\ and \GlitchFilter_1:genblk1[0]:samples_1\ and \GlitchFilter_1:genblk1[0]:samples_0\ and Net_219));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:trigger_polarized\' (cost = 0):
\Timer_1:TimerUDB:trigger_polarized\ <= (\Timer_1:TimerUDB:trig_fall_detected\);

Note:  Expanding virtual equation for '\GlitchFilter_2:genblk1[0]:or_term\' (cost = 4):
\GlitchFilter_2:genblk1[0]:or_term\ <= (Net_237
	OR \GlitchFilter_2:genblk1[0]:samples_0\
	OR \GlitchFilter_2:genblk1[0]:samples_1\
	OR \GlitchFilter_2:genblk1[0]:samples_2\);

Note:  Expanding virtual equation for '\GlitchFilter_2:genblk1[0]:and_term\' (cost = 1):
\GlitchFilter_2:genblk1[0]:and_term\ <= ((\GlitchFilter_2:genblk1[0]:samples_2\ and \GlitchFilter_2:genblk1[0]:samples_1\ and \GlitchFilter_2:genblk1[0]:samples_0\ and Net_237));

Note:  Expanding virtual equation for '\Timer_2:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_2:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_2:TimerUDB:trigger_polarized\' (cost = 0):
\Timer_2:TimerUDB:trigger_polarized\ <= (\Timer_2:TimerUDB:trig_fall_detected\);

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[0]:or_term\' (cost = 4):
\GlitchFilter_3:genblk1[0]:or_term\ <= (Net_285
	OR \GlitchFilter_3:genblk1[0]:samples_0\
	OR \GlitchFilter_3:genblk1[0]:samples_1\
	OR \GlitchFilter_3:genblk1[0]:samples_2\);

Note:  Expanding virtual equation for '\GlitchFilter_3:genblk1[0]:and_term\' (cost = 1):
\GlitchFilter_3:genblk1[0]:and_term\ <= ((\GlitchFilter_3:genblk1[0]:samples_2\ and \GlitchFilter_3:genblk1[0]:samples_1\ and \GlitchFilter_3:genblk1[0]:samples_0\ and Net_285));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Timer_0:TimerUDB:trigger_enable\' (cost = 5):
\Timer_0:TimerUDB:trigger_enable\ <= ((\Timer_0:TimerUDB:control_4\ and \Timer_0:TimerUDB:trig_fall_detected\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:trigger_enable\' (cost = 5):
\Timer_1:TimerUDB:trigger_enable\ <= ((\Timer_1:TimerUDB:control_4\ and \Timer_1:TimerUDB:trig_fall_detected\));

Note:  Expanding virtual equation for '\Timer_2:TimerUDB:trigger_enable\' (cost = 5):
\Timer_2:TimerUDB:trigger_enable\ <= ((\Timer_2:TimerUDB:control_4\ and \Timer_2:TimerUDB:trig_fall_detected\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_101 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_101 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_101 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_101 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_101 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\Timer_0:TimerUDB:status_tc\' (cost = 5):
\Timer_0:TimerUDB:status_tc\ <= ((\Timer_0:TimerUDB:control_4\ and \Timer_0:TimerUDB:run_mode\ and \Timer_0:TimerUDB:per_zero\ and \Timer_0:TimerUDB:trig_fall_detected\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:status_tc\' (cost = 5):
\Timer_1:TimerUDB:status_tc\ <= ((\Timer_1:TimerUDB:control_4\ and \Timer_1:TimerUDB:run_mode\ and \Timer_1:TimerUDB:per_zero\ and \Timer_1:TimerUDB:trig_fall_detected\));

Note:  Expanding virtual equation for '\Timer_2:TimerUDB:status_tc\' (cost = 5):
\Timer_2:TimerUDB:status_tc\ <= ((\Timer_2:TimerUDB:control_4\ and \Timer_2:TimerUDB:run_mode\ and \Timer_2:TimerUDB:per_zero\ and \Timer_2:TimerUDB:trig_fall_detected\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 52 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \Timer_0:TimerUDB:capt_fifo_load\ to zero
Aliasing \Timer_1:TimerUDB:capt_fifo_load\ to zero
Aliasing \Timer_2:TimerUDB:capt_fifo_load\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[288] = \UART:BUART:rx_bitclk\[336]
Removing Lhs of wire \UART:BUART:rx_status_0\[387] = zero[28]
Removing Lhs of wire \UART:BUART:rx_status_6\[396] = zero[28]
Removing Lhs of wire \Timer_0:TimerUDB:capt_fifo_load\[596] = zero[28]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load\[732] = zero[28]
Removing Lhs of wire \Timer_2:TimerUDB:capt_fifo_load\[841] = zero[28]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1032] = \UART:BUART:tx_ctrl_mark_last\[279]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1044] = zero[28]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1045] = zero[28]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1047] = zero[28]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1048] = \UART:BUART:rx_markspace_pre\[400]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1053] = \UART:BUART:rx_parity_bit\[406]

------------------------------------------------------
Aliased 0 equations, 12 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_101 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_101 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\Final_MELCHOR\Proyecto_resistencias_calefactoras_estrella_abierta.cydsn\Proyecto_resistencias_calefactoras_estrella_abierta.cyprj -dcpsoc3 Proyecto_resistencias_calefactoras_estrella_abierta.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.128ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Sunday, 19 November 2023 11:48:52
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\Final_MELCHOR\Proyecto_resistencias_calefactoras_estrella_abierta.cydsn\Proyecto_resistencias_calefactoras_estrella_abierta.cyprj -d CY8C5888LTI-LP097 Proyecto_resistencias_calefactoras_estrella_abierta.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.081ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \SPIM:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPIM:BSPIM:ld_ident\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_112 from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Timer_0:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_0:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Timer_2:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_2:TimerUDB:capture_out_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'SPIM_IntClock'. Fanout=1, Signal=\SPIM:Net_276\
    Digital Clock 1: Automatic-assigning  clock 'clock'. Fanout=3, Signal=Net_283
    Digital Clock 2: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 3: Automatic-assigning  clock 'timer_clock'. Fanout=6, Signal=Net_252
    Digital Clock 4: Automatic-assigning  clock 'timer_clock_1'. Fanout=1, Signal=Net_10
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SPIM:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPIM_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPIM_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_0:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_0:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \GlitchFilter_1:ClkSync\: with output requested to be synchronous
        ClockIn: clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \GlitchFilter_2:ClkSync\: with output requested to be synchronous
        ClockIn: clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_2:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_2:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \GlitchFilter_3:ClkSync\: with output requested to be synchronous
        ClockIn: clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SCLK_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK_1(0)__PA ,
            pin_input => Net_69 ,
            pad => SCLK_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO(0)__PA ,
            fb => Net_102 ,
            pad => MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Chipselect(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Chipselect(0)__PA ,
            pin_input => Net_70 ,
            pad => Chipselect(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_101 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_100 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OFF_LINEA_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => OFF_LINEA_3(0)__PA ,
            pin_input => Net_145 ,
            pad => OFF_LINEA_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCRA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCRA_1(0)__PA ,
            pin_input => Net_52 ,
            pad => SCRA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCRA_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCRA_2(0)__PA ,
            pin_input => Net_138 ,
            pad => SCRA_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCRA_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCRA_3(0)__PA ,
            pin_input => Net_146 ,
            pad => SCRA_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCRB_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCRB_1(0)__PA ,
            pin_input => Net_53 ,
            pad => SCRB_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCRB_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCRB_2(0)__PA ,
            pin_input => Net_139 ,
            pad => SCRB_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCRB_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCRB_3(0)__PA ,
            pin_input => Net_147 ,
            pad => SCRB_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OFF_LINEA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => OFF_LINEA_1(0)__PA ,
            pin_input => Net_51 ,
            pad => OFF_LINEA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OFF_LINEA_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => OFF_LINEA_2(0)__PA ,
            pin_input => Net_137 ,
            pad => OFF_LINEA_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Linea_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Linea_3(0)__PA ,
            fb => Net_144_0 ,
            pad => Linea_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Linea_3(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Linea_3(1)__PA ,
            fb => Net_144_1 ,
            pad => Linea_3(1)_PAD );
        Properties:
        {
        }

    Pin : Name = CERO_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CERO_0(0)__PA ,
            fb => Net_219 ,
            pad => CERO_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CERO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CERO_1(0)__PA ,
            fb => Net_237 ,
            pad => CERO_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CERO_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CERO_2(0)__PA ,
            fb => Net_285 ,
            pad => CERO_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Linea_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Linea_2(0)__PA ,
            fb => Net_136_0 ,
            pad => Linea_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Linea_2(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Linea_2(1)__PA ,
            fb => Net_136_1 ,
            pad => Linea_2(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Linea_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Linea_1(0)__PA ,
            fb => Net_56_0 ,
            pad => Linea_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Linea_1(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Linea_1(1)__PA ,
            fb => Net_56_1 ,
            pad => Linea_1(1)_PAD );
        Properties:
        {
        }

    Pin : Name = D4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D4(0)__PA ,
            pin_input => Net_314 ,
            pad => D4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D5(0)__PA ,
            pin_input => Net_315 ,
            pad => D5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D6(0)__PA ,
            pin_input => Net_316 ,
            pad => D6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D7(0)__PA ,
            pin_input => Net_317 ,
            pad => D7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = E(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => E(0)__PA ,
            pin_input => Net_318 ,
            pad => E(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS(0)__PA ,
            pin_input => Net_319 ,
            pad => RS(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_51, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_56_1 * !Net_56_0 * Net_269
        );
        Output = Net_51 (fanout=1)

    MacroCell: Name=Net_52, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_56_1 * Net_56_0 * Net_269
        );
        Output = Net_52 (fanout=1)

    MacroCell: Name=Net_53, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_56_1 * !Net_56_0 * Net_269
        );
        Output = Net_53 (fanout=1)

    MacroCell: Name=Net_137, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_136_1 * !Net_136_0 * Net_212
        );
        Output = Net_137 (fanout=1)

    MacroCell: Name=Net_138, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_136_1 * Net_136_0 * Net_212
        );
        Output = Net_138 (fanout=1)

    MacroCell: Name=Net_139, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_136_1 * !Net_136_0 * Net_212
        );
        Output = Net_139 (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=3)

    MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_100, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_100 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_101 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_145, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_144_1 * !Net_144_0 * Net_277
        );
        Output = Net_145 (fanout=1)

    MacroCell: Name=Net_146, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_144_1 * Net_144_0 * Net_277
        );
        Output = Net_146 (fanout=1)

    MacroCell: Name=Net_147, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_144_1 * !Net_144_0 * Net_277
        );
        Output = Net_147 (fanout=1)

    MacroCell: Name=\Timer_0:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_0:TimerUDB:control_4\ * \Timer_0:TimerUDB:run_mode\ * 
              \Timer_0:TimerUDB:per_zero\ * 
              \Timer_0:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_0:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_0:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_0:TimerUDB:control_4\ * \Timer_0:TimerUDB:timer_enable\ * 
              \Timer_0:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_0:TimerUDB:trig_reg\ (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_4\ * \Timer_1:TimerUDB:run_mode\ * 
              \Timer_1:TimerUDB:per_zero\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_4\ * \Timer_1:TimerUDB:timer_enable\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_1:TimerUDB:trig_reg\ (fanout=1)

    MacroCell: Name=\Timer_2:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_2:TimerUDB:control_4\ * \Timer_2:TimerUDB:run_mode\ * 
              \Timer_2:TimerUDB:per_zero\ * 
              \Timer_2:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_2:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer_2:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_2:TimerUDB:control_4\ * \Timer_2:TimerUDB:timer_enable\ * 
              \Timer_2:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_2:TimerUDB:trig_reg\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=Net_69, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = Net_69 (fanout=1)

    MacroCell: Name=Net_70, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_70 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + !Net_70 * \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = Net_70 (fanout=2)

    MacroCell: Name=\SPIM:BSPIM:mosi_reg\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM:BSPIM:mosi_reg\ * !\SPIM:BSPIM:state_2\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:mosi_reg\ * \SPIM:BSPIM:state_2\ * 
              !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:mosi_from_dp\
        );
        Output = \SPIM:BSPIM:mosi_reg\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:tx_status_1\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * \SPIM:BSPIM:count_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              \SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_101
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_101 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_101 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_101
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_101 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_101 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_101
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_101
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Timer_0:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_0:TimerUDB:control_7\
        );
        Output = \Timer_0:TimerUDB:run_mode\ (fanout=4)

    MacroCell: Name=Net_150, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_0:TimerUDB:control_4\ * \Timer_0:TimerUDB:run_mode\ * 
              \Timer_0:TimerUDB:per_zero\ * 
              \Timer_0:TimerUDB:trig_fall_detected\
        );
        Output = Net_150 (fanout=7)

    MacroCell: Name=\Timer_0:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_150 * \Timer_0:TimerUDB:control_7\ * 
              \Timer_0:TimerUDB:control_4\ * !\Timer_0:TimerUDB:timer_enable\ * 
              !\Timer_0:TimerUDB:trig_disable\ * 
              \Timer_0:TimerUDB:trig_fall_detected\
            + !Net_150 * \Timer_0:TimerUDB:control_7\ * 
              \Timer_0:TimerUDB:control_4\ * !\Timer_0:TimerUDB:run_mode\ * 
              !\Timer_0:TimerUDB:trig_disable\ * 
              \Timer_0:TimerUDB:trig_fall_detected\
            + !Net_150 * \Timer_0:TimerUDB:control_7\ * 
              \Timer_0:TimerUDB:control_4\ * !\Timer_0:TimerUDB:per_zero\ * 
              !\Timer_0:TimerUDB:trig_disable\ * 
              \Timer_0:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_0:TimerUDB:timer_enable\ (fanout=3)

    MacroCell: Name=\Timer_0:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_150 * \Timer_0:TimerUDB:control_4\ * 
              \Timer_0:TimerUDB:timer_enable\ * \Timer_0:TimerUDB:run_mode\ * 
              \Timer_0:TimerUDB:per_zero\ * 
              \Timer_0:TimerUDB:trig_fall_detected\
            + !Net_150 * \Timer_0:TimerUDB:trig_disable\
        );
        Output = \Timer_0:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\Timer_0:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_185
        );
        Output = \Timer_0:TimerUDB:trig_last\ (fanout=2)

    MacroCell: Name=\Timer_0:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_150 * \Timer_0:TimerUDB:control_7\ * 
              \Timer_0:TimerUDB:control_4\ * !\Timer_0:TimerUDB:trig_last\ * 
              Net_185
            + !Net_150 * \Timer_0:TimerUDB:control_7\ * 
              \Timer_0:TimerUDB:control_4\ * 
              \Timer_0:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_0:TimerUDB:trig_rise_detected\ (fanout=1)

    MacroCell: Name=\Timer_0:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_150 * \Timer_0:TimerUDB:control_7\ * 
              \Timer_0:TimerUDB:control_4\ * \Timer_0:TimerUDB:trig_last\ * 
              !Net_185
            + !Net_150 * \Timer_0:TimerUDB:control_7\ * 
              \Timer_0:TimerUDB:control_4\ * 
              \Timer_0:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_0:TimerUDB:trig_fall_detected\ (fanout=6)

    MacroCell: Name=\GlitchFilter_1:genblk1[0]:samples_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_283) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[0]:samples_1\
        );
        Output = \GlitchFilter_1:genblk1[0]:samples_2\ (fanout=1)

    MacroCell: Name=\GlitchFilter_1:genblk1[0]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_283) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[0]:samples_0\
        );
        Output = \GlitchFilter_1:genblk1[0]:samples_1\ (fanout=2)

    MacroCell: Name=\GlitchFilter_1:genblk1[0]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_283) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_219
        );
        Output = \GlitchFilter_1:genblk1[0]:samples_0\ (fanout=2)

    MacroCell: Name=Net_185, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_283) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_185 * \GlitchFilter_1:genblk1[0]:samples_2\ * 
              \GlitchFilter_1:genblk1[0]:samples_1\ * 
              \GlitchFilter_1:genblk1[0]:samples_0\ * Net_219
            + Net_185 * !\GlitchFilter_1:genblk1[0]:samples_2\ * 
              !\GlitchFilter_1:genblk1[0]:samples_1\ * 
              !\GlitchFilter_1:genblk1[0]:samples_0\ * !Net_219
        );
        Output = Net_185 (fanout=4)

    MacroCell: Name=\Timer_1:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\
        );
        Output = \Timer_1:TimerUDB:run_mode\ (fanout=4)

    MacroCell: Name=Net_234, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_4\ * \Timer_1:TimerUDB:run_mode\ * 
              \Timer_1:TimerUDB:per_zero\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
        );
        Output = Net_234 (fanout=7)

    MacroCell: Name=\Timer_1:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_234 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * !\Timer_1:TimerUDB:timer_enable\ * 
              !\Timer_1:TimerUDB:trig_disable\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
            + !Net_234 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * !\Timer_1:TimerUDB:run_mode\ * 
              !\Timer_1:TimerUDB:trig_disable\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
            + !Net_234 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * !\Timer_1:TimerUDB:per_zero\ * 
              !\Timer_1:TimerUDB:trig_disable\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_1:TimerUDB:timer_enable\ (fanout=3)

    MacroCell: Name=\Timer_1:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_234 * \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:timer_enable\ * \Timer_1:TimerUDB:run_mode\ * 
              \Timer_1:TimerUDB:per_zero\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
            + !Net_234 * \Timer_1:TimerUDB:trig_disable\
        );
        Output = \Timer_1:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\Timer_1:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_235
        );
        Output = \Timer_1:TimerUDB:trig_last\ (fanout=2)

    MacroCell: Name=\Timer_1:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_234 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * !\Timer_1:TimerUDB:trig_last\ * 
              Net_235
            + !Net_234 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_1:TimerUDB:trig_rise_detected\ (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_234 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * \Timer_1:TimerUDB:trig_last\ * 
              !Net_235
            + !Net_234 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_1:TimerUDB:trig_fall_detected\ (fanout=6)

    MacroCell: Name=\GlitchFilter_2:genblk1[0]:samples_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_283) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_2:genblk1[0]:samples_1\
        );
        Output = \GlitchFilter_2:genblk1[0]:samples_2\ (fanout=1)

    MacroCell: Name=\GlitchFilter_2:genblk1[0]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_283) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_2:genblk1[0]:samples_0\
        );
        Output = \GlitchFilter_2:genblk1[0]:samples_1\ (fanout=2)

    MacroCell: Name=\GlitchFilter_2:genblk1[0]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_283) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_237
        );
        Output = \GlitchFilter_2:genblk1[0]:samples_0\ (fanout=2)

    MacroCell: Name=Net_235, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_283) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_235 * \GlitchFilter_2:genblk1[0]:samples_2\ * 
              \GlitchFilter_2:genblk1[0]:samples_1\ * 
              \GlitchFilter_2:genblk1[0]:samples_0\ * Net_237
            + Net_235 * !\GlitchFilter_2:genblk1[0]:samples_2\ * 
              !\GlitchFilter_2:genblk1[0]:samples_1\ * 
              !\GlitchFilter_2:genblk1[0]:samples_0\ * !Net_237
        );
        Output = Net_235 (fanout=4)

    MacroCell: Name=\Timer_2:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_2:TimerUDB:control_7\
        );
        Output = \Timer_2:TimerUDB:run_mode\ (fanout=4)

    MacroCell: Name=Net_304, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_2:TimerUDB:control_4\ * \Timer_2:TimerUDB:run_mode\ * 
              \Timer_2:TimerUDB:per_zero\ * 
              \Timer_2:TimerUDB:trig_fall_detected\
        );
        Output = Net_304 (fanout=7)

    MacroCell: Name=\Timer_2:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_304 * \Timer_2:TimerUDB:control_7\ * 
              \Timer_2:TimerUDB:control_4\ * !\Timer_2:TimerUDB:timer_enable\ * 
              !\Timer_2:TimerUDB:trig_disable\ * 
              \Timer_2:TimerUDB:trig_fall_detected\
            + !Net_304 * \Timer_2:TimerUDB:control_7\ * 
              \Timer_2:TimerUDB:control_4\ * !\Timer_2:TimerUDB:run_mode\ * 
              !\Timer_2:TimerUDB:trig_disable\ * 
              \Timer_2:TimerUDB:trig_fall_detected\
            + !Net_304 * \Timer_2:TimerUDB:control_7\ * 
              \Timer_2:TimerUDB:control_4\ * !\Timer_2:TimerUDB:per_zero\ * 
              !\Timer_2:TimerUDB:trig_disable\ * 
              \Timer_2:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_2:TimerUDB:timer_enable\ (fanout=3)

    MacroCell: Name=\Timer_2:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_304 * \Timer_2:TimerUDB:control_4\ * 
              \Timer_2:TimerUDB:timer_enable\ * \Timer_2:TimerUDB:run_mode\ * 
              \Timer_2:TimerUDB:per_zero\ * 
              \Timer_2:TimerUDB:trig_fall_detected\
            + !Net_304 * \Timer_2:TimerUDB:trig_disable\
        );
        Output = \Timer_2:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\Timer_2:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_259
        );
        Output = \Timer_2:TimerUDB:trig_last\ (fanout=2)

    MacroCell: Name=\Timer_2:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_304 * \Timer_2:TimerUDB:control_7\ * 
              \Timer_2:TimerUDB:control_4\ * !\Timer_2:TimerUDB:trig_last\ * 
              Net_259
            + !Net_304 * \Timer_2:TimerUDB:control_7\ * 
              \Timer_2:TimerUDB:control_4\ * 
              \Timer_2:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_2:TimerUDB:trig_rise_detected\ (fanout=1)

    MacroCell: Name=\Timer_2:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_304 * \Timer_2:TimerUDB:control_7\ * 
              \Timer_2:TimerUDB:control_4\ * \Timer_2:TimerUDB:trig_last\ * 
              !Net_259
            + !Net_304 * \Timer_2:TimerUDB:control_7\ * 
              \Timer_2:TimerUDB:control_4\ * 
              \Timer_2:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_2:TimerUDB:trig_fall_detected\ (fanout=6)

    MacroCell: Name=\GlitchFilter_3:genblk1[0]:samples_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_283) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_3:genblk1[0]:samples_1\
        );
        Output = \GlitchFilter_3:genblk1[0]:samples_2\ (fanout=1)

    MacroCell: Name=\GlitchFilter_3:genblk1[0]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_283) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_3:genblk1[0]:samples_0\
        );
        Output = \GlitchFilter_3:genblk1[0]:samples_1\ (fanout=2)

    MacroCell: Name=\GlitchFilter_3:genblk1[0]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_283) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_285
        );
        Output = \GlitchFilter_3:genblk1[0]:samples_0\ (fanout=2)

    MacroCell: Name=Net_259, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_283) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_259 * \GlitchFilter_3:genblk1[0]:samples_2\ * 
              \GlitchFilter_3:genblk1[0]:samples_1\ * 
              \GlitchFilter_3:genblk1[0]:samples_0\ * Net_285
            + Net_259 * !\GlitchFilter_3:genblk1[0]:samples_2\ * 
              !\GlitchFilter_3:genblk1[0]:samples_1\ * 
              !\GlitchFilter_3:genblk1[0]:samples_0\ * !Net_285
        );
        Output = Net_259 (fanout=4)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SPIM:BSPIM:sR16:Dp:u0\
        PORT MAP (
            clock => \SPIM:Net_276\ ,
            cs_addr_2 => \SPIM:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM:BSPIM:state_0\ ,
            route_si => Net_102 ,
            f1_load => \SPIM:BSPIM:load_rx_data\ ,
            chain_out => \SPIM:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001100011100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \SPIM:BSPIM:sR16:Dp:u1\

    datapathcell: Name =\SPIM:BSPIM:sR16:Dp:u1\
        PORT MAP (
            clock => \SPIM:Net_276\ ,
            cs_addr_2 => \SPIM:BSPIM:state_2\ ,
            cs_addr_1 => \SPIM:BSPIM:state_1\ ,
            cs_addr_0 => \SPIM:BSPIM:state_0\ ,
            route_si => Net_102 ,
            f1_load => \SPIM:BSPIM:load_rx_data\ ,
            so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ ,
            chain_in => \SPIM:BSPIM:sR16:Dp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001100111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SPIM:BSPIM:sR16:Dp:u0\

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer_0:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => Net_252 ,
            cs_addr_2 => Net_150 ,
            cs_addr_1 => \Timer_0:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Timer_0:TimerUDB:per_zero\ ,
            z0_comb => \Timer_0:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_0:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_0:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer_1:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => Net_252 ,
            cs_addr_2 => Net_234 ,
            cs_addr_1 => \Timer_1:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer_2:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => Net_252 ,
            cs_addr_2 => Net_304 ,
            cs_addr_1 => \Timer_2:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Timer_2:TimerUDB:per_zero\ ,
            z0_comb => \Timer_2:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_2:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_2:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SPIM:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPIM:Net_276\ ,
            status_4 => \SPIM:BSPIM:tx_status_4\ ,
            status_3 => \SPIM:BSPIM:load_rx_data\ ,
            status_2 => \SPIM:BSPIM:tx_status_2\ ,
            status_1 => \SPIM:BSPIM:tx_status_1\ ,
            status_0 => \SPIM:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPIM:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPIM:Net_276\ ,
            status_6 => \SPIM:BSPIM:rx_status_6\ ,
            status_5 => \SPIM:BSPIM:rx_status_5\ ,
            status_4 => \SPIM:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ ,
            interrupt => Net_113 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_109 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_0:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_150 ,
            clock => Net_252 ,
            status_3 => \Timer_0:TimerUDB:status_3\ ,
            status_2 => \Timer_0:TimerUDB:status_2\ ,
            status_0 => \Timer_0:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_234 ,
            clock => Net_252 ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_2:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_304 ,
            clock => Net_252 ,
            status_3 => \Timer_2:TimerUDB:status_3\ ,
            status_2 => \Timer_2:TimerUDB:status_2\ ,
            status_0 => \Timer_2:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer_0:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_252 ,
            control_7 => \Timer_0:TimerUDB:control_7\ ,
            control_6 => \Timer_0:TimerUDB:control_6\ ,
            control_5 => \Timer_0:TimerUDB:control_5\ ,
            control_4 => \Timer_0:TimerUDB:control_4\ ,
            control_3 => \Timer_0:TimerUDB:control_3\ ,
            control_2 => \Timer_0:TimerUDB:control_2\ ,
            control_1 => \Timer_0:TimerUDB:control_1\ ,
            control_0 => \Timer_0:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\DISPARADORES:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \DISPARADORES:control_7\ ,
            control_6 => \DISPARADORES:control_6\ ,
            control_5 => \DISPARADORES:control_5\ ,
            control_4 => \DISPARADORES:control_4\ ,
            control_3 => \DISPARADORES:control_3\ ,
            control_2 => Net_277 ,
            control_1 => Net_212 ,
            control_0 => Net_269 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_252 ,
            control_7 => \Timer_1:TimerUDB:control_7\ ,
            control_6 => \Timer_1:TimerUDB:control_6\ ,
            control_5 => \Timer_1:TimerUDB:control_5\ ,
            control_4 => \Timer_1:TimerUDB:control_4\ ,
            control_3 => \Timer_1:TimerUDB:control_3\ ,
            control_2 => \Timer_1:TimerUDB:control_2\ ,
            control_1 => \Timer_1:TimerUDB:control_1\ ,
            control_0 => \Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_252 ,
            control_7 => \Timer_2:TimerUDB:control_7\ ,
            control_6 => \Timer_2:TimerUDB:control_6\ ,
            control_5 => \Timer_2:TimerUDB:control_5\ ,
            control_4 => \Timer_2:TimerUDB:control_4\ ,
            control_3 => \Timer_2:TimerUDB:control_3\ ,
            control_2 => \Timer_2:TimerUDB:control_2\ ,
            control_1 => \Timer_2:TimerUDB:control_1\ ,
            control_0 => \Timer_2:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LCD:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LCD:control_7\ ,
            control_6 => \LCD:control_6\ ,
            control_5 => Net_319 ,
            control_4 => Net_318 ,
            control_3 => Net_317 ,
            control_2 => Net_316 ,
            control_1 => Net_315 ,
            control_0 => Net_314 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPIM:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPIM:Net_276\ ,
            enable => \SPIM:BSPIM:cnt_enable\ ,
            count_6 => \SPIM:BSPIM:count_6\ ,
            count_5 => \SPIM:BSPIM:count_5\ ,
            count_4 => \SPIM:BSPIM:count_4\ ,
            count_3 => \SPIM:BSPIM:count_3\ ,
            count_2 => \SPIM:BSPIM:count_2\ ,
            count_1 => \SPIM:BSPIM:count_1\ ,
            count_0 => \SPIM:BSPIM:count_0\ ,
            tc => \SPIM:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_setpoint
        PORT MAP (
            interrupt => Net_109 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_113 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_109 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =DIS_0
        PORT MAP (
            interrupt => Net_150 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =DIS_1
        PORT MAP (
            interrupt => Net_234 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =DIS_2
        PORT MAP (
            interrupt => Net_304 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =sensado
        PORT MAP (
            interrupt => Net_305 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    7 :   25 :   32 : 21.88 %
IO                            :   32 :   16 :   48 : 66.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   85 :  107 :  192 : 44.27 %
  Unique P-terms              :  136 :  248 :  384 : 35.42 %
  Total P-terms               :  150 :      :      :        
  Datapath Cells              :    8 :   16 :   24 : 33.33 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    StatusI Registers         :    7 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.313ms
Tech Mapping phase: Elapsed time ==> 0s.451ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(2)][IoId=(6)] : CERO_0(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : CERO_1(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : CERO_2(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : Chipselect(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : D4(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : D5(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : D6(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : D7(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : E(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Linea_1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Linea_1(1) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Linea_2(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Linea_2(1) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Linea_3(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Linea_3(1) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : MISO(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : OFF_LINEA_1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : OFF_LINEA_2(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : OFF_LINEA_3(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : RS(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCLK_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : SCRA_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : SCRA_2(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : SCRA_3(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : SCRB_1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : SCRB_2(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : SCRB_3(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.088ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.191ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   30 :   18 :   48 :  62.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.83
                   Pterms :            4.73
               Macrocells :            2.83
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.179ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         17 :       9.82 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_101 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_101 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ ,
        interrupt => Net_113 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_100, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_100 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_53, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_56_1 * !Net_56_0 * Net_269
        );
        Output = Net_53 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\GlitchFilter_3:genblk1[0]:samples_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_283) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_285
        );
        Output = \GlitchFilter_3:genblk1[0]:samples_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\GlitchFilter_3:genblk1[0]:samples_2\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_283) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_3:genblk1[0]:samples_1\
        );
        Output = \GlitchFilter_3:genblk1[0]:samples_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_51, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_56_1 * !Net_56_0 * Net_269
        );
        Output = Net_51 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Timer_0:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_150 * \Timer_0:TimerUDB:control_7\ * 
              \Timer_0:TimerUDB:control_4\ * !\Timer_0:TimerUDB:timer_enable\ * 
              !\Timer_0:TimerUDB:trig_disable\ * 
              \Timer_0:TimerUDB:trig_fall_detected\
            + !Net_150 * \Timer_0:TimerUDB:control_7\ * 
              \Timer_0:TimerUDB:control_4\ * !\Timer_0:TimerUDB:run_mode\ * 
              !\Timer_0:TimerUDB:trig_disable\ * 
              \Timer_0:TimerUDB:trig_fall_detected\
            + !Net_150 * \Timer_0:TimerUDB:control_7\ * 
              \Timer_0:TimerUDB:control_4\ * !\Timer_0:TimerUDB:per_zero\ * 
              !\Timer_0:TimerUDB:trig_disable\ * 
              \Timer_0:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_0:TimerUDB:timer_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_0:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_0:TimerUDB:control_4\ * \Timer_0:TimerUDB:timer_enable\ * 
              \Timer_0:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_0:TimerUDB:trig_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_0:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_150 * \Timer_0:TimerUDB:control_7\ * 
              \Timer_0:TimerUDB:control_4\ * !\Timer_0:TimerUDB:trig_last\ * 
              Net_185
            + !Net_150 * \Timer_0:TimerUDB:control_7\ * 
              \Timer_0:TimerUDB:control_4\ * 
              \Timer_0:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_0:TimerUDB:trig_rise_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_0:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_150 * \Timer_0:TimerUDB:control_4\ * 
              \Timer_0:TimerUDB:timer_enable\ * \Timer_0:TimerUDB:run_mode\ * 
              \Timer_0:TimerUDB:per_zero\ * 
              \Timer_0:TimerUDB:trig_fall_detected\
            + !Net_150 * \Timer_0:TimerUDB:trig_disable\
        );
        Output = \Timer_0:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\GlitchFilter_1:genblk1[0]:samples_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_283) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_219
        );
        Output = \GlitchFilter_1:genblk1[0]:samples_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_52, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_56_1 * Net_56_0 * Net_269
        );
        Output = Net_52 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\Timer_0:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_252 ,
        control_7 => \Timer_0:TimerUDB:control_7\ ,
        control_6 => \Timer_0:TimerUDB:control_6\ ,
        control_5 => \Timer_0:TimerUDB:control_5\ ,
        control_4 => \Timer_0:TimerUDB:control_4\ ,
        control_3 => \Timer_0:TimerUDB:control_3\ ,
        control_2 => \Timer_0:TimerUDB:control_2\ ,
        control_1 => \Timer_0:TimerUDB:control_1\ ,
        control_0 => \Timer_0:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Timer_0:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_150 * \Timer_0:TimerUDB:control_7\ * 
              \Timer_0:TimerUDB:control_4\ * \Timer_0:TimerUDB:trig_last\ * 
              !Net_185
            + !Net_150 * \Timer_0:TimerUDB:control_7\ * 
              \Timer_0:TimerUDB:control_4\ * 
              \Timer_0:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_0:TimerUDB:trig_fall_detected\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_0:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_0:TimerUDB:control_4\ * \Timer_0:TimerUDB:run_mode\ * 
              \Timer_0:TimerUDB:per_zero\ * 
              \Timer_0:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_0:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_150, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_0:TimerUDB:control_4\ * \Timer_0:TimerUDB:run_mode\ * 
              \Timer_0:TimerUDB:per_zero\ * 
              \Timer_0:TimerUDB:trig_fall_detected\
        );
        Output = Net_150 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_0:TimerUDB:trig_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_185
        );
        Output = \Timer_0:TimerUDB:trig_last\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_185, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_283) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_185 * \GlitchFilter_1:genblk1[0]:samples_2\ * 
              \GlitchFilter_1:genblk1[0]:samples_1\ * 
              \GlitchFilter_1:genblk1[0]:samples_0\ * Net_219
            + Net_185 * !\GlitchFilter_1:genblk1[0]:samples_2\ * 
              !\GlitchFilter_1:genblk1[0]:samples_1\ * 
              !\GlitchFilter_1:genblk1[0]:samples_0\ * !Net_219
        );
        Output = Net_185 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GlitchFilter_1:genblk1[0]:samples_2\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_283) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[0]:samples_1\
        );
        Output = \GlitchFilter_1:genblk1[0]:samples_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_137, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_136_1 * !Net_136_0 * Net_212
        );
        Output = Net_137 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\Timer_0:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_150 ,
        clock => Net_252 ,
        status_3 => \Timer_0:TimerUDB:status_3\ ,
        status_2 => \Timer_0:TimerUDB:status_2\ ,
        status_0 => \Timer_0:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_0:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_0:TimerUDB:control_7\
        );
        Output = \Timer_0:TimerUDB:run_mode\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_259, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_283) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_259 * \GlitchFilter_3:genblk1[0]:samples_2\ * 
              \GlitchFilter_3:genblk1[0]:samples_1\ * 
              \GlitchFilter_3:genblk1[0]:samples_0\ * Net_285
            + Net_259 * !\GlitchFilter_3:genblk1[0]:samples_2\ * 
              !\GlitchFilter_3:genblk1[0]:samples_1\ * 
              !\GlitchFilter_3:genblk1[0]:samples_0\ * !Net_285
        );
        Output = Net_259 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GlitchFilter_1:genblk1[0]:samples_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_283) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[0]:samples_0\
        );
        Output = \GlitchFilter_1:genblk1[0]:samples_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\GlitchFilter_3:genblk1[0]:samples_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_283) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_3:genblk1[0]:samples_0\
        );
        Output = \GlitchFilter_3:genblk1[0]:samples_1\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_0:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => Net_252 ,
        cs_addr_2 => Net_150 ,
        cs_addr_1 => \Timer_0:TimerUDB:trig_reg\ ,
        cs_addr_0 => \Timer_0:TimerUDB:per_zero\ ,
        z0_comb => \Timer_0:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_0:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_0:TimerUDB:status_2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_101
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_101
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_101 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_101
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_101 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_101
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_101 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_109 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              \SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              !\SPIM:BSPIM:tx_status_1\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:rx_status_4\
        );
        Output = \SPIM:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:cnt_enable\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_0\ * 
              \SPIM:BSPIM:cnt_enable\
            + \SPIM:BSPIM:state_1\ * \SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\ * \SPIM:BSPIM:cnt_enable\
        );
        Output = \SPIM:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPIM:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPIM:Net_276\ ,
        status_6 => \SPIM:BSPIM:rx_status_6\ ,
        status_5 => \SPIM:BSPIM:rx_status_5\ ,
        status_4 => \SPIM:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_147, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_144_1 * !Net_144_0 * Net_277
        );
        Output = Net_147 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * \SPIM:BSPIM:count_0\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              \SPIM:BSPIM:tx_status_1\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\ * 
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * \SPIM:BSPIM:count_1\ * 
              !\SPIM:BSPIM:count_0\ * !\SPIM:BSPIM:tx_status_1\
        );
        Output = \SPIM:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPIM:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\DISPARADORES:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \DISPARADORES:control_7\ ,
        control_6 => \DISPARADORES:control_6\ ,
        control_5 => \DISPARADORES:control_5\ ,
        control_4 => \DISPARADORES:control_4\ ,
        control_3 => \DISPARADORES:control_3\ ,
        control_2 => Net_277 ,
        control_1 => Net_212 ,
        control_0 => Net_269 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Timer_2:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_304 * \Timer_2:TimerUDB:control_4\ * 
              \Timer_2:TimerUDB:timer_enable\ * \Timer_2:TimerUDB:run_mode\ * 
              \Timer_2:TimerUDB:per_zero\ * 
              \Timer_2:TimerUDB:trig_fall_detected\
            + !Net_304 * \Timer_2:TimerUDB:trig_disable\
        );
        Output = \Timer_2:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_2:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_2:TimerUDB:control_7\
        );
        Output = \Timer_2:TimerUDB:run_mode\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_2:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_304 * \Timer_2:TimerUDB:control_7\ * 
              \Timer_2:TimerUDB:control_4\ * !\Timer_2:TimerUDB:timer_enable\ * 
              !\Timer_2:TimerUDB:trig_disable\ * 
              \Timer_2:TimerUDB:trig_fall_detected\
            + !Net_304 * \Timer_2:TimerUDB:control_7\ * 
              \Timer_2:TimerUDB:control_4\ * !\Timer_2:TimerUDB:run_mode\ * 
              !\Timer_2:TimerUDB:trig_disable\ * 
              \Timer_2:TimerUDB:trig_fall_detected\
            + !Net_304 * \Timer_2:TimerUDB:control_7\ * 
              \Timer_2:TimerUDB:control_4\ * !\Timer_2:TimerUDB:per_zero\ * 
              !\Timer_2:TimerUDB:trig_disable\ * 
              \Timer_2:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_2:TimerUDB:timer_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Timer_2:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_2:TimerUDB:control_4\ * \Timer_2:TimerUDB:timer_enable\ * 
              \Timer_2:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_2:TimerUDB:trig_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_138, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_136_1 * Net_136_0 * Net_212
        );
        Output = Net_138 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_139, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_136_1 * !Net_136_0 * Net_212
        );
        Output = Net_139 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_252 ,
        control_7 => \Timer_2:TimerUDB:control_7\ ,
        control_6 => \Timer_2:TimerUDB:control_6\ ,
        control_5 => \Timer_2:TimerUDB:control_5\ ,
        control_4 => \Timer_2:TimerUDB:control_4\ ,
        control_3 => \Timer_2:TimerUDB:control_3\ ,
        control_2 => \Timer_2:TimerUDB:control_2\ ,
        control_1 => \Timer_2:TimerUDB:control_1\ ,
        control_0 => \Timer_2:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_145, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_144_1 * !Net_144_0 * Net_277
        );
        Output = Net_145 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_146, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_144_1 * Net_144_0 * Net_277
        );
        Output = Net_146 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_2:TimerUDB:trig_last\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_259
        );
        Output = \Timer_2:TimerUDB:trig_last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_1:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\
        );
        Output = \Timer_1:TimerUDB:run_mode\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Timer_2:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_304 * \Timer_2:TimerUDB:control_7\ * 
              \Timer_2:TimerUDB:control_4\ * !\Timer_2:TimerUDB:trig_last\ * 
              Net_259
            + !Net_304 * \Timer_2:TimerUDB:control_7\ * 
              \Timer_2:TimerUDB:control_4\ * 
              \Timer_2:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_2:TimerUDB:trig_rise_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_304, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_2:TimerUDB:control_4\ * \Timer_2:TimerUDB:run_mode\ * 
              \Timer_2:TimerUDB:per_zero\ * 
              \Timer_2:TimerUDB:trig_fall_detected\
        );
        Output = Net_304 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_2:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_304 * \Timer_2:TimerUDB:control_7\ * 
              \Timer_2:TimerUDB:control_4\ * \Timer_2:TimerUDB:trig_last\ * 
              !Net_259
            + !Net_304 * \Timer_2:TimerUDB:control_7\ * 
              \Timer_2:TimerUDB:control_4\ * 
              \Timer_2:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_2:TimerUDB:trig_fall_detected\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_2:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_2:TimerUDB:control_4\ * \Timer_2:TimerUDB:run_mode\ * 
              \Timer_2:TimerUDB:per_zero\ * 
              \Timer_2:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_2:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_2:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => Net_252 ,
        cs_addr_2 => Net_304 ,
        cs_addr_1 => \Timer_2:TimerUDB:trig_reg\ ,
        cs_addr_0 => \Timer_2:TimerUDB:per_zero\ ,
        z0_comb => \Timer_2:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_2:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_2:TimerUDB:status_2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Timer_2:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_304 ,
        clock => Net_252 ,
        status_3 => \Timer_2:TimerUDB:status_3\ ,
        status_2 => \Timer_2:TimerUDB:status_2\ ,
        status_0 => \Timer_2:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:count_4\ * !\SPIM:BSPIM:count_3\ * 
              !\SPIM:BSPIM:count_2\ * !\SPIM:BSPIM:count_1\ * 
              \SPIM:BSPIM:count_0\
        );
        Output = \SPIM:BSPIM:load_rx_data\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPIM:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
            + \SPIM:BSPIM:state_0\ * !\SPIM:BSPIM:count_4\ * 
              !\SPIM:BSPIM:count_3\ * !\SPIM:BSPIM:count_2\ * 
              !\SPIM:BSPIM:count_1\ * !\SPIM:BSPIM:count_0\ * 
              \SPIM:BSPIM:load_cond\
        );
        Output = \SPIM:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPIM:BSPIM:mosi_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPIM:BSPIM:mosi_reg\ * !\SPIM:BSPIM:state_2\ * 
              \SPIM:BSPIM:state_0\
            + \SPIM:BSPIM:mosi_reg\ * \SPIM:BSPIM:state_2\ * 
              !\SPIM:BSPIM:state_1\ * !\SPIM:BSPIM:state_0\
            + !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\ * \SPIM:BSPIM:mosi_from_dp\
        );
        Output = \SPIM:BSPIM:mosi_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIM:BSPIM:sR16:Dp:u1\
    PORT MAP (
        clock => \SPIM:Net_276\ ,
        cs_addr_2 => \SPIM:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM:BSPIM:state_0\ ,
        route_si => Net_102 ,
        f1_load => \SPIM:BSPIM:load_rx_data\ ,
        so_comb => \SPIM:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPIM:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPIM:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPIM:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPIM:BSPIM:rx_status_4\ ,
        chain_in => \SPIM:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001100111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SPIM:BSPIM:sR16:Dp:u0\

count7cell: Name =\SPIM:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPIM:Net_276\ ,
        enable => \SPIM:BSPIM:cnt_enable\ ,
        count_6 => \SPIM:BSPIM:count_6\ ,
        count_5 => \SPIM:BSPIM:count_5\ ,
        count_4 => \SPIM:BSPIM:count_4\ ,
        count_3 => \SPIM:BSPIM:count_3\ ,
        count_2 => \SPIM:BSPIM:count_2\ ,
        count_1 => \SPIM:BSPIM:count_1\ ,
        count_0 => \SPIM:BSPIM:count_0\ ,
        tc => \SPIM:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Timer_1:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_234 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * !\Timer_1:TimerUDB:timer_enable\ * 
              !\Timer_1:TimerUDB:trig_disable\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
            + !Net_234 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * !\Timer_1:TimerUDB:run_mode\ * 
              !\Timer_1:TimerUDB:trig_disable\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
            + !Net_234 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * !\Timer_1:TimerUDB:per_zero\ * 
              !\Timer_1:TimerUDB:trig_disable\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_1:TimerUDB:timer_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_4\ * \Timer_1:TimerUDB:timer_enable\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_1:TimerUDB:trig_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_4\ * \Timer_1:TimerUDB:run_mode\ * 
              \Timer_1:TimerUDB:per_zero\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_1:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_234 * \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:timer_enable\ * \Timer_1:TimerUDB:run_mode\ * 
              \Timer_1:TimerUDB:per_zero\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
            + !Net_234 * \Timer_1:TimerUDB:trig_disable\
        );
        Output = \Timer_1:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Timer_1:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_234 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * !\Timer_1:TimerUDB:trig_last\ * 
              Net_235
            + !Net_234 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:trig_rise_detected\
        );
        Output = \Timer_1:TimerUDB:trig_rise_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_234 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * \Timer_1:TimerUDB:trig_last\ * 
              !Net_235
            + !Net_234 * \Timer_1:TimerUDB:control_7\ * 
              \Timer_1:TimerUDB:control_4\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
        );
        Output = \Timer_1:TimerUDB:trig_fall_detected\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_234, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_4\ * \Timer_1:TimerUDB:run_mode\ * 
              \Timer_1:TimerUDB:per_zero\ * 
              \Timer_1:TimerUDB:trig_fall_detected\
        );
        Output = Net_234 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_1:TimerUDB:trig_last\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_252) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_235
        );
        Output = \Timer_1:TimerUDB:trig_last\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_1:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => Net_252 ,
        cs_addr_2 => Net_234 ,
        cs_addr_1 => \Timer_1:TimerUDB:trig_reg\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_234 ,
        clock => Net_252 ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_252 ,
        control_7 => \Timer_1:TimerUDB:control_7\ ,
        control_6 => \Timer_1:TimerUDB:control_6\ ,
        control_5 => \Timer_1:TimerUDB:control_5\ ,
        control_4 => \Timer_1:TimerUDB:control_4\ ,
        control_3 => \Timer_1:TimerUDB:control_3\ ,
        control_2 => \Timer_1:TimerUDB:control_2\ ,
        control_1 => \Timer_1:TimerUDB:control_1\ ,
        control_0 => \Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SPIM:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = \SPIM:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_70, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_70 * !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\
            + !Net_70 * \SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\
            + !\SPIM:BSPIM:state_2\ * !\SPIM:BSPIM:state_1\ * 
              \SPIM:BSPIM:state_0\
        );
        Output = Net_70 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_69, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPIM:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPIM:BSPIM:state_2\ * \SPIM:BSPIM:state_1\ * 
              !\SPIM:BSPIM:state_0\
        );
        Output = Net_69 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\GlitchFilter_2:genblk1[0]:samples_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_283) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_237
        );
        Output = \GlitchFilter_2:genblk1[0]:samples_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPIM:BSPIM:sR16:Dp:u0\
    PORT MAP (
        clock => \SPIM:Net_276\ ,
        cs_addr_2 => \SPIM:BSPIM:state_2\ ,
        cs_addr_1 => \SPIM:BSPIM:state_1\ ,
        cs_addr_0 => \SPIM:BSPIM:state_0\ ,
        route_si => Net_102 ,
        f1_load => \SPIM:BSPIM:load_rx_data\ ,
        chain_out => \SPIM:BSPIM:sR16:Dp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001100011100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \SPIM:BSPIM:sR16:Dp:u1\

statusicell: Name =\SPIM:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPIM:Net_276\ ,
        status_4 => \SPIM:BSPIM:tx_status_4\ ,
        status_3 => \SPIM:BSPIM:load_rx_data\ ,
        status_2 => \SPIM:BSPIM:tx_status_2\ ,
        status_1 => \SPIM:BSPIM:tx_status_1\ ,
        status_0 => \SPIM:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_235, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_283) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_235 * \GlitchFilter_2:genblk1[0]:samples_2\ * 
              \GlitchFilter_2:genblk1[0]:samples_1\ * 
              \GlitchFilter_2:genblk1[0]:samples_0\ * Net_237
            + Net_235 * !\GlitchFilter_2:genblk1[0]:samples_2\ * 
              !\GlitchFilter_2:genblk1[0]:samples_1\ * 
              !\GlitchFilter_2:genblk1[0]:samples_0\ * !Net_237
        );
        Output = Net_235 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\GlitchFilter_2:genblk1[0]:samples_2\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_283) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_2:genblk1[0]:samples_1\
        );
        Output = \GlitchFilter_2:genblk1[0]:samples_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\GlitchFilter_2:genblk1[0]:samples_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_283) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_2:genblk1[0]:samples_0\
        );
        Output = \GlitchFilter_2:genblk1[0]:samples_1\ (fanout=2)
        Properties               : 
        {
        }
}

controlcell: Name =\LCD:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LCD:control_7\ ,
        control_6 => \LCD:control_6\ ,
        control_5 => Net_319 ,
        control_4 => Net_318 ,
        control_3 => Net_317 ,
        control_2 => Net_316 ,
        control_1 => Net_315 ,
        control_0 => Net_314 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =DIS_0
        PORT MAP (
            interrupt => Net_150 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =DIS_1
        PORT MAP (
            interrupt => Net_234 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =DIS_2
        PORT MAP (
            interrupt => Net_304 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_109 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_113 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_setpoint
        PORT MAP (
            interrupt => Net_109 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =sensado
        PORT MAP (
            interrupt => Net_305 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = SCRA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCRA_1(0)__PA ,
        pin_input => Net_52 ,
        pad => SCRA_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SCRA_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCRA_2(0)__PA ,
        pin_input => Net_138 ,
        pad => SCRA_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SCRA_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCRA_3(0)__PA ,
        pin_input => Net_146 ,
        pad => SCRA_3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCRB_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCRB_1(0)__PA ,
        pin_input => Net_53 ,
        pad => SCRB_1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SCRB_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCRB_2(0)__PA ,
        pin_input => Net_139 ,
        pad => SCRB_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SCRB_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCRB_3(0)__PA ,
        pin_input => Net_147 ,
        pad => SCRB_3(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = CERO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CERO_1(0)__PA ,
        fb => Net_237 ,
        pad => CERO_1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Linea_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Linea_1(0)__PA ,
        fb => Net_56_0 ,
        pad => Linea_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Linea_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Linea_2(0)__PA ,
        fb => Net_136_0 ,
        pad => Linea_2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = OFF_LINEA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => OFF_LINEA_1(0)__PA ,
        pin_input => Net_51 ,
        pad => OFF_LINEA_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = OFF_LINEA_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => OFF_LINEA_2(0)__PA ,
        pin_input => Net_137 ,
        pad => OFF_LINEA_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Linea_2(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Linea_2(1)__PA ,
        fb => Net_136_1 ,
        pad => Linea_2(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CERO_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CERO_0(0)__PA ,
        fb => Net_219 ,
        pad => CERO_0(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Linea_1(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Linea_1(1)__PA ,
        fb => Net_56_1 ,
        pad => Linea_1(1)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = RS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS(0)__PA ,
        pin_input => Net_319 ,
        pad => RS(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = E(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => E(0)__PA ,
        pin_input => Net_318 ,
        pad => E(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = D4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D4(0)__PA ,
        pin_input => Net_314 ,
        pad => D4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = D5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D5(0)__PA ,
        pin_input => Net_315 ,
        pad => D5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = D6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D6(0)__PA ,
        pin_input => Net_316 ,
        pad => D6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = D7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D7(0)__PA ,
        pin_input => Net_317 ,
        pad => D7(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCLK_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK_1(0)__PA ,
        pin_input => Net_69 ,
        pad => SCLK_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = OFF_LINEA_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => OFF_LINEA_3(0)__PA ,
        pin_input => Net_145 ,
        pad => OFF_LINEA_3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Linea_3(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Linea_3(1)__PA ,
        fb => Net_144_1 ,
        pad => Linea_3(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_101 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_100 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=2]: 
Pin : Name = Chipselect(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Chipselect(0)__PA ,
        pin_input => Net_70 ,
        pad => Chipselect(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO(0)__PA ,
        fb => Net_102 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CERO_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CERO_2(0)__PA ,
        fb => Net_285 ,
        pad => CERO_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Linea_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Linea_3(0)__PA ,
        fb => Net_144_0 ,
        pad => Linea_3(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \SPIM:Net_276\ ,
            dclk_0 => \SPIM:Net_276_local\ ,
            dclk_glb_1 => Net_283 ,
            dclk_1 => Net_283_local ,
            dclk_glb_2 => \UART:Net_9\ ,
            dclk_2 => \UART:Net_9_local\ ,
            dclk_glb_3 => Net_252 ,
            dclk_3 => Net_252_local ,
            dclk_glb_4 => Net_10 ,
            dclk_4 => Net_10_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\SAMPLING:TimerHW\
        PORT MAP (
            clock => Net_10 ,
            enable => __ONE__ ,
            tc => Net_305 ,
            cmp => \SAMPLING:Net_261\ ,
            irq => \SAMPLING:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+--------------
   0 |   1 |     * |      NONE |    OPEN_DRAIN_HI |      SCRA_1(0) | In(Net_52)
     |   2 |     * |      NONE |    OPEN_DRAIN_HI |      SCRA_2(0) | In(Net_138)
     |   3 |     * |      NONE |    OPEN_DRAIN_HI |      SCRA_3(0) | In(Net_146)
     |   4 |     * |      NONE |    OPEN_DRAIN_HI |      SCRB_1(0) | In(Net_53)
     |   5 |     * |      NONE |    OPEN_DRAIN_HI |      SCRB_2(0) | In(Net_139)
     |   6 |     * |      NONE |    OPEN_DRAIN_HI |      SCRB_3(0) | In(Net_147)
-----+-----+-------+-----------+------------------+----------------+--------------
   1 |   5 |     * |      NONE |    RES_PULL_DOWN |      CERO_1(0) | FB(Net_237)
-----+-----+-------+-----------+------------------+----------------+--------------
   2 |   0 |     * |      NONE |    RES_PULL_DOWN |     Linea_1(0) | FB(Net_56_0)
     |   2 |     * |      NONE |    RES_PULL_DOWN |     Linea_2(0) | FB(Net_136_0)
     |   3 |     * |      NONE | RES_PULL_UP_DOWN | OFF_LINEA_1(0) | In(Net_51)
     |   4 |     * |      NONE | RES_PULL_UP_DOWN | OFF_LINEA_2(0) | In(Net_137)
     |   5 |     * |      NONE |    RES_PULL_DOWN |     Linea_2(1) | FB(Net_136_1)
     |   6 |     * |      NONE |    RES_PULL_DOWN |      CERO_0(0) | FB(Net_219)
     |   7 |     * |      NONE |    RES_PULL_DOWN |     Linea_1(1) | FB(Net_56_1)
-----+-----+-------+-----------+------------------+----------------+--------------
   3 |   2 |     * |      NONE |         CMOS_OUT |          RS(0) | In(Net_319)
     |   3 |     * |      NONE |         CMOS_OUT |           E(0) | In(Net_318)
     |   4 |     * |      NONE |         CMOS_OUT |          D4(0) | In(Net_314)
     |   5 |     * |      NONE |         CMOS_OUT |          D5(0) | In(Net_315)
     |   6 |     * |      NONE |         CMOS_OUT |          D6(0) | In(Net_316)
     |   7 |     * |      NONE |         CMOS_OUT |          D7(0) | In(Net_317)
-----+-----+-------+-----------+------------------+----------------+--------------
  12 |   0 |     * |      NONE |         CMOS_OUT |      SCLK_1(0) | In(Net_69)
     |   4 |     * |      NONE | RES_PULL_UP_DOWN | OFF_LINEA_3(0) | In(Net_145)
     |   5 |     * |      NONE |    RES_PULL_DOWN |     Linea_3(1) | FB(Net_144_1)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |        Rx_1(0) | FB(Net_101)
     |   7 |     * |      NONE |         CMOS_OUT |        Tx_1(0) | In(Net_100)
-----+-----+-------+-----------+------------------+----------------+--------------
  15 |   2 |     * |      NONE |      RES_PULL_UP |  Chipselect(0) | In(Net_70)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |        MISO(0) | FB(Net_102)
     |   4 |     * |      NONE |    RES_PULL_DOWN |      CERO_2(0) | FB(Net_285)
     |   5 |     * |      NONE |    RES_PULL_DOWN |     Linea_3(0) | FB(Net_144_0)
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.099ms
Digital Placement phase: Elapsed time ==> 1s.717ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Proyecto_resistencias_calefactoras_estrella_abierta_r.vh2" --pcf-path "Proyecto_resistencias_calefactoras_estrella_abierta.pco" --des-name "Proyecto_resistencias_calefactoras_estrella_abierta" --dsf-path "Proyecto_resistencias_calefactoras_estrella_abierta.dsf" --sdc-path "Proyecto_resistencias_calefactoras_estrella_abierta.sdc" --lib-path "Proyecto_resistencias_calefactoras_estrella_abierta_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.120ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.267ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.069ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Proyecto_resistencias_calefactoras_estrella_abierta_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.470ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.705ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.716ms
API generation phase: Elapsed time ==> 1s.203ms
Dependency generation phase: Elapsed time ==> 0s.018ms
Cleanup phase: Elapsed time ==> 0s.002ms
