LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY L1_T6 IS
 PORT( SW : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
HEX0 : OUT STD_LOGIC_VECTOR(6 DOWNTO 0));
END L1_T6;
ARCHITECTURE Structure OF L1_T6 IS
BEGIN
 .
. -- Aquí debéis poner vuestro código que implemente la tarea
.
END Structure;