{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604012389330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604012389331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 29 16:59:49 2020 " "Processing started: Thu Oct 29 16:59:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604012389331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604012389331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off checadorParidad -c checadorParidad " "Command: quartus_map --read_settings_files=on --write_settings_files=off checadorParidad -c checadorParidad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604012389331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604012389844 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "3 " "Parallel compilation is enabled and will use up to 3 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1604012389844 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "3 2 " "Parallel compilation is enabled for 3 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1604012389844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checadorparidad.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file checadorparidad.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 checadorParidad-behavior " "Found design unit 1: checadorParidad-behavior" {  } { { "checadorParidad.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/checadorParidad/checadorParidad.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604012404773 ""} { "Info" "ISGN_ENTITY_NAME" "1 checadorParidad " "Found entity 1: checadorParidad" {  } { { "checadorParidad.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/checadorParidad/checadorParidad.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604012404773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604012404773 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "checadorParidad " "Elaborating entity \"checadorParidad\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604012404820 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "paridad checadorParidad.vhdl(21) " "Can't infer register for \"paridad\" at checadorParidad.vhdl(21) because it does not hold its value outside the clock edge" {  } { { "checadorParidad.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/checadorParidad/checadorParidad.vhdl" 21 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1604012404823 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "checadorParidad.vhdl(21) " "HDL error at checadorParidad.vhdl(21): couldn't implement registers for assignments on this clock edge" {  } { { "checadorParidad.vhdl" "" { Text "C:/Users/gucho/Documents/Semestre7/vlsi/checadorParidad/checadorParidad.vhdl" 21 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1604012404823 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604012404823 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604012405016 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 29 17:00:05 2020 " "Processing ended: Thu Oct 29 17:00:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604012405016 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604012405016 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604012405016 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604012405016 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604012405639 ""}
