#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Sep 20 11:32:39 2023
# Process ID: 12028
# Current directory: C:/Users/devin/Desktop/ENEL453_Labs
# Command line: vivado.exe -mode tcl
# Log file: C:/Users/devin/Desktop/ENEL453_Labs/vivado.log
# Journal file: C:/Users/devin/Desktop/ENEL453_Labs\vivado.jou
# Running On: Devin-I2Sense, OS: Windows, CPU Frequency: 2195 MHz, CPU Physical cores: 16, Host memory: 68680 MB
#-----------------------------------------------------------
# Create a new temporary project
create_project temp_project ./temp_project -part xc7a35tcpg236-1 -in_memory -force
# Add source files (adjust paths and types as needed)
read_verilog -sv ..\\SRC\\top_level.sv
read_verilog -sv ..\\SRC\\for_students\\timer.sv
read_verilog -sv ..\\SRC\\for_students\\time_counter.sv
read_verilog -sv ..\\SRC\\for_students\\segment_mux.sv
read_verilog -sv ..\\SRC\\for_students\\clock_divider.sv
read_verilog -sv ..\\SRC\\for_students\\display_driver.sv
read_verilog -sv ..\\SRC\\for_students\\sevenseg4ddriver.sv
read_verilog -sv ..\\SRC\\for_students\\pwm_module.sv
read_verilog -sv ..\\SRC\\for_students\\bcd_binary.sv
read_verilog -sv ..\\SRC\\for_students\\debounce_wrapper.sv
read_verilog -sv ..\\SRC\\for_students\\debounce.sv
read_verilog -sv ..\\SRC\\for_students\\double_dabble.sv
read_verilog -sv ..\\SRC\\for_students\\blinking_display.sv
read_verilog -sv ..\\SRC\\mode_mux.sv
read_verilog -sv ..\\SRC\\stop_watch.sv
read_verilog -sv ..\\SRC\\stopwatch_timer_wrapper.sv
read_xdc ..\\SRC\\for_students\\Basys3_Lab3_Provided_Constraints.xdc
set_property top top [current_fileset]
# Launch synthesis
synth_design
#Link Design
#link_design -part xc7a35tcpg236-1
write_checkpoint -force post_synth
opt_design
write_checkpoint -force post_opt
place_design
write_checkpoint -force post_place
route_design
write_checkpoint -force post_route
report_utilization -hierarchical -file utilization_hierarchical.rpt
write_bitstream bitstream.bit -force
open_hw_manager
connect_hw_server -url 10.13.83.157:3121
refresh_hw_server
open_hw_target
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a35t_0] 0] bitstream.bit
program_hw_devices
# Create a new temporary project
create_project temp_project ./temp_project -part xc7a35tcpg236-1 -in_memory -force
# Add source files (adjust paths and types as needed)
read_verilog -sv ..\\SRC\\top_level.sv
read_verilog -sv ..\\SRC\\for_students\\timer.sv
read_verilog -sv ..\\SRC\\for_students\\time_counter.sv
read_verilog -sv ..\\SRC\\for_students\\segment_mux.sv
read_verilog -sv ..\\SRC\\for_students\\clock_divider.sv
read_verilog -sv ..\\SRC\\for_students\\display_driver.sv
read_verilog -sv ..\\SRC\\for_students\\sevenseg4ddriver.sv
read_verilog -sv ..\\SRC\\for_students\\pwm_module.sv
read_verilog -sv ..\\SRC\\for_students\\bcd_binary.sv
read_verilog -sv ..\\SRC\\for_students\\debounce_wrapper.sv
read_verilog -sv ..\\SRC\\for_students\\debounce.sv
read_verilog -sv ..\\SRC\\for_students\\double_dabble.sv
read_verilog -sv ..\\SRC\\for_students\\blinking_display.sv
read_verilog -sv ..\\SRC\\mode_mux.sv
read_verilog -sv ..\\SRC\\stop_watch.sv
read_verilog -sv ..\\SRC\\stopwatch_timer_wrapper.sv
read_xdc ..\\SRC\\Basys3_Lab3_Provided_Constraints_Complete.xdc
