#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.RW_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                           0.000     0.000
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                             0.000     1.701
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                              1.462     3.164
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                                            0.000     3.164
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                             1.605     4.769
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                                  0.000     4.769
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                                   0.996     5.765
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I1_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     5.765
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     7.358
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_2.t_frag.XAB[0] (T_FRAG)                                                 0.000     7.358
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                                  1.305     8.663
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I0_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                       0.000     8.663
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I0_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                        1.462    10.125
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_I2_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    10.125
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_I2_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    11.587
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                                      0.000    11.587
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                       1.581    13.168
lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1_O_mux8x0_E.c_frag.TA1[0] (C_FRAG)                                         0.000    13.168
lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1_O_mux8x0_E.c_frag.CZ[0] (C_FRAG)                                          1.721    14.889
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                           0.000    14.889
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                            1.462    16.352
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2.t_frag.XA2[0] (T_FRAG)                                                                     0.000    16.352
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                                      1.605    17.957
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                                           0.000    17.957
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                            1.549    19.507
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I0_LUT2_O.f_frag.F1[0] (F_FRAG)                       0.000    19.507
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I0_LUT2_O.f_frag.FZ[0] (F_FRAG)                       0.523    20.030
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                0.000    20.030
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.605    21.635
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                           0.000    21.635
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.462    23.098
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2.c_frag.TA1[0] (C_FRAG)                                                     0.000    23.098
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                                      1.721    24.819
lcd_disp_ctrl.lcd_ctrl.RW_mux4x0_B.t_frag.XB1[0] (T_FRAG)                                                                                                  0.000    24.819
lcd_disp_ctrl.lcd_ctrl.RW_mux4x0_B.t_frag.XZ[0] (T_FRAG)                                                                                                   1.581    26.400
lcd_disp_ctrl.lcd_ctrl.RW_dff_Q.QD[0] (Q_FRAG)                                                                                                             0.000    26.400
data arrival time                                                                                                                                                   26.400

clock bctrl.bsampler.mclk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                           0.000     0.000
lcd_disp_ctrl.lcd_ctrl.RW_dff_Q.QCK[0] (Q_FRAG)                                                                                                            0.000     0.000
clock uncertainty                                                                                                                                          0.000     0.000
cell setup time                                                                                                                                            0.105     0.105
data required time                                                                                                                                                   0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   0.105
data arrival time                                                                                                                                                  -26.400
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -26.294


#Path 2
Startpoint: bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : LCD_DB5_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                                              0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                  0.000     0.000
bctrl.clk_mode_dff_Q.QCK[0] (Q_FRAG)                                                                                                              0.000     0.000
bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701     1.701
bctrl.clk_mode_LUT2_I0_2.t_frag.XSL[0] (T_FRAG)                                                                                                   0.000     1.701
bctrl.clk_mode_LUT2_I0_2.t_frag.XZ[0] (T_FRAG)                                                                                                    1.462     3.164
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O_I1_LUT3_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                                   0.000     3.164
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.605     4.769
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                             0.000     4.769
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.462     6.231
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                       0.000     6.231
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                        1.305     7.536
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                                                                 0.000     7.536
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                                  1.581     9.117
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                                       0.000     9.117
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.605    10.723
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                             0.000    10.723
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                              1.462    12.185
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_E_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                      0.000    12.185
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_E_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                       1.462    13.647
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H.c_frag.BA1[0] (C_FRAG)                                                                               0.000    13.647
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H.c_frag.CZ[0] (C_FRAG)                                                                                1.549    15.196
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0.f_frag.F1[0] (F_FRAG)                                                                      0.000    15.196
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0.f_frag.FZ[0] (F_FRAG)                                                                      0.523    15.720
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                                           0.000    15.720
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                            1.605    17.325
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                                 0.000    17.325
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                  1.605    18.931
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                       0.000    18.931
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                        1.462    20.393
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_4_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000    20.393
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_4_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    21.698
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_2.t_frag.XSL[0] (T_FRAG)                                 0.000    21.698
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                  1.462    23.160
LCD_DB5_mux4x0_B.t_frag.XB1[0] (T_FRAG)                                                                                                           0.000    23.160
LCD_DB5_mux4x0_B.t_frag.XZ[0] (T_FRAG)                                                                                                            1.581    24.741
LCD_DB5_dff_Q.QD[0] (Q_FRAG)                                                                                                                      0.000    24.741
data arrival time                                                                                                                                          24.741

clock bctrl.bsampler.mclk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                                              0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                  0.000     0.000
LCD_DB5_dff_Q.QCK[0] (Q_FRAG)                                                                                                                     0.000     0.000
clock uncertainty                                                                                                                                 0.000     0.000
cell setup time                                                                                                                                   0.105     0.105
data required time                                                                                                                                          0.105
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                          0.105
data arrival time                                                                                                                                         -24.741
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                          -24.636


#Path 3
Startpoint: bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.RS_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                                            0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                0.000     0.000
bctrl.clk_mode_dff_Q.QCK[0] (Q_FRAG)                                                                                                            0.000     0.000
bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                                           1.701     1.701
bctrl.clk_mode_LUT2_I0_2.t_frag.XSL[0] (T_FRAG)                                                                                                 0.000     1.701
bctrl.clk_mode_LUT2_I0_2.t_frag.XZ[0] (T_FRAG)                                                                                                  1.462     3.164
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O_I1_LUT3_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.605     4.769
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     4.769
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     6.231
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.231
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.536
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                                                               0.000     7.536
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                                1.581     9.117
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                                     0.000     9.117
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                      1.605    10.723
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           0.000    10.723
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.462    12.185
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_E_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                    0.000    12.185
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_E_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                     1.462    13.647
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H.c_frag.BA1[0] (C_FRAG)                                                                             0.000    13.647
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H.c_frag.CZ[0] (C_FRAG)                                                                              1.549    15.196
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0.f_frag.F1[0] (F_FRAG)                                                                    0.000    15.196
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0.f_frag.FZ[0] (F_FRAG)                                                                    0.523    15.720
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                                         0.000    15.720
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                          1.605    17.325
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                               0.000    17.325
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                1.605    18.931
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                     0.000    18.931
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                      1.462    20.393
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                       0.000    20.393
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.593    21.986
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000    21.986
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437    23.423
lcd_disp_ctrl.lcd_ctrl.RS_mux4x0_B.mux1.f_frag.F1[0] (F_FRAG)                                                                                   0.000    23.423
lcd_disp_ctrl.lcd_ctrl.RS_mux4x0_B.mux1.f_frag.FZ[0] (F_FRAG)                                                                                   0.523    23.947
lcd_disp_ctrl.lcd_ctrl.RS_mux4x0_B.mux2.f_frag.F2[0] (F_FRAG)                                                                                   0.000    23.947
lcd_disp_ctrl.lcd_ctrl.RS_mux4x0_B.mux2.f_frag.FZ[0] (F_FRAG)                                                                                   0.523    24.470
lcd_disp_ctrl.lcd_ctrl.RS_dff_Q.QD[0] (Q_FRAG)                                                                                                  0.000    24.470
data arrival time                                                                                                                                        24.470

clock bctrl.bsampler.mclk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                                            0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                0.000     0.000
lcd_disp_ctrl.lcd_ctrl.RS_dff_Q.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
clock uncertainty                                                                                                                               0.000     0.000
cell setup time                                                                                                                                 0.105     0.105
data required time                                                                                                                                        0.105
---------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                        0.105
data arrival time                                                                                                                                       -24.470
---------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -24.365


#Path 4
Startpoint: bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : LCD_DB7_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                                            0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                0.000     0.000
bctrl.clk_mode_dff_Q.QCK[0] (Q_FRAG)                                                                                                            0.000     0.000
bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                                           1.701     1.701
bctrl.clk_mode_LUT2_I0_2.t_frag.XSL[0] (T_FRAG)                                                                                                 0.000     1.701
bctrl.clk_mode_LUT2_I0_2.t_frag.XZ[0] (T_FRAG)                                                                                                  1.462     3.164
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O_I1_LUT3_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.605     4.769
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     4.769
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462     6.231
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.231
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.536
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                                                               0.000     7.536
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                                1.581     9.117
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                                     0.000     9.117
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                      1.605    10.723
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           0.000    10.723
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.462    12.185
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_E_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                    0.000    12.185
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_E_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                     1.462    13.647
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H.c_frag.BA1[0] (C_FRAG)                                                                             0.000    13.647
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H.c_frag.CZ[0] (C_FRAG)                                                                              1.549    15.196
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0.f_frag.F1[0] (F_FRAG)                                                                    0.000    15.196
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0.f_frag.FZ[0] (F_FRAG)                                                                    0.523    15.720
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                                         0.000    15.720
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                          1.605    17.325
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                               0.000    17.325
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                1.605    18.931
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                     0.000    18.931
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                      1.462    20.393
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                       0.000    20.393
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.593    21.986
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000    21.986
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305    23.291
LCD_DB7_mux4x0_B.mux1.f_frag.F1[0] (F_FRAG)                                                                                                     0.000    23.291
LCD_DB7_mux4x0_B.mux1.f_frag.FZ[0] (F_FRAG)                                                                                                     0.523    23.815
LCD_DB7_mux4x0_B.mux2.f_frag.F2[0] (F_FRAG)                                                                                                     0.000    23.815
LCD_DB7_mux4x0_B.mux2.f_frag.FZ[0] (F_FRAG)                                                                                                     0.523    24.338
LCD_DB7_dff_Q.QD[0] (Q_FRAG)                                                                                                                    0.000    24.338
data arrival time                                                                                                                                        24.338

clock bctrl.bsampler.mclk (rise edge)                                                                                                           0.000     0.000
clock source latency                                                                                                                            0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                0.000     0.000
LCD_DB7_dff_Q.QCK[0] (Q_FRAG)                                                                                                                   0.000     0.000
clock uncertainty                                                                                                                               0.000     0.000
cell setup time                                                                                                                                 0.105     0.105
data required time                                                                                                                                        0.105
---------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                        0.105
data arrival time                                                                                                                                       -24.338
---------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                        -24.233


#Path 5
Startpoint: bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : LCD_DB3_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                                              0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                  0.000     0.000
bctrl.clk_mode_dff_Q.QCK[0] (Q_FRAG)                                                                                                              0.000     0.000
bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701     1.701
bctrl.clk_mode_LUT2_I0_2.t_frag.XSL[0] (T_FRAG)                                                                                                   0.000     1.701
bctrl.clk_mode_LUT2_I0_2.t_frag.XZ[0] (T_FRAG)                                                                                                    1.462     3.164
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O_I1_LUT3_O_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                                   0.000     3.164
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O_I1_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.605     4.769
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                             0.000     4.769
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.462     6.231
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                       0.000     6.231
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                        1.305     7.536
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                                                                 0.000     7.536
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                                  1.581     9.117
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                                       0.000     9.117
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.605    10.723
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I0_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                             0.000    10.723
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_1_I0_LUT2_O_I1_LUT3_I2_O_LUT3_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                              1.462    12.185
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_E_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                      0.000    12.185
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_E_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                       1.462    13.647
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H.c_frag.BA1[0] (C_FRAG)                                                                               0.000    13.647
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H.c_frag.CZ[0] (C_FRAG)                                                                                1.549    15.196
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0.f_frag.F1[0] (F_FRAG)                                                                      0.000    15.196
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0.f_frag.FZ[0] (F_FRAG)                                                                      0.523    15.720
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                                           0.000    15.720
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                            1.605    17.325
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                                 0.000    17.325
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                  1.605    18.931
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_O_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                       0.000    18.931
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_Q_LUT2_I0_O_LUT3_I0_O_LUT3_I0_O_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                        1.462    20.393
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_4_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000    20.393
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_4_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    21.698
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                                 0.000    21.698
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                  1.305    23.003
LCD_DB3_mux4x0_B.mux1.f_frag.F1[0] (F_FRAG)                                                                                                       0.000    23.004
LCD_DB3_mux4x0_B.mux1.f_frag.FZ[0] (F_FRAG)                                                                                                       0.523    23.527
LCD_DB3_mux4x0_B.mux2.f_frag.F2[0] (F_FRAG)                                                                                                       0.000    23.527
LCD_DB3_mux4x0_B.mux2.f_frag.FZ[0] (F_FRAG)                                                                                                       0.523    24.050
LCD_DB3_dff_Q.QD[0] (Q_FRAG)                                                                                                                      0.000    24.050
data arrival time                                                                                                                                          24.050

clock bctrl.bsampler.mclk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                                              0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                  0.000     0.000
LCD_DB3_dff_Q.QCK[0] (Q_FRAG)                                                                                                                     0.000     0.000
clock uncertainty                                                                                                                                 0.000     0.000
cell setup time                                                                                                                                   0.105     0.105
data required time                                                                                                                                          0.105
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                          0.105
data arrival time                                                                                                                                         -24.050
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                          -23.945


#Path 6
Startpoint: lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : LCD_DB6_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                           0.000     0.000
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701     1.701
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                             0.000     1.701
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                              1.462     3.164
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                                            0.000     3.164
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                             1.605     4.769
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                                  0.000     4.769
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                                   0.996     5.765
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I1_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                      0.000     5.765
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                       1.593     7.358
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_2.t_frag.XAB[0] (T_FRAG)                                                 0.000     7.358
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                                  1.305     8.663
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I0_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                       0.000     8.663
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I0_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                        1.462    10.125
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_I2_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                            0.000    10.125
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_I2_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                             1.462    11.587
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                                      0.000    11.587
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                       1.581    13.168
lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1_O_mux8x0_E.c_frag.TA1[0] (C_FRAG)                                         0.000    13.168
lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1_O_mux8x0_E.c_frag.CZ[0] (C_FRAG)                                          1.721    14.889
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                           0.000    14.889
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                            1.462    16.352
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2.t_frag.XA2[0] (T_FRAG)                                                                     0.000    16.352
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                                      1.605    17.957
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                                           0.000    17.957
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                            1.549    19.507
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I0_LUT2_O.f_frag.F1[0] (F_FRAG)                       0.000    19.507
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O_I0_LUT2_O.f_frag.FZ[0] (F_FRAG)                       0.523    20.030
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                0.000    20.030
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                 1.605    21.635
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                          0.000    21.635
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                           1.305    22.941
LCD_DB6_mux4x0_B.mux1.f_frag.F1[0] (F_FRAG)                                                                                                                0.000    22.941
LCD_DB6_mux4x0_B.mux1.f_frag.FZ[0] (F_FRAG)                                                                                                                0.523    23.464
LCD_DB6_mux4x0_B.mux2.f_frag.F2[0] (F_FRAG)                                                                                                                0.000    23.464
LCD_DB6_mux4x0_B.mux2.f_frag.FZ[0] (F_FRAG)                                                                                                                0.523    23.988
LCD_DB6_dff_Q.QD[0] (Q_FRAG)                                                                                                                               0.000    23.988
data arrival time                                                                                                                                                   23.988

clock bctrl.bsampler.mclk (rise edge)                                                                                                                      0.000     0.000
clock source latency                                                                                                                                       0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                           0.000     0.000
LCD_DB6_dff_Q.QCK[0] (Q_FRAG)                                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                          0.000     0.000
cell setup time                                                                                                                                            0.105     0.105
data required time                                                                                                                                                   0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                   0.105
data arrival time                                                                                                                                                  -23.988
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                   -23.882


#Path 7
Startpoint: lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : LCD_DB4_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                                  0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                      0.000     0.000
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4.QCK[0] (Q_FRAG)                                                                                            0.000     0.000
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701     1.701
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        0.000     1.701
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462     3.164
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                                       0.000     3.164
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.605     4.769
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                             0.000     4.769
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                              0.996     5.765
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I1_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                 0.000     5.765
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                  1.593     7.358
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_2.t_frag.XAB[0] (T_FRAG)                                            0.000     7.358
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                             1.305     8.663
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I0_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                  0.000     8.663
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I0_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.462    10.125
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_I2_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000    10.125
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_I2_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462    11.587
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                                 0.000    11.587
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.581    13.168
lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1_O_mux8x0_E.c_frag.TA1[0] (C_FRAG)                                    0.000    13.168
lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1_O_mux8x0_E.c_frag.CZ[0] (C_FRAG)                                     1.721    14.889
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                      0.000    14.889
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                       1.462    16.352
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2.t_frag.XA2[0] (T_FRAG)                                                                0.000    16.352
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                                 1.605    17.957
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                                      0.000    17.957
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                       1.549    19.507
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                           0.000    19.507
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.593    21.100
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_3.t_frag.XSL[0] (T_FRAG)                                     0.000    21.100
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                      1.462    22.562
LCD_DB4_mux4x0_B.mux1.f_frag.F1[0] (F_FRAG)                                                                                                           0.000    22.562
LCD_DB4_mux4x0_B.mux1.f_frag.FZ[0] (F_FRAG)                                                                                                           0.523    23.085
LCD_DB4_mux4x0_B.mux2.f_frag.F2[0] (F_FRAG)                                                                                                           0.000    23.085
LCD_DB4_mux4x0_B.mux2.f_frag.FZ[0] (F_FRAG)                                                                                                           0.523    23.609
LCD_DB4_dff_Q.QD[0] (Q_FRAG)                                                                                                                          0.000    23.609
data arrival time                                                                                                                                              23.609

clock bctrl.bsampler.mclk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                                  0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                      0.000     0.000
LCD_DB4_dff_Q.QCK[0] (Q_FRAG)                                                                                                                         0.000     0.000
clock uncertainty                                                                                                                                     0.000     0.000
cell setup time                                                                                                                                       0.105     0.105
data required time                                                                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              0.105
data arrival time                                                                                                                                             -23.609
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                              -23.503


#Path 8
Startpoint: lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : LCD_DB2_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                                  0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                      0.000     0.000
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4.QCK[0] (Q_FRAG)                                                                                            0.000     0.000
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.701     1.701
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                        0.000     1.701
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.462     3.164
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                                       0.000     3.164
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.605     4.769
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                             0.000     4.769
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                              0.996     5.765
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I1_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                 0.000     5.765
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT3_O_2_I1_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                  1.593     7.358
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_2.t_frag.XAB[0] (T_FRAG)                                            0.000     7.358
lcd_disp_ctrl.lcd_ctrl.data_state_dffe_Q_2_D_LUT3_O_I2_LUT2_O_I0_LUT3_I2_O_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                             1.305     8.663
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I0_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                  0.000     8.663
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I0_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.462    10.125
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_I2_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000    10.125
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_I2_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462    11.587
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_I2.t_frag.XB1[0] (T_FRAG)                                 0.000    11.587
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_C_Q_mux4x0_Q_A_LUT3_O_I1_LUT2_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.581    13.168
lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1_O_mux8x0_E.c_frag.TA1[0] (C_FRAG)                                    0.000    13.168
lcd_disp_ctrl.lcd_ctrl.LineB_LUT2_O_15_I0_LUT2_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_I1_O_mux8x0_E.c_frag.CZ[0] (C_FRAG)                                     1.721    14.889
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                      0.000    14.889
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                       1.462    16.352
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2.t_frag.XA2[0] (T_FRAG)                                                                0.000    16.352
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                                 1.605    17.957
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_O_LUT3_I0.t_frag.XA1[0] (T_FRAG)                                                      0.000    17.957
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_I1_mux4x0_A_Q_LUT3_I2_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                       1.549    19.507
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                           0.000    19.507
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_5_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                            1.593    21.100
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_5.t_frag.XAB[0] (T_FRAG)                                     0.000    21.100
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                      1.305    22.405
LCD_DB2_mux4x0_B.mux1.f_frag.F1[0] (F_FRAG)                                                                                                           0.000    22.405
LCD_DB2_mux4x0_B.mux1.f_frag.FZ[0] (F_FRAG)                                                                                                           0.523    22.928
LCD_DB2_mux4x0_B.mux2.f_frag.F2[0] (F_FRAG)                                                                                                           0.000    22.928
LCD_DB2_mux4x0_B.mux2.f_frag.FZ[0] (F_FRAG)                                                                                                           0.523    23.452
LCD_DB2_dff_Q.QD[0] (Q_FRAG)                                                                                                                          0.000    23.452
data arrival time                                                                                                                                              23.452

clock bctrl.bsampler.mclk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                                  0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                      0.000     0.000
LCD_DB2_dff_Q.QCK[0] (Q_FRAG)                                                                                                                         0.000     0.000
clock uncertainty                                                                                                                                     0.000     0.000
cell setup time                                                                                                                                       0.105     0.105
data required time                                                                                                                                              0.105
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                              0.105
data arrival time                                                                                                                                             -23.452
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                              -23.346


#Path 9
Startpoint: bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : LCD_DB1_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                                              0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                  0.000     0.000
bctrl.clk_mode_dff_Q.QCK[0] (Q_FRAG)                                                                                                              0.000     0.000
bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                                             1.701     1.701
lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT4_O.c_frag.TB1[0] (C_FRAG)                                                                0.000     1.701
lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                 1.688     3.390
lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                          0.000     3.390
lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                           1.462     4.852
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT4_I1.c_frag.TA1[0] (C_FRAG)                                                                                 0.000     4.852
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                                                                  1.721     6.573
lcd_disp_ctrl.bcd_time_LUT3_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                                    0.000     6.573
lcd_disp_ctrl.bcd_time_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.462     8.035
lcd_disp_ctrl.bcd_time_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                                              0.000     8.035
lcd_disp_ctrl.bcd_time_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                                               1.593     9.628
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                            0.000     9.628
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                             1.462    11.090
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6.t_frag.XA2[0] (T_FRAG)                                                                                      0.000    11.090
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                                                                       1.605    12.696
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.mux1.f_frag.F1[0] (F_FRAG)                                                              0.000    12.696
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.mux1.f_frag.FZ[0] (F_FRAG)                                                              0.523    13.219
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.mux2.f_frag.F2[0] (F_FRAG)                                                              0.000    13.219
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_6.mux2.f_frag.FZ[0] (F_FRAG)                                                              0.523    13.743
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C.c_frag.BA2[0] (C_FRAG)                                                                       0.000    13.743
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C.c_frag.CZ[0] (C_FRAG)                                                                        1.606    15.348
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1.f_frag.FS[0] (F_FRAG)                                                              0.000    15.348
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1.f_frag.FZ[0] (F_FRAG)                                                              0.612    15.960
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                                   0.000    15.960
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                    1.581    17.541
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                         0.000    17.541
lcd_disp_ctrl.week_disp_LUT3_I0_O_LUT3_I0_O_mux8x0_C_Q_LUT2_I1_O_LUT3_I0_O_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                          1.721    19.262
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000    19.262
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    20.568
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1.c_frag.TA1[0] (C_FRAG)                                 0.000    20.568
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_1.c_frag.CZ[0] (C_FRAG)                                  1.721    22.289
LCD_DB1_mux4x0_B.mux1.f_frag.F1[0] (F_FRAG)                                                                                                       0.000    22.289
LCD_DB1_mux4x0_B.mux1.f_frag.FZ[0] (F_FRAG)                                                                                                       0.523    22.813
LCD_DB1_mux4x0_B.mux2.f_frag.F2[0] (F_FRAG)                                                                                                       0.000    22.813
LCD_DB1_mux4x0_B.mux2.f_frag.FZ[0] (F_FRAG)                                                                                                       0.523    23.336
LCD_DB1_dff_Q.QD[0] (Q_FRAG)                                                                                                                      0.000    23.336
data arrival time                                                                                                                                          23.336

clock bctrl.bsampler.mclk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                                              0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                  0.000     0.000
LCD_DB1_dff_Q.QCK[0] (Q_FRAG)                                                                                                                     0.000     0.000
clock uncertainty                                                                                                                                 0.000     0.000
cell setup time                                                                                                                                   0.105     0.105
data required time                                                                                                                                          0.105
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                          0.105
data arrival time                                                                                                                                         -23.336
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                          -23.231


#Path 10
Startpoint: bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : LCD_DB0_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                              0.000     0.000
clock source latency                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                   0.000     0.000
bctrl.clk_mode_dff_Q.QCK[0] (Q_FRAG)                                                                                                               0.000     0.000
bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                                              1.701     1.701
lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT4_O.c_frag.TB1[0] (C_FRAG)                                                                 0.000     1.701
lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                  1.688     3.390
lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                           0.000     3.390
lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                            1.462     4.852
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT4_I1.c_frag.TA1[0] (C_FRAG)                                                                                  0.000     4.852
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                                                                   1.721     6.573
lcd_disp_ctrl.bcd_time_LUT3_O_2_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                                                                   0.000     6.573
lcd_disp_ctrl.bcd_time_LUT3_O_2_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                                    1.437     8.010
lcd_disp_ctrl.bcd_time_LUT3_O_2.t_frag.XSL[0] (T_FRAG)                                                                                             0.000     8.010
lcd_disp_ctrl.bcd_time_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                                                                              1.462     9.473
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_9.t_frag.XAB[0] (T_FRAG)                                                                                       0.000     9.473
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                                                                        1.305    10.778
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_3.t_frag.XB1[0] (T_FRAG)                                                                   0.000    10.778
lcd_disp_ctrl.week_disp_LUT3_I1_1_O_mux8x0_H_B_mux4x0_Q_3.t_frag.XZ[0] (T_FRAG)                                                                    1.581    12.359
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q.c_frag.BA2[0] (C_FRAG)                       0.000    12.359
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O_I0_mux8x0_Q.c_frag.CZ[0] (C_FRAG)                        1.605    13.964
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   0.000    13.964
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.462    15.426
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O.t_frag.XA2[0] (T_FRAG)                                             0.000    15.426
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.605    17.032
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3.c_frag.TA1[0] (C_FRAG)                                                       0.000    17.032
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                                        1.721    18.753
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1.c_frag.TSL[0] (C_FRAG)                                             0.000    18.753
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT2_I1_O_LUT4_I3_O_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                              1.593    20.346
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2.c_frag.TAB[0] (C_FRAG)                                  0.000    20.346
lcd_disp_ctrl.lcd_ctrl.LineA_LUT2_O_21_I0_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT4_I2_O_LUT4_O_2.c_frag.CZ[0] (C_FRAG)                                   1.437    21.784
LCD_DB0_mux4x0_B.mux1.f_frag.F1[0] (F_FRAG)                                                                                                        0.000    21.784
LCD_DB0_mux4x0_B.mux1.f_frag.FZ[0] (F_FRAG)                                                                                                        0.523    22.307
LCD_DB0_mux4x0_B.mux2.f_frag.F2[0] (F_FRAG)                                                                                                        0.000    22.307
LCD_DB0_mux4x0_B.mux2.f_frag.FZ[0] (F_FRAG)                                                                                                        0.523    22.831
LCD_DB0_dff_Q.QD[0] (Q_FRAG)                                                                                                                       0.000    22.831
data arrival time                                                                                                                                           22.831

clock bctrl.bsampler.mclk (rise edge)                                                                                                              0.000     0.000
clock source latency                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                   0.000     0.000
LCD_DB0_dff_Q.QCK[0] (Q_FRAG)                                                                                                                      0.000     0.000
clock uncertainty                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                    0.105     0.105
data required time                                                                                                                                           0.105
------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                           0.105
data arrival time                                                                                                                                          -22.831
------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                           -22.725


#Path 11
Startpoint: bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                            0.000     0.000
bctrl.clk_mode_dff_Q.QCK[0] (Q_FRAG)                                                                        0.000     0.000
bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.701     1.701
lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT4_O.c_frag.TB1[0] (C_FRAG)                          0.000     1.701
lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.688     3.390
lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                    0.000     3.390
lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.462     4.852
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT4_I1.c_frag.TA1[0] (C_FRAG)                                           0.000     4.852
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                            1.721     6.573
lcd_disp_ctrl.bcd_time_LUT3_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                              0.000     6.573
lcd_disp_ctrl.bcd_time_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.462     8.035
lcd_disp_ctrl.bcd_time_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        0.000     8.035
lcd_disp_ctrl.bcd_time_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593     9.628
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                      0.000     9.628
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                       1.462    11.090
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6.t_frag.XA2[0] (T_FRAG)                                                0.000    11.090
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                                 1.605    12.696
lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_9.mux1.f_frag.F1[0] (F_FRAG)                          0.000    12.696
lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_9.mux1.f_frag.FZ[0] (F_FRAG)                          0.523    13.219
lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_9.mux2.f_frag.F2[0] (F_FRAG)                          0.000    13.219
lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_9.mux2.f_frag.FZ[0] (F_FRAG)                          0.523    13.743
lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_5.c_frag.BA2[0] (C_FRAG)                              0.000    13.743
lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_5.c_frag.CZ[0] (C_FRAG)                               1.606    15.348
lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q_D_mux8x0_Q.c_frag.TB1[0] (C_FRAG)                         0.000    15.348
lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q_D_mux8x0_Q.c_frag.CZ[0] (C_FRAG)                          1.688    17.036
lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q_D_LUT1_O.f_frag.FS[0] (F_FRAG)                       0.000    17.037
lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q_D_LUT1_O.f_frag.FZ[0] (F_FRAG)                       0.612    17.648
lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q.mux1.f_frag.F2[0] (F_FRAG)                           0.000    17.648
lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q.mux1.f_frag.FZ[0] (F_FRAG)                           0.523    18.172
lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q.mux2.f_frag.F2[0] (F_FRAG)                           0.000    18.172
lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q_D_mux4x0_Q.mux2.f_frag.FZ[0] (F_FRAG)                           0.523    18.695
lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q.QD[0] (Q_FRAG)                                                  0.000    18.695
data arrival time                                                                                                    18.695

clock bctrl.bsampler.mclk (rise edge)                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                            0.000     0.000
lcd_disp_ctrl.lcd_ctrl.exec_data_next_dff_Q.QCK[0] (Q_FRAG)                                                 0.000     0.000
clock uncertainty                                                                                           0.000     0.000
cell setup time                                                                                             0.105     0.105
data required time                                                                                                    0.105
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    0.105
data arrival time                                                                                                   -18.695
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -18.590


#Path 12
Startpoint: bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
bctrl.clk_mode_dff_Q.QCK[0] (Q_FRAG)                                                                      0.000     0.000
bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT4_O.c_frag.TB1[0] (C_FRAG)                        0.000     1.701
lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.688     3.390
lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                  0.000     3.390
lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.462     4.852
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT4_I1.c_frag.TA1[0] (C_FRAG)                                         0.000     4.852
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                          1.721     6.573
lcd_disp_ctrl.bcd_time_LUT3_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                            0.000     6.573
lcd_disp_ctrl.bcd_time_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.462     8.035
lcd_disp_ctrl.bcd_time_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                      0.000     8.035
lcd_disp_ctrl.bcd_time_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                       1.593     9.628
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                    0.000     9.628
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                     1.462    11.090
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6.t_frag.XA2[0] (T_FRAG)                                              0.000    11.090
lcd_disp_ctrl.lcd_ctrl.LineB_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                               1.605    12.696
lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_9.mux1.f_frag.F1[0] (F_FRAG)                        0.000    12.696
lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_9.mux1.f_frag.FZ[0] (F_FRAG)                        0.523    13.219
lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_9.mux2.f_frag.F2[0] (F_FRAG)                        0.000    13.219
lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_B_mux4x0_Q_9.mux2.f_frag.FZ[0] (F_FRAG)                        0.523    13.743
lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_5.c_frag.BA2[0] (C_FRAG)                            0.000    13.743
lcd_disp_ctrl.week_disp_LUT3_I1_O_mux8x0_H_Q_mux8x0_Q_5.c_frag.CZ[0] (C_FRAG)                             1.606    15.348
lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q_D_mux8x0_Q.c_frag.TB1[0] (C_FRAG)                       0.000    15.348
lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q_D_mux8x0_Q.c_frag.CZ[0] (C_FRAG)                        1.688    17.036
lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q.mux1.f_frag.F2[0] (F_FRAG)                              0.000    17.037
lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q.mux1.f_frag.FZ[0] (F_FRAG)                              0.523    17.560
lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q.mux2.f_frag.F2[0] (F_FRAG)                              0.000    17.560
lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q_D_mux4x0_Q.mux2.f_frag.FZ[0] (F_FRAG)                              0.523    18.083
lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q.QD[0] (Q_FRAG)                                                     0.000    18.083
data arrival time                                                                                                  18.083

clock bctrl.bsampler.mclk (rise edge)                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                          0.000     0.000
lcd_disp_ctrl.lcd_ctrl.send_next_dff_Q.QCK[0] (Q_FRAG)                                                    0.000     0.000
clock uncertainty                                                                                         0.000     0.000
cell setup time                                                                                           0.105     0.105
data required time                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  0.105
data arrival time                                                                                                 -18.083
-------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                  -17.978


#Path 13
Startpoint: bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d3.ring_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
bctrl.clk_mode_dff_Q.QCK[0] (Q_FRAG)                                                                                    0.000     0.000
bctrl.clk_mode_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                   1.701     1.701
lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT4_O.c_frag.TB1[0] (C_FRAG)                                      0.000     1.701
lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                       1.688     3.390
lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                0.000     3.390
lcd_disp_ctrl.bcd_time_LUT4_O_I3_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                 1.462     4.852
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT4_I1.c_frag.TA1[0] (C_FRAG)                                                       0.000     4.852
lcd_disp_ctrl.bcd_time_LUT3_O_1_I0_LUT4_I1.c_frag.CZ[0] (C_FRAG)                                                        1.721     6.573
lcd_disp_ctrl.bcd_time_LUT3_O_2_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                                        0.000     6.573
lcd_disp_ctrl.bcd_time_LUT3_O_2_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.437     8.010
lcd_disp_ctrl.bcd_time_LUT3_O_2.t_frag.XSL[0] (T_FRAG)                                                                  0.000     8.010
lcd_disp_ctrl.bcd_time_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                                                   1.462     9.473
lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I0_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000     9.473
lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I2_LUT3_O_I1_LUT4_O_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721    11.194
lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.c_frag.TA1[0] (C_FRAG)                       0.000    11.194
lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.721    12.915
lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000    12.915
lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305    14.221
lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000    14.221
lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305    15.526
lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O.c_frag.TB1[0] (C_FRAG)                                                     0.000    15.526
lcd_disp_ctrl.clk_top.d3.ring_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                      1.688    17.214
lcd_disp_ctrl.clk_top.d3.ring_dff_Q.QD[0] (Q_FRAG)                                                                      0.000    17.214
data arrival time                                                                                                                17.214

clock bctrl.bsampler.mclk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                        0.000     0.000
lcd_disp_ctrl.clk_top.d3.ring_dff_Q.QCK[0] (Q_FRAG)                                                                     0.000     0.000
clock uncertainty                                                                                                       0.000     0.000
cell setup time                                                                                                         0.105     0.105
data required time                                                                                                                0.105
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                0.105
data arrival time                                                                                                               -17.214
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -17.109


#Path 14
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.upCount_dffe_Q.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.upCount_dffe_Q_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                             0.000    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.upCount_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.462    14.027
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.upCount_dffe_Q.QEN[0] (Q_FRAG)                                                                                                              0.000    14.027
data arrival time                                                                                                                                                                         14.027

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.upCount_dffe_Q.QCK[0] (Q_FRAG)                                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                 -0.591    -0.591
data required time                                                                                                                                                                        -0.591
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.591
data arrival time                                                                                                                                                                        -14.027
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -14.618


#Path 15
Startpoint: lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q.QZ[0] (Q_FRAG clocked by lcd_disp_ctrl.clk_top.clk1)
Endpoint  : out:buzzer.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock lcd_disp_ctrl.clk_top.clk1 (rise edge)                                    0.000     0.000
clock source latency                                                            0.000     0.000
lcd_disp_ctrl.clk_top.clk1_dffe_Q.QZ[0] (Q_FRAG)                                0.000     0.000
lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q.QCK[0] (Q_FRAG)                         0.000     0.000
lcd_disp_ctrl.clk_top.d9.isbuzzer_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]        1.701     1.701
buzzer_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                  0.000     1.701
buzzer_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.462     3.164
buzzer_LUT3_O.t_frag.XA2[0] (T_FRAG)                                            0.000     3.164
buzzer_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.605     4.769
$iopadmap$test_lcd_ctrl.buzzer.O_DAT[0] (BIDIR_CELL)                            0.000     4.769
$iopadmap$test_lcd_ctrl.buzzer.O_PAD_$out[0] (BIDIR_CELL)                       9.809    14.578
out:buzzer.outpad[0] (.output)                                                  0.000    14.578
data arrival time                                                                        14.578

clock virtual_io_clock (rise edge)                                              0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -14.578
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -14.578


#Path 16
Startpoint: dbg_l2_dffe_Q.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : out:buzzer.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                           0.000     0.000
clock source latency                                                            0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                0.000     0.000
dbg_l2_dffe_Q.QCK[0] (Q_FRAG)                                                   0.000     0.000
dbg_l2_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701     1.701
buzzer_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  0.000     1.701
buzzer_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.305     3.007
buzzer_LUT3_O.t_frag.XA2[0] (T_FRAG)                                            0.000     3.007
buzzer_LUT3_O.t_frag.XZ[0] (T_FRAG)                                             1.605     4.612
$iopadmap$test_lcd_ctrl.buzzer.O_DAT[0] (BIDIR_CELL)                            0.000     4.612
$iopadmap$test_lcd_ctrl.buzzer.O_PAD_$out[0] (BIDIR_CELL)                       9.809    14.421
out:buzzer.outpad[0] (.output)                                                  0.000    14.421
data arrival time                                                                        14.421

clock virtual_io_clock (rise edge)                                              0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                        0.000
data arrival time                                                                       -14.421
-----------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                        -14.421


#Path 17
Startpoint: bctrl.bsampler.counter_dff_Q_29.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : bctrl.bsampler.counter_dff_Q_15.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
bctrl.bsampler.counter_dff_Q_29.QCK[0] (Q_FRAG)                                                 0.000     0.000
bctrl.bsampler.counter_dff_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                1.701     1.701
bctrl.bsampler.counter_dff_Q_28_D_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
bctrl.bsampler.counter_dff_Q_28_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
bctrl.bsampler.counter_dff_Q_26_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     3.254
bctrl.bsampler.counter_dff_Q_26_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.559
bctrl.bsampler.counter_dff_Q_24_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.559
bctrl.bsampler.counter_dff_Q_24_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.864
bctrl.bsampler.counter_dff_Q_23_D_LUT3_O_I1_LUT2_O.f_frag.FS[0] (F_FRAG)                        0.000     5.864
bctrl.bsampler.counter_dff_Q_23_D_LUT3_O_I1_LUT2_O.f_frag.FZ[0] (F_FRAG)                        0.612     6.476
bctrl.bsampler.counter_dff_Q_22_D_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     6.476
bctrl.bsampler.counter_dff_Q_22_D_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     7.782
bctrl.bsampler.counter_dff_Q_20_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     7.782
bctrl.bsampler.counter_dff_Q_20_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     9.087
bctrl.bsampler.counter_dff_Q_18_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     9.087
bctrl.bsampler.counter_dff_Q_18_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    10.392
bctrl.bsampler.counter_dff_Q_16_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000    10.392
bctrl.bsampler.counter_dff_Q_16_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    11.697
bctrl.bsampler.counter_dff_Q_15_D_LUT2_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000    11.697
bctrl.bsampler.counter_dff_Q_15_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462    13.160
bctrl.bsampler.counter_dff_Q_15_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000    13.160
bctrl.bsampler.counter_dff_Q_15_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305    14.465
bctrl.bsampler.counter_dff_Q_15.QD[0] (Q_FRAG)                                                  0.000    14.465
data arrival time                                                                                        14.465

clock bctrl.bsampler.mclk (rise edge)                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
bctrl.bsampler.counter_dff_Q_15.QCK[0] (Q_FRAG)                                                 0.000     0.000
clock uncertainty                                                                               0.000     0.000
cell setup time                                                                                 0.105     0.105
data required time                                                                                        0.105
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.105
data arrival time                                                                                       -14.465
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -14.359


#Path 18
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                                        0.000    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                         1.605    14.170
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50.QD[0] (Q_FRAG)                                                                                                         0.000    14.170
data arrival time                                                                                                                                                                         14.170

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_50.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                  0.105     0.105
data required time                                                                                                                                                                         0.105
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         0.105
data arrival time                                                                                                                                                                        -14.170
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -14.065


#Path 19
Startpoint: lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                         0.000     0.000
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6.QCK[0] (Q_FRAG)                                                                                0.000     0.000
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                               1.701     1.701
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 0.000     1.701
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_5_D_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.462     3.164
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I1_LUT2_O.f_frag.FS[0] (F_FRAG)                                  0.000     3.164
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I1_LUT2_O.f_frag.FZ[0] (F_FRAG)                                  0.612     3.775
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I1_LUT2_I1.f_frag.FS[0] (F_FRAG)                                 0.000     3.775
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4_D_LUT3_O_I2_mux4x0_Q_B_LUT3_O_I1_LUT2_I1.f_frag.FZ[0] (F_FRAG)                                 0.612     4.387
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.387
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.692
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 0.000     5.692
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_C_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.305     6.998
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_C_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     6.998
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_C_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     8.303
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_C_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                          0.000     8.303
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_C_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                           1.462     9.765
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           0.000     9.765
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.462    11.227
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q.t_frag.XB2[0] (T_FRAG)                                                    0.000    11.227
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                                     1.552    12.780
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                0.000    12.780
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                 1.305    14.085
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2.QD[0] (Q_FRAG)                                                                                 0.000    14.085
data arrival time                                                                                                                                 14.085

clock bctrl.bsampler.mclk (rise edge)                                                                                                    0.000     0.000
clock source latency                                                                                                                     0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                         0.000     0.000
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_2.QCK[0] (Q_FRAG)                                                                                0.000     0.000
clock uncertainty                                                                                                                        0.000     0.000
cell setup time                                                                                                                          0.105     0.105
data required time                                                                                                                                 0.105
--------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                 0.105
data arrival time                                                                                                                                -14.085
--------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                 -13.979


#Path 20
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_51.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_51_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                        0.000    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_51_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                         1.305    13.870
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_51.QD[0] (Q_FRAG)                                                                                                         0.000    13.870
data arrival time                                                                                                                                                                         13.870

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_51.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                  0.105     0.105
data required time                                                                                                                                                                         0.105
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         0.105
data arrival time                                                                                                                                                                        -13.870
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.765


#Path 21
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_63.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_63_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                        0.000    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_63_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                         1.305    13.870
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_63.QD[0] (Q_FRAG)                                                                                                         0.000    13.870
data arrival time                                                                                                                                                                         13.870

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_63.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                  0.105     0.105
data required time                                                                                                                                                                         0.105
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         0.105
data arrival time                                                                                                                                                                        -13.870
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.765


#Path 22
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_62.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_62_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                        0.000    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_62_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                         1.305    13.870
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_62.QD[0] (Q_FRAG)                                                                                                         0.000    13.870
data arrival time                                                                                                                                                                         13.870

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_62.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                  0.105     0.105
data required time                                                                                                                                                                         0.105
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         0.105
data arrival time                                                                                                                                                                        -13.870
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.765


#Path 23
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_61.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_61_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                        0.000    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_61_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                         1.305    13.870
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_61.QD[0] (Q_FRAG)                                                                                                         0.000    13.870
data arrival time                                                                                                                                                                         13.870

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_61.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                  0.105     0.105
data required time                                                                                                                                                                         0.105
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         0.105
data arrival time                                                                                                                                                                        -13.870
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.765


#Path 24
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_60.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_60_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                        0.000    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_60_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                         1.305    13.870
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_60.QD[0] (Q_FRAG)                                                                                                         0.000    13.870
data arrival time                                                                                                                                                                         13.870

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_60.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                  0.105     0.105
data required time                                                                                                                                                                         0.105
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         0.105
data arrival time                                                                                                                                                                        -13.870
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.765


#Path 25
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_58.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_58_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                        0.000    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_58_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                         1.305    13.870
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_58.QD[0] (Q_FRAG)                                                                                                         0.000    13.870
data arrival time                                                                                                                                                                         13.870

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_58.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                  0.105     0.105
data required time                                                                                                                                                                         0.105
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         0.105
data arrival time                                                                                                                                                                        -13.870
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.765


#Path 26
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_56.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_56_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                        0.000    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_56_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                         1.305    13.870
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_56.QD[0] (Q_FRAG)                                                                                                         0.000    13.870
data arrival time                                                                                                                                                                         13.870

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_56.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                  0.105     0.105
data required time                                                                                                                                                                         0.105
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         0.105
data arrival time                                                                                                                                                                        -13.870
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.765


#Path 27
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_55.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_55_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                        0.000    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_55_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                         1.305    13.870
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_55.QD[0] (Q_FRAG)                                                                                                         0.000    13.870
data arrival time                                                                                                                                                                         13.870

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_55.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                  0.105     0.105
data required time                                                                                                                                                                         0.105
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         0.105
data arrival time                                                                                                                                                                        -13.870
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.765


#Path 28
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_54.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_54_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                        0.000    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_54_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                         1.305    13.870
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_54.QD[0] (Q_FRAG)                                                                                                         0.000    13.870
data arrival time                                                                                                                                                                         13.870

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_54.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                  0.105     0.105
data required time                                                                                                                                                                         0.105
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         0.105
data arrival time                                                                                                                                                                        -13.870
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.765


#Path 29
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                        0.000    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                         1.305    13.870
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53.QD[0] (Q_FRAG)                                                                                                         0.000    13.870
data arrival time                                                                                                                                                                         13.870

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_53.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                  0.105     0.105
data required time                                                                                                                                                                         0.105
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         0.105
data arrival time                                                                                                                                                                        -13.870
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.765


#Path 30
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_52.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_52_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                        0.000    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_52_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                         1.305    13.870
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_52.QD[0] (Q_FRAG)                                                                                                         0.000    13.870
data arrival time                                                                                                                                                                         13.870

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_52.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                  0.105     0.105
data required time                                                                                                                                                                         0.105
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         0.105
data arrival time                                                                                                                                                                        -13.870
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.765


#Path 31
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.upCount_dffe_Q.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        0.000    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.462    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.upCount_dffe_Q_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                   0.000    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.upCount_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.462    13.103
lcd_disp_ctrl.lcd_ctrl.ctrl_data.upCount_dffe_Q.QEN[0] (Q_FRAG)                                                                                                    0.000    13.103
data arrival time                                                                                                                                                           13.103

clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.upCount_dffe_Q.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
clock uncertainty                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                   -0.591    -0.591
data required time                                                                                                                                                          -0.591
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                          -0.591
data arrival time                                                                                                                                                          -13.103
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -13.693


#Path 32
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_29.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_15.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_29.QCK[0] (Q_FRAG)                                                  0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_28_D_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                        0.000     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_28_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.552     3.254
lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     3.254
lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     4.559
lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.559
lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.864
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.864
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     7.170
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT2_I1.f_frag.FS[0] (F_FRAG)                        0.000     7.170
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT2_I1.f_frag.FZ[0] (F_FRAG)                        0.612     7.782
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1.f_frag.FS[0] (F_FRAG)                        0.000     7.782
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1.f_frag.FZ[0] (F_FRAG)                        0.612     8.393
lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     8.393
lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     9.699
lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     9.699
lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.004
lcd_disp_ctrl.clk_top.counter_dff_Q_15_D_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000    11.004
lcd_disp_ctrl.clk_top.counter_dff_Q_15_D_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    12.309
lcd_disp_ctrl.clk_top.counter_dff_Q_15_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                  0.000    12.309
lcd_disp_ctrl.clk_top.counter_dff_Q_15_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.462    13.771
lcd_disp_ctrl.clk_top.counter_dff_Q_15.QD[0] (Q_FRAG)                                                   0.000    13.771
data arrival time                                                                                                13.771

clock bctrl.bsampler.mclk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_15.QCK[0] (Q_FRAG)                                                  0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell setup time                                                                                         0.105     0.105
data required time                                                                                                0.105
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.105
data arrival time                                                                                               -13.771
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -13.666


#Path 33
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_29.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_14.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_29.QCK[0] (Q_FRAG)                                                  0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_28_D_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                        0.000     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_28_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.552     3.254
lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     3.254
lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     4.559
lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.559
lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.864
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.864
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     7.170
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT2_I1.f_frag.FS[0] (F_FRAG)                        0.000     7.170
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT2_I1.f_frag.FZ[0] (F_FRAG)                        0.612     7.782
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1.f_frag.FS[0] (F_FRAG)                        0.000     7.782
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1.f_frag.FZ[0] (F_FRAG)                        0.612     8.393
lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     8.393
lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     9.699
lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     9.699
lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.004
lcd_disp_ctrl.clk_top.counter_dff_Q_14_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000    11.004
lcd_disp_ctrl.clk_top.counter_dff_Q_14_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305    12.309
lcd_disp_ctrl.clk_top.counter_dff_Q_14_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                  0.000    12.309
lcd_disp_ctrl.clk_top.counter_dff_Q_14_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.462    13.771
lcd_disp_ctrl.clk_top.counter_dff_Q_14.QD[0] (Q_FRAG)                                                   0.000    13.771
data arrival time                                                                                                13.771

clock bctrl.bsampler.mclk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_14.QCK[0] (Q_FRAG)                                                  0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell setup time                                                                                         0.105     0.105
data required time                                                                                                0.105
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.105
data arrival time                                                                                               -13.771
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -13.666


#Path 34
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_29.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_11.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_29.QCK[0] (Q_FRAG)                                                 0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                1.701     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_28_D_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_28_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     3.254
lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.559
lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.559
lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.864
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     5.864
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     7.170
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT2_I1.f_frag.FS[0] (F_FRAG)                       0.000     7.170
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT2_I1.f_frag.FZ[0] (F_FRAG)                       0.612     7.782
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1.f_frag.FS[0] (F_FRAG)                       0.000     7.782
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1.f_frag.FZ[0] (F_FRAG)                       0.612     8.393
lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     8.393
lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     9.699
lcd_disp_ctrl.clk_top.counter_dff_Q_12_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       0.000     9.699
lcd_disp_ctrl.clk_top.counter_dff_Q_12_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    10.694
lcd_disp_ctrl.clk_top.counter_dff_Q_11_D_LUT3_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       0.000    10.694
lcd_disp_ctrl.clk_top.counter_dff_Q_11_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.462    12.156
lcd_disp_ctrl.clk_top.counter_dff_Q_11_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 0.000    12.156
lcd_disp_ctrl.clk_top.counter_dff_Q_11_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.462    13.618
lcd_disp_ctrl.clk_top.counter_dff_Q_11.QD[0] (Q_FRAG)                                                  0.000    13.618
data arrival time                                                                                               13.618

clock bctrl.bsampler.mclk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_11.QCK[0] (Q_FRAG)                                                 0.000     0.000
clock uncertainty                                                                                      0.000     0.000
cell setup time                                                                                        0.105     0.105
data required time                                                                                               0.105
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.105
data arrival time                                                                                              -13.618
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -13.513


#Path 35
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_29.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_10.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_29.QCK[0] (Q_FRAG)                                                 0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                1.701     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_28_D_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_28_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     3.254
lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.559
lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.559
lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.864
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     5.864
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     7.170
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT2_I1.f_frag.FS[0] (F_FRAG)                       0.000     7.170
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT2_I1.f_frag.FZ[0] (F_FRAG)                       0.612     7.782
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1.f_frag.FS[0] (F_FRAG)                       0.000     7.782
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1.f_frag.FZ[0] (F_FRAG)                       0.612     8.393
lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     8.393
lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     9.699
lcd_disp_ctrl.clk_top.counter_dff_Q_12_D_LUT3_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                       0.000     9.699
lcd_disp_ctrl.clk_top.counter_dff_Q_12_D_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.996    10.694
lcd_disp_ctrl.clk_top.counter_dff_Q_9_D_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000    10.694
lcd_disp_ctrl.clk_top.counter_dff_Q_9_D_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305    12.000
lcd_disp_ctrl.clk_top.counter_dff_Q_10_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 0.000    12.000
lcd_disp_ctrl.clk_top.counter_dff_Q_10_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.462    13.462
lcd_disp_ctrl.clk_top.counter_dff_Q_10.QD[0] (Q_FRAG)                                                  0.000    13.462
data arrival time                                                                                               13.462

clock bctrl.bsampler.mclk (rise edge)                                                                  0.000     0.000
clock source latency                                                                                   0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                       0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_10.QCK[0] (Q_FRAG)                                                 0.000     0.000
clock uncertainty                                                                                      0.000     0.000
cell setup time                                                                                        0.105     0.105
data required time                                                                                               0.105
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               0.105
data arrival time                                                                                              -13.462
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -13.356


#Path 36
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_9.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                               0.000     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.462     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               0.000     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.305     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           0.000     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.462     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                 0.000     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.581    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_9_D_LUT4_O.c_frag.TA2[0] (C_FRAG)                                                                                     0.000    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_9_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                                      1.705    13.433
lcd_disp_ctrl.clk_top.counter_dff_Q_9.QD[0] (Q_FRAG)                                                                                                      0.000    13.433
data arrival time                                                                                                                                                  13.433

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_9.QCK[0] (Q_FRAG)                                                                                                     0.000     0.000
clock uncertainty                                                                                                                                         0.000     0.000
cell setup time                                                                                                                                           0.105     0.105
data required time                                                                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  0.105
data arrival time                                                                                                                                                 -13.433
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -13.328


#Path 37
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_9.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_9.QEN[0] (Q_FRAG)                                                                                                         0.000    12.565
data arrival time                                                                                                                                                                         12.565

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_9.QCK[0] (Q_FRAG)                                                                                                         0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                 -0.591    -0.591
data required time                                                                                                                                                                        -0.591
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.591
data arrival time                                                                                                                                                                        -12.565
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.156


#Path 38
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_8.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_8.QEN[0] (Q_FRAG)                                                                                                         0.000    12.565
data arrival time                                                                                                                                                                         12.565

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_8.QCK[0] (Q_FRAG)                                                                                                         0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                 -0.591    -0.591
data required time                                                                                                                                                                        -0.591
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.591
data arrival time                                                                                                                                                                        -12.565
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.156


#Path 39
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_1.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_1.QEN[0] (Q_FRAG)                                                                                                         0.000    12.565
data arrival time                                                                                                                                                                         12.565

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_1.QCK[0] (Q_FRAG)                                                                                                         0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                 -0.591    -0.591
data required time                                                                                                                                                                        -0.591
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.591
data arrival time                                                                                                                                                                        -12.565
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.156


#Path 40
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_7.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_7.QEN[0] (Q_FRAG)                                                                                                         0.000    12.565
data arrival time                                                                                                                                                                         12.565

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_7.QCK[0] (Q_FRAG)                                                                                                         0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                 -0.591    -0.591
data required time                                                                                                                                                                        -0.591
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.591
data arrival time                                                                                                                                                                        -12.565
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.156


#Path 41
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_6.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_6.QEN[0] (Q_FRAG)                                                                                                         0.000    12.565
data arrival time                                                                                                                                                                         12.565

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_6.QCK[0] (Q_FRAG)                                                                                                         0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                 -0.591    -0.591
data required time                                                                                                                                                                        -0.591
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.591
data arrival time                                                                                                                                                                        -12.565
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.156


#Path 42
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_5.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_5.QEN[0] (Q_FRAG)                                                                                                         0.000    12.565
data arrival time                                                                                                                                                                         12.565

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_5.QCK[0] (Q_FRAG)                                                                                                         0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                 -0.591    -0.591
data required time                                                                                                                                                                        -0.591
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.591
data arrival time                                                                                                                                                                        -12.565
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.156


#Path 43
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_4.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_4.QEN[0] (Q_FRAG)                                                                                                         0.000    12.565
data arrival time                                                                                                                                                                         12.565

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_4.QCK[0] (Q_FRAG)                                                                                                         0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                 -0.591    -0.591
data required time                                                                                                                                                                        -0.591
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.591
data arrival time                                                                                                                                                                        -12.565
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.156


#Path 44
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_3.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_3.QEN[0] (Q_FRAG)                                                                                                         0.000    12.565
data arrival time                                                                                                                                                                         12.565

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_3.QCK[0] (Q_FRAG)                                                                                                         0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                 -0.591    -0.591
data required time                                                                                                                                                                        -0.591
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.591
data arrival time                                                                                                                                                                        -12.565
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.156


#Path 45
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_2.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_2.QEN[0] (Q_FRAG)                                                                                                         0.000    12.565
data arrival time                                                                                                                                                                         12.565

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_2.QCK[0] (Q_FRAG)                                                                                                         0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                 -0.591    -0.591
data required time                                                                                                                                                                        -0.591
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.591
data arrival time                                                                                                                                                                        -12.565
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.156


#Path 46
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_16.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_16.QEN[0] (Q_FRAG)                                                                                                        0.000    12.565
data arrival time                                                                                                                                                                         12.565

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_16.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                 -0.591    -0.591
data required time                                                                                                                                                                        -0.591
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.591
data arrival time                                                                                                                                                                        -12.565
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.156


#Path 47
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_15.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_15.QEN[0] (Q_FRAG)                                                                                                        0.000    12.565
data arrival time                                                                                                                                                                         12.565

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_15.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                 -0.591    -0.591
data required time                                                                                                                                                                        -0.591
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.591
data arrival time                                                                                                                                                                        -12.565
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.156


#Path 48
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_14.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_14.QEN[0] (Q_FRAG)                                                                                                        0.000    12.565
data arrival time                                                                                                                                                                         12.565

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_14.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                 -0.591    -0.591
data required time                                                                                                                                                                        -0.591
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.591
data arrival time                                                                                                                                                                        -12.565
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.156


#Path 49
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_13.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_13.QEN[0] (Q_FRAG)                                                                                                        0.000    12.565
data arrival time                                                                                                                                                                         12.565

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_13.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                 -0.591    -0.591
data required time                                                                                                                                                                        -0.591
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.591
data arrival time                                                                                                                                                                        -12.565
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.156


#Path 50
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_12.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_12.QEN[0] (Q_FRAG)                                                                                                        0.000    12.565
data arrival time                                                                                                                                                                         12.565

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_12.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                 -0.591    -0.591
data required time                                                                                                                                                                        -0.591
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.591
data arrival time                                                                                                                                                                        -12.565
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.156


#Path 51
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_11.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_11.QEN[0] (Q_FRAG)                                                                                                        0.000    12.565
data arrival time                                                                                                                                                                         12.565

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_11.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                 -0.591    -0.591
data required time                                                                                                                                                                        -0.591
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.591
data arrival time                                                                                                                                                                        -12.565
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.156


#Path 52
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_10.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_10.QEN[0] (Q_FRAG)                                                                                                        0.000    12.565
data arrival time                                                                                                                                                                         12.565

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q_10.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                 -0.591    -0.591
data required time                                                                                                                                                                        -0.591
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.591
data arrival time                                                                                                                                                                        -12.565
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.156


#Path 53
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q.QEN[0] (Q_FRAG)                                                                                                           0.000    12.565
data arrival time                                                                                                                                                                         12.565

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.ms_counter_dffe_Q.QCK[0] (Q_FRAG)                                                                                                           0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                 -0.591    -0.591
data required time                                                                                                                                                                        -0.591
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.591
data arrival time                                                                                                                                                                        -12.565
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.156


#Path 54
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_50.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        0.000    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.462    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_50_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                              0.000    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_50_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                               1.605    13.246
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_50.QD[0] (Q_FRAG)                                                                                               0.000    13.246
data arrival time                                                                                                                                                           13.246

clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_50.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                    0.105     0.105
data required time                                                                                                                                                           0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                           0.105
data arrival time                                                                                                                                                          -13.246
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -13.141


#Path 55
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_57.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_57_D_LUT2_O.f_frag.FS[0] (F_FRAG)                                                                                         0.000    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_57_D_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                         0.612    13.177
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_57.QD[0] (Q_FRAG)                                                                                                         0.000    13.177
data arrival time                                                                                                                                                                         13.177

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_57.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                  0.105     0.105
data required time                                                                                                                                                                         0.105
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         0.105
data arrival time                                                                                                                                                                        -13.177
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.071


#Path 56
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_59.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                                  0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                                   1.462    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_59_D_LUT2_O.f_frag.FS[0] (F_FRAG)                                                                                         0.000    12.565
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_59_D_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                         0.612    13.177
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_59.QD[0] (Q_FRAG)                                                                                                         0.000    13.177
data arrival time                                                                                                                                                                         13.177

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_59.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                  0.105     0.105
data required time                                                                                                                                                                         0.105
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         0.105
data arrival time                                                                                                                                                                        -13.177
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -13.071


#Path 57
Startpoint: bctrl.bsampler.counter_dff_Q_29.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : bctrl.bsampler.counter_dff_Q_17.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
bctrl.bsampler.counter_dff_Q_29.QCK[0] (Q_FRAG)                                                 0.000     0.000
bctrl.bsampler.counter_dff_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                1.701     1.701
bctrl.bsampler.counter_dff_Q_28_D_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
bctrl.bsampler.counter_dff_Q_28_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
bctrl.bsampler.counter_dff_Q_26_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     3.254
bctrl.bsampler.counter_dff_Q_26_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.559
bctrl.bsampler.counter_dff_Q_24_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.559
bctrl.bsampler.counter_dff_Q_24_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.864
bctrl.bsampler.counter_dff_Q_23_D_LUT3_O_I1_LUT2_O.f_frag.FS[0] (F_FRAG)                        0.000     5.864
bctrl.bsampler.counter_dff_Q_23_D_LUT3_O_I1_LUT2_O.f_frag.FZ[0] (F_FRAG)                        0.612     6.476
bctrl.bsampler.counter_dff_Q_22_D_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     6.476
bctrl.bsampler.counter_dff_Q_22_D_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     7.782
bctrl.bsampler.counter_dff_Q_20_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     7.782
bctrl.bsampler.counter_dff_Q_20_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     9.087
bctrl.bsampler.counter_dff_Q_18_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     9.087
bctrl.bsampler.counter_dff_Q_18_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    10.392
bctrl.bsampler.counter_dff_Q_17_D_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000    10.392
bctrl.bsampler.counter_dff_Q_17_D_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305    11.697
bctrl.bsampler.counter_dff_Q_17_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 0.000    11.697
bctrl.bsampler.counter_dff_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.462    13.160
bctrl.bsampler.counter_dff_Q_17.QD[0] (Q_FRAG)                                                  0.000    13.160
data arrival time                                                                                        13.160

clock bctrl.bsampler.mclk (rise edge)                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
bctrl.bsampler.counter_dff_Q_17.QCK[0] (Q_FRAG)                                                 0.000     0.000
clock uncertainty                                                                               0.000     0.000
cell setup time                                                                                 0.105     0.105
data required time                                                                                        0.105
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.105
data arrival time                                                                                       -13.160
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -13.054


#Path 58
Startpoint: bctrl.bsampler.counter_dff_Q_29.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : bctrl.bsampler.counter_dff_Q_16.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
bctrl.bsampler.counter_dff_Q_29.QCK[0] (Q_FRAG)                                                 0.000     0.000
bctrl.bsampler.counter_dff_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                1.701     1.701
bctrl.bsampler.counter_dff_Q_28_D_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                       0.000     1.701
bctrl.bsampler.counter_dff_Q_28_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.552     3.254
bctrl.bsampler.counter_dff_Q_26_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     3.254
bctrl.bsampler.counter_dff_Q_26_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.559
bctrl.bsampler.counter_dff_Q_24_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.559
bctrl.bsampler.counter_dff_Q_24_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.864
bctrl.bsampler.counter_dff_Q_23_D_LUT3_O_I1_LUT2_O.f_frag.FS[0] (F_FRAG)                        0.000     5.864
bctrl.bsampler.counter_dff_Q_23_D_LUT3_O_I1_LUT2_O.f_frag.FZ[0] (F_FRAG)                        0.612     6.476
bctrl.bsampler.counter_dff_Q_22_D_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     6.476
bctrl.bsampler.counter_dff_Q_22_D_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     7.782
bctrl.bsampler.counter_dff_Q_20_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     7.782
bctrl.bsampler.counter_dff_Q_20_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     9.087
bctrl.bsampler.counter_dff_Q_18_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     9.087
bctrl.bsampler.counter_dff_Q_18_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    10.392
bctrl.bsampler.counter_dff_Q_16_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000    10.392
bctrl.bsampler.counter_dff_Q_16_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305    11.697
bctrl.bsampler.counter_dff_Q_16_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 0.000    11.697
bctrl.bsampler.counter_dff_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.462    13.160
bctrl.bsampler.counter_dff_Q_16.QD[0] (Q_FRAG)                                                  0.000    13.160
data arrival time                                                                                        13.160

clock bctrl.bsampler.mclk (rise edge)                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                0.000     0.000
bctrl.bsampler.counter_dff_Q_16.QCK[0] (Q_FRAG)                                                 0.000     0.000
clock uncertainty                                                                               0.000     0.000
cell setup time                                                                                 0.105     0.105
data required time                                                                                        0.105
---------------------------------------------------------------------------------------------------------------
data required time                                                                                        0.105
data arrival time                                                                                       -13.160
---------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                        -13.054


#Path 59
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_29.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_13.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_29.QCK[0] (Q_FRAG)                                                  0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_28_D_LUT3_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                        0.000     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_28_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.552     3.254
lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     3.254
lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     4.559
lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     4.559
lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     5.864
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.864
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     7.170
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT2_I1.f_frag.FS[0] (F_FRAG)                        0.000     7.170
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O_I1_LUT2_I1.f_frag.FZ[0] (F_FRAG)                        0.612     7.782
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1.f_frag.FS[0] (F_FRAG)                        0.000     7.782
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1.f_frag.FZ[0] (F_FRAG)                        0.612     8.393
lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     8.393
lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     9.699
lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000     9.699
lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O_I1_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.004
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O.f_frag.FS[0] (F_FRAG)                         0.000    11.004
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O.f_frag.FZ[0] (F_FRAG)                         0.612    11.616
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                  0.000    11.616
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.462    13.078
lcd_disp_ctrl.clk_top.counter_dff_Q_13.QD[0] (Q_FRAG)                                                   0.000    13.078
data arrival time                                                                                                13.078

clock bctrl.bsampler.mclk (rise edge)                                                                   0.000     0.000
clock source latency                                                                                    0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                        0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_13.QCK[0] (Q_FRAG)                                                  0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell setup time                                                                                         0.105     0.105
data required time                                                                                                0.105
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                                0.105
data arrival time                                                                                               -13.078
-----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -12.972


#Path 60
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_17.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                               0.000     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.462     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               0.000     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.305     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           0.000     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.462     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                 0.000     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.581    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                    0.000    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_17_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    13.033
lcd_disp_ctrl.clk_top.counter_dff_Q_17.QD[0] (Q_FRAG)                                                                                                     0.000    13.033
data arrival time                                                                                                                                                  13.033

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_17.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
clock uncertainty                                                                                                                                         0.000     0.000
cell setup time                                                                                                                                           0.105     0.105
data required time                                                                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  0.105
data arrival time                                                                                                                                                 -13.033
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -12.928


#Path 61
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_20.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                               0.000     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.462     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               0.000     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.305     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           0.000     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.462     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                 0.000     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.581    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_20_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                    0.000    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_20_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    13.033
lcd_disp_ctrl.clk_top.counter_dff_Q_20.QD[0] (Q_FRAG)                                                                                                     0.000    13.033
data arrival time                                                                                                                                                  13.033

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
clock uncertainty                                                                                                                                         0.000     0.000
cell setup time                                                                                                                                           0.105     0.105
data required time                                                                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  0.105
data arrival time                                                                                                                                                 -13.033
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -12.928


#Path 62
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_21.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                               0.000     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.462     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               0.000     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.305     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           0.000     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.462     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                 0.000     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.581    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                    0.000    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    13.033
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QD[0] (Q_FRAG)                                                                                                     0.000    13.033
data arrival time                                                                                                                                                  13.033

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
clock uncertainty                                                                                                                                         0.000     0.000
cell setup time                                                                                                                                           0.105     0.105
data required time                                                                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  0.105
data arrival time                                                                                                                                                 -13.033
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -12.928


#Path 63
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_22.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                               0.000     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.462     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               0.000     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.305     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           0.000     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.462     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                 0.000     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.581    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                    0.000    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_22_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    13.033
lcd_disp_ctrl.clk_top.counter_dff_Q_22.QD[0] (Q_FRAG)                                                                                                     0.000    13.033
data arrival time                                                                                                                                                  13.033

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_22.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
clock uncertainty                                                                                                                                         0.000     0.000
cell setup time                                                                                                                                           0.105     0.105
data required time                                                                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  0.105
data arrival time                                                                                                                                                 -13.033
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -12.928


#Path 64
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_23.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                               0.000     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.462     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               0.000     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.305     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           0.000     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.462     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                 0.000     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.581    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_23_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                    0.000    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_23_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    13.033
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QD[0] (Q_FRAG)                                                                                                     0.000    13.033
data arrival time                                                                                                                                                  13.033

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
clock uncertainty                                                                                                                                         0.000     0.000
cell setup time                                                                                                                                           0.105     0.105
data required time                                                                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  0.105
data arrival time                                                                                                                                                 -13.033
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -12.928


#Path 65
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_24.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                               0.000     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.462     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               0.000     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.305     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           0.000     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.462     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                 0.000     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.581    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                    0.000    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_24_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    13.033
lcd_disp_ctrl.clk_top.counter_dff_Q_24.QD[0] (Q_FRAG)                                                                                                     0.000    13.033
data arrival time                                                                                                                                                  13.033

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
clock uncertainty                                                                                                                                         0.000     0.000
cell setup time                                                                                                                                           0.105     0.105
data required time                                                                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  0.105
data arrival time                                                                                                                                                 -13.033
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -12.928


#Path 66
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_25.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                               0.000     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.462     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               0.000     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.305     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           0.000     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.462     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                 0.000     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.581    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_25_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                    0.000    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_25_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    13.033
lcd_disp_ctrl.clk_top.counter_dff_Q_25.QD[0] (Q_FRAG)                                                                                                     0.000    13.033
data arrival time                                                                                                                                                  13.033

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_25.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
clock uncertainty                                                                                                                                         0.000     0.000
cell setup time                                                                                                                                           0.105     0.105
data required time                                                                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  0.105
data arrival time                                                                                                                                                 -13.033
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -12.928


#Path 67
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_26.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                               0.000     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.462     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               0.000     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.305     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           0.000     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.462     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                 0.000     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.581    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                    0.000    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_26_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    13.033
lcd_disp_ctrl.clk_top.counter_dff_Q_26.QD[0] (Q_FRAG)                                                                                                     0.000    13.033
data arrival time                                                                                                                                                  13.033

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
clock uncertainty                                                                                                                                         0.000     0.000
cell setup time                                                                                                                                           0.105     0.105
data required time                                                                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  0.105
data arrival time                                                                                                                                                 -13.033
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -12.928


#Path 68
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_28.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                               0.000     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.462     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               0.000     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.305     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           0.000     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.462     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                 0.000     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.581    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_28_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                    0.000    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_28_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    13.033
lcd_disp_ctrl.clk_top.counter_dff_Q_28.QD[0] (Q_FRAG)                                                                                                     0.000    13.033
data arrival time                                                                                                                                                  13.033

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_28.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
clock uncertainty                                                                                                                                         0.000     0.000
cell setup time                                                                                                                                           0.105     0.105
data required time                                                                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  0.105
data arrival time                                                                                                                                                 -13.033
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -12.928


#Path 69
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_29.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                               0.000     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.462     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               0.000     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.305     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           0.000     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.462     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                 0.000     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.581    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_29_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                    0.000    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_29_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    13.033
lcd_disp_ctrl.clk_top.counter_dff_Q_29.QD[0] (Q_FRAG)                                                                                                     0.000    13.033
data arrival time                                                                                                                                                  13.033

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_29.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
clock uncertainty                                                                                                                                         0.000     0.000
cell setup time                                                                                                                                           0.105     0.105
data required time                                                                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  0.105
data arrival time                                                                                                                                                 -13.033
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -12.928


#Path 70
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_30.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                               0.000     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.462     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               0.000     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.305     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           0.000     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.462     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                 0.000     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.581    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_30_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                    0.000    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_30_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    13.033
lcd_disp_ctrl.clk_top.counter_dff_Q_30.QD[0] (Q_FRAG)                                                                                                     0.000    13.033
data arrival time                                                                                                                                                  13.033

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
clock uncertainty                                                                                                                                         0.000     0.000
cell setup time                                                                                                                                           0.105     0.105
data required time                                                                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  0.105
data arrival time                                                                                                                                                 -13.033
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -12.928


#Path 71
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_31.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                               0.000     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.462     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               0.000     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.305     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           0.000     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.462     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                 0.000     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.581    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_31_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                                    0.000    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_31_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    13.033
lcd_disp_ctrl.clk_top.counter_dff_Q_31.QD[0] (Q_FRAG)                                                                                                     0.000    13.033
data arrival time                                                                                                                                                  13.033

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_31.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
clock uncertainty                                                                                                                                         0.000     0.000
cell setup time                                                                                                                                           0.105     0.105
data required time                                                                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  0.105
data arrival time                                                                                                                                                 -13.033
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -12.928


#Path 72
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_18.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                               0.000     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.462     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               0.000     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.305     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           0.000     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.462     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                 0.000     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.581    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_18_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                    0.000    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_18_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    13.033
lcd_disp_ctrl.clk_top.counter_dff_Q_18.QD[0] (Q_FRAG)                                                                                                     0.000    13.033
data arrival time                                                                                                                                                  13.033

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_18.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
clock uncertainty                                                                                                                                         0.000     0.000
cell setup time                                                                                                                                           0.105     0.105
data required time                                                                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  0.105
data arrival time                                                                                                                                                 -13.033
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -12.928


#Path 73
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_12.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                               0.000     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.462     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               0.000     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.305     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           0.000     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.462     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                 0.000     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.581    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_12_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                    0.000    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_12_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    13.033
lcd_disp_ctrl.clk_top.counter_dff_Q_12.QD[0] (Q_FRAG)                                                                                                     0.000    13.033
data arrival time                                                                                                                                                  13.033

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_12.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
clock uncertainty                                                                                                                                         0.000     0.000
cell setup time                                                                                                                                           0.105     0.105
data required time                                                                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  0.105
data arrival time                                                                                                                                                 -13.033
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -12.928


#Path 74
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_16.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                               0.000     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.462     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               0.000     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.305     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           0.000     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.462     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                 0.000     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.581    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_16_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                    0.000    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_16_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    13.033
lcd_disp_ctrl.clk_top.counter_dff_Q_16.QD[0] (Q_FRAG)                                                                                                     0.000    13.033
data arrival time                                                                                                                                                  13.033

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_16.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
clock uncertainty                                                                                                                                         0.000     0.000
cell setup time                                                                                                                                           0.105     0.105
data required time                                                                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  0.105
data arrival time                                                                                                                                                 -13.033
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -12.928


#Path 75
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_19.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                               0.000     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.462     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               0.000     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.305     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           0.000     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.462     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                 0.000     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.581    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_19_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                    0.000    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_19_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                     1.305    13.033
lcd_disp_ctrl.clk_top.counter_dff_Q_19.QD[0] (Q_FRAG)                                                                                                     0.000    13.033
data arrival time                                                                                                                                                  13.033

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_19.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
clock uncertainty                                                                                                                                         0.000     0.000
cell setup time                                                                                                                                           0.105     0.105
data required time                                                                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  0.105
data arrival time                                                                                                                                                 -13.033
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -12.928


#Path 76
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_60.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        0.000    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.462    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_60_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                              0.000    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_60_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                               1.305    12.946
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_60.QD[0] (Q_FRAG)                                                                                               0.000    12.946
data arrival time                                                                                                                                                           12.946

clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_60.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                    0.105     0.105
data required time                                                                                                                                                           0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                           0.105
data arrival time                                                                                                                                                          -12.946
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -12.840


#Path 77
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_61.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        0.000    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.462    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_61_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                              0.000    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_61_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                               1.305    12.946
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_61.QD[0] (Q_FRAG)                                                                                               0.000    12.946
data arrival time                                                                                                                                                           12.946

clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_61.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                    0.105     0.105
data required time                                                                                                                                                           0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                           0.105
data arrival time                                                                                                                                                          -12.946
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -12.840


#Path 78
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_55.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        0.000    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.462    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_55_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                              0.000    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_55_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                               1.305    12.946
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_55.QD[0] (Q_FRAG)                                                                                               0.000    12.946
data arrival time                                                                                                                                                           12.946

clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_55.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                    0.105     0.105
data required time                                                                                                                                                           0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                           0.105
data arrival time                                                                                                                                                          -12.946
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -12.840


#Path 79
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_62.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        0.000    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.462    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_62_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                              0.000    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_62_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                               1.305    12.946
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_62.QD[0] (Q_FRAG)                                                                                               0.000    12.946
data arrival time                                                                                                                                                           12.946

clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_62.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                    0.105     0.105
data required time                                                                                                                                                           0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                           0.105
data arrival time                                                                                                                                                          -12.946
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -12.840


#Path 80
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_63.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        0.000    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.462    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_63_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                              0.000    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_63_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                               1.305    12.946
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_63.QD[0] (Q_FRAG)                                                                                               0.000    12.946
data arrival time                                                                                                                                                           12.946

clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_63.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                    0.105     0.105
data required time                                                                                                                                                           0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                           0.105
data arrival time                                                                                                                                                          -12.946
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -12.840


#Path 81
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_52.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        0.000    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.462    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_52_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                              0.000    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_52_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                               1.305    12.946
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_52.QD[0] (Q_FRAG)                                                                                               0.000    12.946
data arrival time                                                                                                                                                           12.946

clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_52.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                    0.105     0.105
data required time                                                                                                                                                           0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                           0.105
data arrival time                                                                                                                                                          -12.946
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -12.840


#Path 82
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_59.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        0.000    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.462    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_59_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                              0.000    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_59_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                               1.305    12.946
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_59.QD[0] (Q_FRAG)                                                                                               0.000    12.946
data arrival time                                                                                                                                                           12.946

clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_59.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                    0.105     0.105
data required time                                                                                                                                                           0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                           0.105
data arrival time                                                                                                                                                          -12.946
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -12.840


#Path 83
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_58.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        0.000    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.462    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_58_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                              0.000    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_58_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                               1.305    12.946
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_58.QD[0] (Q_FRAG)                                                                                               0.000    12.946
data arrival time                                                                                                                                                           12.946

clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_58.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                    0.105     0.105
data required time                                                                                                                                                           0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                           0.105
data arrival time                                                                                                                                                          -12.946
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -12.840


#Path 84
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_57.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        0.000    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.462    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_57_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                              0.000    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_57_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                               1.305    12.946
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_57.QD[0] (Q_FRAG)                                                                                               0.000    12.946
data arrival time                                                                                                                                                           12.946

clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_57.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                    0.105     0.105
data required time                                                                                                                                                           0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                           0.105
data arrival time                                                                                                                                                          -12.946
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -12.840


#Path 85
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_56.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        0.000    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.462    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_56_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                              0.000    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_56_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                               1.305    12.946
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_56.QD[0] (Q_FRAG)                                                                                               0.000    12.946
data arrival time                                                                                                                                                           12.946

clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_56.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                    0.105     0.105
data required time                                                                                                                                                           0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                           0.105
data arrival time                                                                                                                                                          -12.946
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -12.840


#Path 86
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_51.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        0.000    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.462    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_51_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                              0.000    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_51_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                               1.305    12.946
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_51.QD[0] (Q_FRAG)                                                                                               0.000    12.946
data arrival time                                                                                                                                                           12.946

clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_51.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                    0.105     0.105
data required time                                                                                                                                                           0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                           0.105
data arrival time                                                                                                                                                          -12.946
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -12.840


#Path 87
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_54.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        0.000    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.462    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_54_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                              0.000    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_54_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                               1.305    12.946
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_54.QD[0] (Q_FRAG)                                                                                               0.000    12.946
data arrival time                                                                                                                                                           12.946

clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_54.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                    0.105     0.105
data required time                                                                                                                                                           0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                           0.105
data arrival time                                                                                                                                                          -12.946
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -12.840


#Path 88
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        0.000    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.462    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                              0.000    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                               1.305    12.946
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53.QD[0] (Q_FRAG)                                                                                               0.000    12.946
data arrival time                                                                                                                                                           12.946

clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_53.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                    0.105     0.105
data required time                                                                                                                                                           0.105
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                           0.105
data arrival time                                                                                                                                                          -12.946
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -12.840


#Path 89
Startpoint: lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                           0.000     0.000
clock source latency                                                                                                                                            0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                0.000     0.000
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4.QCK[0] (Q_FRAG)                                                                                                       0.000     0.000
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                                      1.701     1.701
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                    0.000     1.701
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                     1.462     3.164
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                   0.000     3.164
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                    1.605     4.769
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_1.t_frag.XAB[0] (T_FRAG)                       0.000     4.769
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_3_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_I0_O_LUT3_I2_1.t_frag.XZ[0] (T_FRAG)                        1.305     6.074
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_C_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                  0.000     6.074
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_C_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                   1.305     7.380
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_C_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                                                 0.000     7.380
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_C_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                                  1.462     8.842
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                  0.000     8.842
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                   1.462    10.304
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q.mux1.f_frag.F2[0] (F_FRAG)                                                                       0.000    10.304
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q.mux1.f_frag.FZ[0] (F_FRAG)                                                                       0.523    10.827
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q.mux2.f_frag.F2[0] (F_FRAG)                                                                       0.000    10.827
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O_I2_mux4x0_Q.mux2.f_frag.FZ[0] (F_FRAG)                                                                       0.523    11.351
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                       0.000    11.351
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                        1.305    12.656
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7.QD[0] (Q_FRAG)                                                                                                        0.000    12.656
data arrival time                                                                                                                                                        12.656

clock bctrl.bsampler.mclk (rise edge)                                                                                                                           0.000     0.000
clock source latency                                                                                                                                            0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                0.000     0.000
lcd_disp_ctrl.clk_top.d5.day_reg_dffe_Q_7.QCK[0] (Q_FRAG)                                                                                                       0.000     0.000
clock uncertainty                                                                                                                                               0.000     0.000
cell setup time                                                                                                                                                 0.105     0.105
data required time                                                                                                                                                        0.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                        0.105
data arrival time                                                                                                                                                       -12.656
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                        -12.551


#Path 90
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_1.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_ins.upCount_dffe_Q.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                              0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                  0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_1.QCK[0] (Q_FRAG)                                                                                               0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.clk_counter_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                                                              1.701     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.f_frag.FS[0] (F_FRAG)                                                      0.000     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                      0.612     6.874
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     6.874
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.180
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                                         0.000     8.180
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.605     9.785
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.f_frag.FS[0] (F_FRAG)                                                                         0.000     9.785
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.f_frag.FZ[0] (F_FRAG)                                                                         0.612    10.397
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.upCount_dffe_Q_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                                                   0.000    10.397
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.upCount_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                                    1.462    11.859
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.upCount_dffe_Q.QEN[0] (Q_FRAG)                                                                                                    0.000    11.859
data arrival time                                                                                                                                                          11.859

clock bctrl.bsampler.mclk (rise edge)                                                                                                                             0.000     0.000
clock source latency                                                                                                                                              0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                  0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_ins.upCount_dffe_Q.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
clock uncertainty                                                                                                                                                 0.000     0.000
cell setup time                                                                                                                                                  -0.591    -0.591
data required time                                                                                                                                                         -0.591
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                         -0.591
data arrival time                                                                                                                                                         -11.859
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                          -12.450


#Path 91
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.clk1_dffe_Q.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                               0.000     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.462     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               0.000     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.305     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           0.000     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.462     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                 0.000     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.581    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.728
lcd_disp_ctrl.clk_top.clk1_dffe_Q.QEN[0] (Q_FRAG)                                                                                                         0.000    11.728
data arrival time                                                                                                                                                  11.728

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.clk1_dffe_Q.QCK[0] (Q_FRAG)                                                                                                         0.000     0.000
clock uncertainty                                                                                                                                         0.000     0.000
cell setup time                                                                                                                                          -0.591    -0.591
data required time                                                                                                                                                 -0.591
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                 -0.591
data arrival time                                                                                                                                                 -11.728
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -12.319


#Path 92
Startpoint: lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QCK[0] (Q_FRAG)                                                                                                        0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.clk_counter_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                                       1.701     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.549     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                                         0.000     9.117
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                          1.462    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.F1[0] (F_FRAG)                                                                                    0.000    10.579
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                    0.523    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                             0.000    11.103
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                              1.305    12.408
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q.QD[0] (Q_FRAG)                                                                                                              0.000    12.408
data arrival time                                                                                                                                                                         12.408

clock bctrl.bsampler.mclk (rise edge)                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                                 0.000     0.000
lcd_disp_ctrl.lcd_ctrl.init_ctrl_ins.interrupt_dff_Q.QCK[0] (Q_FRAG)                                                                                                             0.000     0.000
clock uncertainty                                                                                                                                                                0.000     0.000
cell setup time                                                                                                                                                                  0.105     0.105
data required time                                                                                                                                                                         0.105
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         0.105
data arrival time                                                                                                                                                                        -12.408
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                         -12.303


#Path 93
Startpoint: lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.clk_top.counter_dff_Q_27.QD[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                                   1.701     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                               0.000     1.701
lcd_disp_ctrl.clk_top.counter_dff_Q_21_D_LUT3_O_I1_LUT2_I1_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                1.462     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                     0.000     3.164
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.605     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                                               0.000     4.769
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                                1.305     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.074
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XSL[0] (T_FRAG)                                           0.000     7.380
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.462     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XB1[0] (T_FRAG)                                 0.000     8.842
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.581    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XAB[0] (T_FRAG)                       0.000    10.423
lcd_disp_ctrl.clk_top.counter_dff_Q_13_D_LUT3_O_I1_LUT2_O_I0_LUT3_I0_O_LUT3_I2_O_LUT3_I1_O_LUT3_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.305    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_27_D_LUT2_O.f_frag.FS[0] (F_FRAG)                                                                                     0.000    11.728
lcd_disp_ctrl.clk_top.counter_dff_Q_27_D_LUT2_O.f_frag.FZ[0] (F_FRAG)                                                                                     0.612    12.340
lcd_disp_ctrl.clk_top.counter_dff_Q_27.QD[0] (Q_FRAG)                                                                                                     0.000    12.340
data arrival time                                                                                                                                                  12.340

clock bctrl.bsampler.mclk (rise edge)                                                                                                                     0.000     0.000
clock source latency                                                                                                                                      0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                          0.000     0.000
lcd_disp_ctrl.clk_top.counter_dff_Q_27.QCK[0] (Q_FRAG)                                                                                                    0.000     0.000
clock uncertainty                                                                                                                                         0.000     0.000
cell setup time                                                                                                                                           0.105     0.105
data required time                                                                                                                                                  0.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                  0.105
data arrival time                                                                                                                                                 -12.340
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                  -12.234


#Path 94
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_12.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        0.000    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.462    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_12.QEN[0] (Q_FRAG)                                                                                              0.000    11.640
data arrival time                                                                                                                                                           11.640

clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_12.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                   -0.591    -0.591
data required time                                                                                                                                                          -0.591
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                          -0.591
data arrival time                                                                                                                                                          -11.640
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -12.231


#Path 95
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        0.000    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.462    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q.QEN[0] (Q_FRAG)                                                                                                 0.000    11.640
data arrival time                                                                                                                                                           11.640

clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q.QCK[0] (Q_FRAG)                                                                                                 0.000     0.000
clock uncertainty                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                   -0.591    -0.591
data required time                                                                                                                                                          -0.591
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                          -0.591
data arrival time                                                                                                                                                          -11.640
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -12.231


#Path 96
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_1.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        0.000    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.462    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_1.QEN[0] (Q_FRAG)                                                                                               0.000    11.640
data arrival time                                                                                                                                                           11.640

clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_1.QCK[0] (Q_FRAG)                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                   -0.591    -0.591
data required time                                                                                                                                                          -0.591
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                          -0.591
data arrival time                                                                                                                                                          -11.640
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -12.231


#Path 97
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_10.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        0.000    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.462    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_10.QEN[0] (Q_FRAG)                                                                                              0.000    11.640
data arrival time                                                                                                                                                           11.640

clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_10.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                   -0.591    -0.591
data required time                                                                                                                                                          -0.591
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                          -0.591
data arrival time                                                                                                                                                          -11.640
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -12.231


#Path 98
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_11.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        0.000    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.462    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_11.QEN[0] (Q_FRAG)                                                                                              0.000    11.640
data arrival time                                                                                                                                                           11.640

clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_11.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                   -0.591    -0.591
data required time                                                                                                                                                          -0.591
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                          -0.591
data arrival time                                                                                                                                                          -11.640
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -12.231


#Path 99
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_13.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        0.000    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.462    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_13.QEN[0] (Q_FRAG)                                                                                              0.000    11.640
data arrival time                                                                                                                                                           11.640

clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_13.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
clock uncertainty                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                   -0.591    -0.591
data required time                                                                                                                                                          -0.591
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                          -0.591
data arrival time                                                                                                                                                          -11.640
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -12.231


#Path 100
Startpoint: lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Endpoint  : lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_9.QEN[0] (Q_FRAG clocked by bctrl.bsampler.mclk)
Path Type : setup

Point                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QCK[0] (Q_FRAG)                                                                                              0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.clk_counter_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                             1.701     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XA1[0] (T_FRAG)                                 0.000     3.164
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.549     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XA1[0] (T_FRAG)                                           0.000     4.713
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.549     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                     0.000     6.262
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.305     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               0.000     7.568
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.305     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                                         0.000     8.873
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                                          1.305    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XSL[0] (T_FRAG)                                                                        0.000    10.178
lcd_disp_ctrl.lcd_ctrl.ctrl_data.interrupt_dff_Q_D_LUT3_O_I2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                                                         1.462    11.640
lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_9.QEN[0] (Q_FRAG)                                                                                               0.000    11.640
data arrival time                                                                                                                                                           11.640

clock bctrl.bsampler.mclk (rise edge)                                                                                                                              0.000     0.000
clock source latency                                                                                                                                               0.000     0.000
qlal4s3b_cell.Sys_Clk0[0] (ASSP)                                                                                                                                   0.000     0.000
lcd_disp_ctrl.lcd_ctrl.ctrl_data.ms_counter_dffe_Q_9.QCK[0] (Q_FRAG)                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                   -0.591    -0.591
data required time                                                                                                                                                          -0.591
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                          -0.591
data arrival time                                                                                                                                                          -11.640
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                           -12.231


#End of timing report
