verilog xil_defaultlib --include "../../../../Display3D.srcs/sources_1/bd/MCU/ipshared/4903" --include "../../../../Display3D.srcs/sources_1/bd/MCU/ipshared/ec67/hdl" \
"../../../bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/MCU/ip/MCU_clk_wiz_1_0/MCU_clk_wiz_1_0.v" \
"../../../bd/MCU/ip/MCU_lmb_bram_0/sim/MCU_lmb_bram_0.v" \
"../../../bd/MCU/sim/MCU.v" \
"../../../bd/MCU/ip/MCU_xbar_0/sim/MCU_xbar_0.v" \
"../../../bd/MCU/ip/MCU_m01_data_fifo_0/sim/MCU_m01_data_fifo_0.v" \
"../../../bd/MCU/ip/MCU_m00_data_fifo_0/sim/MCU_m00_data_fifo_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
