
****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/cod/prj1-Therock90421/hardware/scripts/mk.tcl
# if {$argc != 3} {
# 	puts "Error: The argument should be hw_act val output_dir"
# 	exit
# } else {
# 	set act [lindex $argv 0]
# 	set val [lindex $argv 1]
# 	set out_dir [lindex $argv 2]
# }
# set project_name prj_1
# set topmodule_src_fpga mpsoc_wrapper
# set bd_design mpsoc
# set device xczu2eg-sfva625-1-e
# set board interwiser:none:part0:2.0
# set src_dir sources/ip_catalog
# set tb_dir sources/testbench
# set prj_file ${project_name}/${project_name}.xpr
# set script_dir [file dirname [info script]]
# set rtl_chk_dir ${script_dir}/../vivado_out/rtl_chk
# set synth_rpt_dir ${script_dir}/../vivado_out/synth_rpt
# set impl_rpt_dir ${script_dir}/../vivado_out/impl_rpt
# set dcp_dir ${script_dir}/../vivado_out/dcp
# set sim_out_dir ${script_dir}/../vivado_out/sim
# if {$act == "rtl_chk" || $act == "sch_gen" || $act == "bhv_sim" || $act == "bit_gen"} {
# 	# setting up the project
# 	create_project ${project_name} -force -dir "./${project_name}" -part ${device}
# 	set_property board_part ${board} [current_project] 
# 	
# 	# add source files
# 	add_files -norecurse -fileset sources_1 ${script_dir}/../${src_dir}/alu.v
# 	add_files -norecurse -fileset sources_1 ${script_dir}/../${src_dir}/reg_file.v
# 	
# 	if {$act == "rtl_chk" || $act == "sch_gen"} {
# 
# 		if {$val != "alu" && $val != "reg_file"} {
# 			puts "Error: Your specified module name does not exist"
# 			exit
# 		}
# 		
# 		# setting top module of sources_1 (set to FPGA top when creating this project)
# 		set_property "top" ${val} [get_filesets sources_1]
# 
# 	} elseif {$act == "bhv_sim"} { 
# 	
# 		set sim_mod [lindex $val 0]
# 		set sim_time [lindex $val 1]
# 
# 		if {![string is double $sim_time]} {
# 			error "Invalid input parameter: $sim_time. Please input a decimal value to indicate \
# 					the number of micro-seconds (us) for simulation"
# 			exit
# 		}
# 		
# 		if {${sim_mod} != "alu" && ${sim_mod} != "reg_file"} {
# 			error "Invalid input parameter: $sim_mod. Please input either alu or reg_file for behavioral simulation"
# 			exit
# 		}
# 
# 		# add testbed file to sim_1
# 		add_files -norecurse -fileset sim_1 ${script_dir}/../${tb_dir}/${sim_mod}_test.v
# 		update_compile_order -fileset [get_filesets sim_1]
# 
# 		# set simulator
# 		set_property target_simulator "XSim" [current_project]
# 
# 		set_property "top" ${sim_mod}_test [get_filesets sim_1]
# 
# 		set_property runtime ${sim_time}us [get_filesets sim_1]
# 		set_property xsim.simulate.custom_tcl ${script_dir}/sim/xsim_run.tcl [get_filesets sim_1]
# 
# 	} elseif {$act == "bit_gen"} {
# 
# 		if {$val != "alu" && $val != "reg_file" && $val != "all"} {
# 			puts "Error: Your specified module name does not exist"
# 			exit
# 		}
# 
# 		# create Block design
# 		foreach sub_bd ${bd_design} {
# 			source ${script_dir}/${sub_bd}.tcl
# 	
# 			set_property synth_checkpoint_mode None [get_files ./${project_name}/${project_name}.srcs/sources_1/bd/${sub_bd}/${sub_bd}.bd]
# 			generate_target all [get_files ./${project_name}/${project_name}.srcs/sources_1/bd/${sub_bd}/${sub_bd}.bd]
# 		
# 			make_wrapper -files [get_files ./${project_name}/${project_name}.srcs/sources_1/bd/${sub_bd}/${sub_bd}.bd] -top
# 			import_files -force -norecurse -fileset sources_1 ./${project_name}/${project_name}.srcs/sources_1/bd/${sub_bd}/hdl/${sub_bd}_wrapper.v
# 		
# 			validate_bd_design
# 			save_bd_design
# 			close_bd_design ${sub_bd}
# 		}
# 		update_compile_order -fileset [get_filesets sources_1]
# 
# 		# setting top module of sources_1 (set to FPGA top when creating this project)
# 		set_property "top" ${topmodule_src_fpga} [get_filesets sources_1]
# 
# 		# setting Synthesis options
# 		set_property strategy {Vivado Synthesis defaults} [get_runs synth_1]
# 		# keep module port names in the netlist
# 		set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY {none} [get_runs synth_1]
# 
# 		# setting Implementation options
# 		set_property steps.phys_opt_design.is_enabled true [get_runs impl_1]
# 		# the following implementation options will increase runtime, but get the best timing results
# 		#set_property strategy Performance_Explore [get_runs impl_1]
# 	}
# 
# 	set_property source_mgmt_mode None [current_project]
# 
# 	if {$act == "rtl_chk" || $act == "sch_gen"} {
# 		# calling elabrated design
# 		synth_design -rtl -rtl_skip_constraints -rtl_skip_ip -top ${val}
# 
# 		if {$act == "sch_gen"} {
# 			write_schematic -format pdf -force ${rtl_chk_dir}/${val}_sch.pdf
# 		}
# 
# 	} elseif {$act == "bhv_sim"} {
# 
# 		launch_simulation -mode behavioral -simset [get_filesets sim_1] 
# 
# 	} elseif {$act == "bit_gen"} {
# 		set rpt_prefix synth
# 	
# 		# Generate HDF
# 		write_hwdef -force -file ${out_dir}/system.hdf
# 
# 		# synthesizing design
# 		synth_design -top ${topmodule_src_fpga} -part ${device}
# 
# 		# setup output logs and reports
# 		write_checkpoint -force ${dcp_dir}/${rpt_prefix}.dcp
# 
# 		report_utilization -hierarchical -file ${synth_rpt_dir}/${rpt_prefix}_util_hier.rpt
# 		report_utilization -file ${synth_rpt_dir}/${rpt_prefix}_util.rpt
# 		report_timing_summary -file ${synth_rpt_dir}/${rpt_prefix}_timing.rpt -delay_type max -max_paths 1000
# 
# 		# Processing opt_design, placement, routing and bitstream generation
# 		# Design optimization
# 		opt_design
# 
# 		# Placement
# 		place_design
# 
# 		report_clock_utilization -file ${impl_rpt_dir}/clock_util.rpt
# 
# 		# Physical design optimization
# 		phys_opt_design
# 		
# 		write_checkpoint -force ${dcp_dir}/place.dcp
# 
# 		report_utilization -file ${impl_rpt_dir}/post_place_util.rpt
# 		report_timing_summary -file ${impl_rpt_dir}/post_place_timing.rpt -delay_type max -max_paths 1000
# 
# 		# routing
# 		route_design
# 
# 		write_checkpoint -force ${dcp_dir}/route.dcp
# 	
# 		report_utilization -file ${impl_rpt_dir}/post_route_util.rpt
# 		report_timing_summary -file ${impl_rpt_dir}/post_route_timing.rpt -delay_type max -max_paths 1000
# 
# 		report_route_status -file ${impl_rpt_dir}/post_route_status.rpt
# 
# 		# bitstream generation
# 		write_bitstream -force ${out_dir}/system.bit
# 	}
# 	close_project
# 
# 	if {$act == "sch_gen"} {
# 		exit
# 	}
# 
# } elseif {$act == "wav_chk"} {
# 
# 	if {$val != "alu" && $val != "reg_file"} {
# 		puts "Error: Please specify the name of waveform to be opened"
# 		exit
# 	}
# 
# 	current_fileset
# 
# 	open_wave_database ${sim_out_dir}/${val}.wdb
# 	open_wave_config ${sim_out_dir}/${val}.wcfg
# 
# } else {
# 	puts "Error: No specified actions for Vivado hardware project"
# 	exit
# }
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2017.2
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xczu2eg-sfva625-1-e
##    set_property BOARD_PART interwiser:none:part0:2.0 [current_project]
## }
## set design_name mpsoc
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES:
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD_TCL-3] Currently there is no design <mpsoc> in project, so creating one...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
get_ipdefs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1411.637 ; gain = 310.992 ; free physical = 1438 ; free virtual = 6913
Wrote  : </home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/mpsoc.bd> 
create_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1411.637 ; gain = 310.992 ; free physical = 1436 ; free virtual = 6911
INFO: [BD_TCL-4] Making design <mpsoc> as current_bd_design.
## common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "mpsoc".
## if { $nRet != 0 } {
##    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
##    return $nRet
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create instance: axi_gpio to alu and set properties
##   set axi_gpio_alu_operand [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_alu_operand ]
##   set_property -dict [ list CONFIG.C_ALL_INPUTS {0} \
## 		CONFIG.C_ALL_OUTPUTS {1} \
## 		CONFIG.C_GPIO_WIDTH {32} \
## 		CONFIG.C_IS_DUAL {1} \
## 		CONFIG.C_ALL_INPUTS_2 {0} \
## 		CONFIG.C_ALL_OUTPUTS_2 {1} \
## 		CONFIG.C_GPIO2_WIDTH {32} ] $axi_gpio_alu_operand
## 
##   set axi_gpio_alu_op [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_alu_op ]
##   set_property -dict [ list CONFIG.C_ALL_INPUTS {0} \
## 		CONFIG.C_ALL_OUTPUTS {1} \
## 		CONFIG.C_GPIO_WIDTH {3} ] $axi_gpio_alu_op
## 
##   set axi_gpio_alu_res [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_alu_res ]
##   set_property -dict [ list CONFIG.C_ALL_INPUTS {1} \
## 		CONFIG.C_ALL_OUTPUTS {0} \
## 		CONFIG.C_GPIO_WIDTH {32} \
## 		CONFIG.C_IS_DUAL {1} \
## 		CONFIG.C_ALL_INPUTS_2 {1} \
## 		CONFIG.C_ALL_OUTPUTS_2 {0} \
## 		CONFIG.C_GPIO2_WIDTH {3} ] $axi_gpio_alu_res
## 
##   # Create instance: axi_gpio to reg_file and set properties
##   set axi_gpio_gpr_wr [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_gpr_wr ]
##   set_property -dict [ list CONFIG.C_ALL_INPUTS {0} \
## 		CONFIG.C_ALL_OUTPUTS {1} \
## 		CONFIG.C_GPIO_WIDTH {5} \
## 		CONFIG.C_IS_DUAL {1} \
## 		CONFIG.C_ALL_INPUTS_2 {0} \
## 		CONFIG.C_ALL_OUTPUTS_2 {1} \
## 		CONFIG.C_GPIO2_WIDTH {32} ] $axi_gpio_gpr_wr
## 
##   set axi_gpio_gpr_wen [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_gpr_wen ]
##   set_property -dict [ list CONFIG.C_ALL_INPUTS {0} \
## 		CONFIG.C_ALL_OUTPUTS {1} \
## 		CONFIG.C_GPIO_WIDTH {1} ] $axi_gpio_gpr_wen
## 
##   set axi_gpio_gpr_raddr [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_gpr_raddr ]
##   set_property -dict [ list CONFIG.C_ALL_INPUTS {0} \
## 		CONFIG.C_ALL_OUTPUTS {1} \
## 		CONFIG.C_GPIO_WIDTH {5} \
## 		CONFIG.C_IS_DUAL {1} \
## 		CONFIG.C_ALL_INPUTS_2 {0} \
## 		CONFIG.C_ALL_OUTPUTS_2 {1} \
## 		CONFIG.C_GPIO2_WIDTH {5} ] $axi_gpio_gpr_raddr
## 
##   set axi_gpio_gpr_rdata [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_gpr_rdata ]
##   set_property -dict [ list CONFIG.C_ALL_INPUTS {1} \
## 		CONFIG.C_ALL_OUTPUTS {0} \
## 		CONFIG.C_GPIO_WIDTH {32} \
## 		CONFIG.C_IS_DUAL {1} \
## 		CONFIG.C_ALL_INPUTS_2 {1} \
## 		CONFIG.C_ALL_OUTPUTS_2 {0} \
## 		CONFIG.C_GPIO2_WIDTH {32} ] $axi_gpio_gpr_rdata
## 
##   # Create instance: ps8_0_axi_periph, and set properties
##   set ps8_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps8_0_axi_periph ]
##   set_property -dict [ list CONFIG.NUM_MI {7} ] $ps8_0_axi_periph
## 
##   # Create instance: rst_ps8_0_99M, and set properties
##   set rst_ps8_0_99M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps8_0_99M ]
## 
##   # Create instance: zynq_ultra_ps_e_0, and set properties
##   set zynq_ultra_ps_e_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.0 zynq_ultra_ps_e_0 ]
##   set_property -dict [ list \
## CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18} \
## CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18} \
## CONFIG.PSU_BANK_3_IO_STANDARD {LVCMOS33} \
## CONFIG.PSU_DDR_RAM_HIGHADDR {0x7FFFFFFF} \
## CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000} \
## CONFIG.PSU_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#CAN 1#CAN 1#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#PCIE#UART 1#UART 1#UART 0#UART 0#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3} \
## CONFIG.PSU_MIO_TREE_SIGNALS {sclk_out#so_mo1#mo2#mo3#si_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#gpio0[18]#gpio0[19]#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#phy_tx#phy_rx#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#reset_n#txd#rxd#rxd#txd#gpio1[36]#gpio1[37]#gpio1[38]#gpio1[39]#gpio1[40]#gpio1[41]#gpio1[42]#gpio1[43]#sdio1_wp#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out} \
## CONFIG.PSU__CAN1__GRP_CLK__ENABLE {0} \
## CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {1} \
## CONFIG.PSU__CAN1__PERIPHERAL__IO {MIO 24 .. 25} \
## CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ {1200} \
## CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1067} \
## CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ {600} \
## CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {APLL} \
## CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {RPLL} \
## CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {RPLL} \
## CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {VPLL} \
## CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ {600} \
## CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {APLL} \
## CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ {500} \
## CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {IOPLL} \
## CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ {533.33} \
## CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {DPLL} \
## CONFIG.PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ {52} \
## CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1499.985} \
## CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ {250} \
## CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {IOPLL} \
## CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.498} \
## CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ {124.999} \
## CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ {125} \
## CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {199.998} \
## CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {IOPLL} \
## CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {99.999} \
## CONFIG.PSU__CSUPMU__PERIPHERAL__VALID {0} \
## CONFIG.PSU__DDRC__BG_ADDR_COUNT {1} \
## CONFIG.PSU__DDRC__CL {16} \
## CONFIG.PSU__DDRC__CWL {14} \
## CONFIG.PSU__DDRC__DEVICE_CAPACITY {8192 MBits} \
## CONFIG.PSU__DDRC__DRAM_WIDTH {16 Bits} \
## CONFIG.PSU__DDRC__ENABLE {1} \
## CONFIG.PSU__DDRC__ROW_ADDR_COUNT {16} \
## CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2133P} \
## CONFIG.PSU__DDRC__T_FAW {32} \
## CONFIG.PSU__DDRC__T_RAS_MIN {36} \
## CONFIG.PSU__DDRC__T_RC {52} \
## CONFIG.PSU__DDRC__T_RCD {16} \
## CONFIG.PSU__DDRC__T_RP {16} \
## CONFIG.PSU__DDR__INTERFACE__FREQMHZ {533.500} \
## CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {1} \
## CONFIG.PSU__DLL__ISUSED {1} \
## CONFIG.PSU__DPAUX__PERIPHERAL__IO {MIO 27 .. 30} \
## CONFIG.PSU__DP__LANE_SEL {Single Lower} \
## CONFIG.PSU__DP__REF_CLK_SEL {Ref Clk3} \
## CONFIG.PSU__ENET3__GRP_MDIO__ENABLE {1} \
## CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {1} \
## CONFIG.PSU__GPIO0_MIO__IO {MIO 0 .. 25} \
## CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1} \
## CONFIG.PSU__GPIO1_MIO__IO {MIO 26 .. 51} \
## CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1} \
## CONFIG.PSU__GPIO2_MIO__IO {MIO 52 .. 77} \
## CONFIG.PSU__GPIO2_MIO__PERIPHERAL__ENABLE {1} \
## CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {1} \
## CONFIG.PSU__I2C0__PERIPHERAL__IO {MIO 14 .. 15} \
## CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {1} \
## CONFIG.PSU__I2C1__PERIPHERAL__IO {MIO 16 .. 17} \
## CONFIG.PSU__PCIE__CLASS_CODE_SUB {0x4} \
## CONFIG.PSU__PCIE__DEVICE_ID {0xD021} \
## CONFIG.PSU__PCIE__DEVICE_PORT_TYPE {Root Port} \
## CONFIG.PSU__PCIE__PERIPHERAL__ENABLE {1} \
## CONFIG.PSU__PCIE__PERIPHERAL__ROOTPORT_IO {MIO 31} \
## CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;1|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1} \
## CONFIG.PSU__PROTECTION__SLAVES {LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;0|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|FPD;RCPU_GIC;F9000000;F900FFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;1|FPD;PCIE_LOW;E0000000;EFFFFFFF;1|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;1|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;1|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;1|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;1|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;800000000;0|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;1|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9000000;F907FFFF;1} \
## CONFIG.PSU__PSS_ALT_REF_CLK__ENABLE {0} \
## CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {1} \
## CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE {x4} \
## CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {1} \
## CONFIG.PSU__QSPI__PERIPHERAL__IO {MIO 0 .. 12} \
## CONFIG.PSU__QSPI__PERIPHERAL__MODE {Dual Parallel} \
## CONFIG.PSU__SATA__LANE0__ENABLE {0} \
## CONFIG.PSU__SATA__LANE1__ENABLE {1} \
## CONFIG.PSU__SATA__LANE1__IO {GT Lane3} \
## CONFIG.PSU__SATA__PERIPHERAL__ENABLE {1} \
## CONFIG.PSU__SATA__REF_CLK_FREQ {125} \
## CONFIG.PSU__SATA__REF_CLK_SEL {Ref Clk1} \
## CONFIG.PSU__SD0__PERIPHERAL__ENABLE {0} \
## CONFIG.PSU__SD1__DATA_TRANSFER_MODE {4Bit} \
## CONFIG.PSU__SD1__GRP_CD__ENABLE {1} \
## CONFIG.PSU__SD1__GRP_CD__IO {MIO 45} \
## CONFIG.PSU__SD1__GRP_POW__ENABLE {0} \
## CONFIG.PSU__SD1__GRP_WP__ENABLE {1} \
## CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1} \
## CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 46 .. 51} \
## CONFIG.PSU__SD1__SLOT_TYPE {SD 2.0} \
## CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1} \
## CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1} \
## CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1} \
## CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1} \
## CONFIG.PSU__UART0__BAUD_RATE {115200} \
## CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1} \
## CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 34 .. 35} \
## CONFIG.PSU__UART1__PERIPHERAL__ENABLE {1} \
## CONFIG.PSU__UART1__PERIPHERAL__IO {MIO 32 .. 33} \
## CONFIG.PSU__USB0__PERIPHERAL__ENABLE {1} \
## CONFIG.PSU__USB0__REF_CLK_SEL {Ref Clk2} \
## CONFIG.PSU__USB2_0__EMIO__ENABLE {0} \
## CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE {1} \
## CONFIG.PSU__USB3_0__PERIPHERAL__IO {GT Lane2} \
## CONFIG.PSU__USE__IRQ0 {0} \
## CONFIG.PSU__USE__M_AXI_GP2 {1} \
## CONFIG.PSU__VIDEO_REF_CLK__ENABLE {0} \
##  ] $zynq_ultra_ps_e_0
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net ps8_0_axi_periph_M00_AXI [get_bd_intf_pins axi_gpio_alu_operand/S_AXI] [get_bd_intf_pins ps8_0_axi_periph/M00_AXI]
##   connect_bd_intf_net -intf_net ps8_0_axi_periph_M01_AXI [get_bd_intf_pins axi_gpio_alu_op/S_AXI] [get_bd_intf_pins ps8_0_axi_periph/M01_AXI]
##   connect_bd_intf_net -intf_net ps8_0_axi_periph_M02_AXI [get_bd_intf_pins axi_gpio_alu_res/S_AXI] [get_bd_intf_pins ps8_0_axi_periph/M02_AXI]
##   connect_bd_intf_net -intf_net ps8_0_axi_periph_M03_AXI [get_bd_intf_pins axi_gpio_gpr_wr/S_AXI] [get_bd_intf_pins ps8_0_axi_periph/M03_AXI]
##   connect_bd_intf_net -intf_net ps8_0_axi_periph_M04_AXI [get_bd_intf_pins axi_gpio_gpr_wen/S_AXI] [get_bd_intf_pins ps8_0_axi_periph/M04_AXI]
##   connect_bd_intf_net -intf_net ps8_0_axi_periph_M05_AXI [get_bd_intf_pins axi_gpio_gpr_raddr/S_AXI] [get_bd_intf_pins ps8_0_axi_periph/M05_AXI]
##   connect_bd_intf_net -intf_net ps8_0_axi_periph_M06_AXI [get_bd_intf_pins axi_gpio_gpr_rdata/S_AXI] [get_bd_intf_pins ps8_0_axi_periph/M06_AXI]
##   connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM0_LPD [get_bd_intf_pins ps8_0_axi_periph/S00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_LPD]
## 
##   # Create port connections
## 
##   if {${::val} != "all"} {
## 	  set tie_gnd_32 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 tie_gnd_32 ]
## 	  set_property -dict [ list CONFIG.CONST_VAL {0} \
## 				CONFIG.CONST_WIDTH {32} ] $tie_gnd_32
## 
## 	  if {${::val} == "reg_file"} {
## 		  set tie_gnd_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 tie_gnd_3 ]
## 		  set_property -dict [ list CONFIG.CONST_VAL {0} \
## 				CONFIG.CONST_WIDTH {3} ] $tie_gnd_3
## 	  }
##   }
## 
##   if {${::val} == "alu" || ${::val} == "all"} {
## 	  # Create instance: u_alu, and set properties
## 	  set block_name alu
## 	  set block_cell_name u_alu
## 	  create_bd_cell -type module -reference $block_name $block_cell_name
## 	  
## 	  connect_bd_net -net axi_gpio_alu_operand_gpio_io_o [get_bd_pins u_alu/A] [get_bd_pins axi_gpio_alu_operand/gpio_io_o]
## 	  connect_bd_net -net axi_gpio_alu_operand_gpio2_io_o [get_bd_pins u_alu/B] [get_bd_pins axi_gpio_alu_operand/gpio2_io_o]
## 	  connect_bd_net -net axi_gpio_alu_op_gpio_io_o [get_bd_pins u_alu/ALUop] [get_bd_pins axi_gpio_alu_op/gpio_io_o]
## 	  connect_bd_net -net axi_gpio_alu_res_gpio_io_i [get_bd_pins u_alu/Result] [get_bd_pins axi_gpio_alu_res/gpio_io_i]
## 	  
## 	  set concat_alu_tag [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 concat_alu_tag ]
## 	  set_property -dict [ list CONFIG.NUM_PORTS {3} ] $concat_alu_tag
## 	  connect_bd_net [get_bd_pins u_alu/Overflow] [get_bd_pins concat_alu_tag/In0]
## 	  connect_bd_net [get_bd_pins u_alu/CarryOut] [get_bd_pins concat_alu_tag/In1]
## 	  connect_bd_net [get_bd_pins u_alu/Zero] [get_bd_pins concat_alu_tag/In2]
## 	  connect_bd_net -net axi_gpio_alu_res_gpio2_io_i [get_bd_pins concat_alu_tag/dout] [get_bd_pins axi_gpio_alu_res/gpio2_io_i]
##   } else {
## 	  connect_bd_net -net gnd_3 [get_bd_pins tie_gnd_3/dout] [get_bd_pins axi_gpio_alu_res/gpio2_io_i]
## 	  connect_bd_net -net gnd_32 [get_bd_pins tie_gnd_32/dout] [get_bd_pins axi_gpio_alu_res/gpio_io_i]			
##   }
## 
##   if {${::val} == "reg_file" || ${::val} == "all"} {
## 	  # Create instance: u_reg_file, and set properties
## 	  set block_name reg_file
## 	  set block_cell_name u_reg_file
## 	  create_bd_cell -type module -reference $block_name $block_cell_name
## 
## 	  connect_bd_net -net axi_gpio_gpr_wr_gpio_io_o [get_bd_pins u_reg_file/waddr] [get_bd_pins axi_gpio_gpr_wr/gpio_io_o]
## 	  connect_bd_net -net axi_gpio_gpr_wr_gpio2_io_o [get_bd_pins u_reg_file/wdata] [get_bd_pins axi_gpio_gpr_wr/gpio2_io_o]
## 	  connect_bd_net -net axi_gpio_gpr_wen_gpio_io_o [get_bd_pins u_reg_file/wen] [get_bd_pins axi_gpio_gpr_wen/gpio_io_o]
## 	  connect_bd_net -net axi_gpio_gpr_raddr_gpio_io_o [get_bd_pins u_reg_file/raddr1] [get_bd_pins axi_gpio_gpr_raddr/gpio_io_o]
## 	  connect_bd_net -net axi_gpio_gpr_raddr_gpio2_io_o [get_bd_pins u_reg_file/raddr2] [get_bd_pins axi_gpio_gpr_raddr/gpio2_io_o]
## 
## 	  connect_bd_net -net axi_gpio_gpr_rdata_gpio_io_i [get_bd_pins u_reg_file/rdata1] [get_bd_pins axi_gpio_gpr_rdata/gpio_io_i]
## 	  connect_bd_net -net axi_gpio_gpr_rdata_gpio2_io_i [get_bd_pins u_reg_file/rdata2] [get_bd_pins axi_gpio_gpr_rdata/gpio2_io_i]
##   } else {
## 	  connect_bd_net -net gnd_32 [get_bd_pins tie_gnd_32/dout] \
## 				[get_bd_pins axi_gpio_gpr_rdata/gpio_io_i] \
## 				[get_bd_pins axi_gpio_gpr_rdata/gpio2_io_i]
##   }
## 
##   connect_bd_net -net rst_ps8_0_99M_interconnect_aresetn [get_bd_pins ps8_0_axi_periph/ARESETN] \
## 				[get_bd_pins rst_ps8_0_99M/interconnect_aresetn]
## 
##   connect_bd_net -net rst_ps8_0_99M_peripheral_aresetn [get_bd_pins axi_gpio_alu_operand/s_axi_aresetn] \
## 				[get_bd_pins axi_gpio_alu_op/s_axi_aresetn] \
## 				[get_bd_pins axi_gpio_alu_res/s_axi_aresetn] \
## 				[get_bd_pins axi_gpio_gpr_wr/s_axi_aresetn] \
## 				[get_bd_pins axi_gpio_gpr_wen/s_axi_aresetn] \
## 				[get_bd_pins axi_gpio_gpr_raddr/s_axi_aresetn] \
## 				[get_bd_pins axi_gpio_gpr_rdata/s_axi_aresetn] \
## 				[get_bd_pins ps8_0_axi_periph/M00_ARESETN] \
## 				[get_bd_pins ps8_0_axi_periph/M01_ARESETN] \
## 				[get_bd_pins ps8_0_axi_periph/M02_ARESETN] \
## 				[get_bd_pins ps8_0_axi_periph/M03_ARESETN] \
## 				[get_bd_pins ps8_0_axi_periph/M04_ARESETN] \
## 				[get_bd_pins ps8_0_axi_periph/M05_ARESETN] \
## 				[get_bd_pins ps8_0_axi_periph/M06_ARESETN] \
## 				[get_bd_pins ps8_0_axi_periph/S00_ARESETN] \
## 				[get_bd_pins rst_ps8_0_99M/peripheral_aresetn]
## 
##   connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins axi_gpio_alu_operand/s_axi_aclk] \
## 				[get_bd_pins axi_gpio_alu_op/s_axi_aclk] \
## 				[get_bd_pins axi_gpio_alu_res/s_axi_aclk] \
## 				[get_bd_pins axi_gpio_gpr_wr/s_axi_aclk] \
## 				[get_bd_pins axi_gpio_gpr_wen/s_axi_aclk] \
## 				[get_bd_pins axi_gpio_gpr_raddr/s_axi_aclk] \
## 				[get_bd_pins axi_gpio_gpr_rdata/s_axi_aclk] \
## 				[get_bd_pins ps8_0_axi_periph/ACLK] \
## 				[get_bd_pins ps8_0_axi_periph/M00_ACLK] \
## 				[get_bd_pins ps8_0_axi_periph/M01_ACLK] \
## 				[get_bd_pins ps8_0_axi_periph/M02_ACLK] \
## 				[get_bd_pins ps8_0_axi_periph/M03_ACLK] \
## 				[get_bd_pins ps8_0_axi_periph/M04_ACLK] \
## 				[get_bd_pins ps8_0_axi_periph/M05_ACLK] \
## 				[get_bd_pins ps8_0_axi_periph/M06_ACLK] \
## 				[get_bd_pins ps8_0_axi_periph/S00_ACLK] \
## 				[get_bd_pins rst_ps8_0_99M/slowest_sync_clk] \
## 				[get_bd_pins zynq_ultra_ps_e_0/maxihpm0_lpd_aclk] \
## 				[get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
##   connect_bd_net -net zynq_ultra_ps_e_0_pl_resetn0 [get_bd_pins rst_ps8_0_99M/ext_reset_in] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0]
## 
##   if {${::val} == "reg_file" || ${::val} == "all"} {
## 	  set reg_file_reset [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 reg_file_reset ]
## 	  set_property -dict [ list CONFIG.C_OPERATION {not} \
## 				CONFIG.C_SIZE {1} ] $reg_file_reset
## 				
## 	  connect_bd_net -net rst_ps8_0_99M_peripheral_aresetn [get_bd_pins axi_gpio_alu_operand/s_axi_aresetn] \
## 				[get_bd_pins reg_file_reset/Op1]
## 	  
## 	  connect_bd_net [get_bd_pins reg_file_reset/Res] [get_bd_pins u_reg_file/rst]
## 	  
## 	  connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins axi_gpio_alu_operand/s_axi_aclk] \
## 				[get_bd_pins u_reg_file/clk]
##   }
## 
##   # Create address segments
##   create_bd_addr_seg -range 0x00010000 -offset 0x80000000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs axi_gpio_alu_operand/S_AXI/Reg] SEG_axi_gpio_0_Reg
##   create_bd_addr_seg -range 0x00010000 -offset 0x80010000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs axi_gpio_alu_op/S_AXI/Reg] SEG_axi_gpio_1_Reg
##   create_bd_addr_seg -range 0x00010000 -offset 0x80020000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs axi_gpio_alu_res/S_AXI/Reg] SEG_axi_gpio_2_Reg
##   create_bd_addr_seg -range 0x00010000 -offset 0x80030000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs axi_gpio_gpr_wr/S_AXI/Reg] SEG_axi_gpio_3_Reg
##   create_bd_addr_seg -range 0x00010000 -offset 0x80040000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs axi_gpio_gpr_wen/S_AXI/Reg] SEG_axi_gpio_4_Reg
##   create_bd_addr_seg -range 0x00010000 -offset 0x80050000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs axi_gpio_gpr_raddr/S_AXI/Reg] SEG_axi_gpio_5_Reg
##   create_bd_addr_seg -range 0x00010000 -offset 0x80060000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs axi_gpio_gpr_rdata/S_AXI/Reg] SEG_axi_gpio_6_Reg
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   save_bd_design
## }
## create_root_design ""
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1466.426 ; gain = 17.645 ; free physical = 1251 ; free virtual = 6756
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.473 ; gain = 169.047 ; free physical = 1192 ; free virtual = 6697
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_alu_operand/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_alu_operand/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_alu_op/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_alu_res/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_alu_res/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4747] Not inferring AXIMM interface 'interface_aximm' due to missing slave write-channel signals AWADDR AWVALID AWREADY WVALID WREADY BVALID BREADY.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1651.480 ; gain = 16.008 ; free physical = 1172 ; free virtual = 6682
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_gpr_wr/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_gpr_wr/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_gpr_wen/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_gpr_raddr/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_gpr_raddr/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_gpr_rdata/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_gpr_rdata/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
Wrote  : </home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/mpsoc.bd> 
WARNING: [BD 17-145] Zynq UltraScale IP doesn't support simulation
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_LPD(16)
Wrote  : </home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/mpsoc.bd> 
Verilog Output written to : /home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v
Verilog Output written to : /home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hdl/mpsoc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_alu_operand .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_alu_op .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_alu_res .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_gpr_wr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_gpr_wen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_gpr_raddr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_gpr_rdata .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.0-0] mpsoc_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block u_alu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block concat_alu_tag .
INFO: [BD 41-1029] Generation completed for the IP Integrator block u_reg_file .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reg_file_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_ds_0/mpsoc_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_pc_0/mpsoc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hw_handoff/mpsoc.hwh
Generated Block Design Tcl file /home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hw_handoff/mpsoc_bd.tcl
Generated Hardware Definition File /home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hdl/mpsoc.hwdef
generate_target: Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 1651.480 ; gain = 0.000 ; free physical = 1056 ; free virtual = 6629
INFO: [BD 5-320] Validate design is not run, since the design is already validated.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
CRITICAL WARNING: [filemgmt 56-176] Module references are not supported in manual compile order mode and will be ignored.
Command: synth_design -top mpsoc_wrapper -part xczu2eg-sfva625-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2eg-sfva625'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2eg-sfva625'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3378 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1664.062 ; gain = 0.000 ; free physical = 979 ; free virtual = 6554
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mpsoc_wrapper' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/imports/hdl/mpsoc_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'mpsoc' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:937]
INFO: [Synth 8-638] synthesizing module 'mpsoc_axi_gpio_alu_op_0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_op_0/synth/mpsoc_axi_gpio_alu_op_0.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1164' bound to instance 'U0' of component 'axi_gpio' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_op_0/synth/mpsoc_axi_gpio_alu_op_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1194]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1195]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-226] default block is never used [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:399]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 3 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.gpio_Data_In_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:442]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.Read_Reg_In_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:474]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_axi_gpio_alu_op_0' (8#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_op_0/synth/mpsoc_axi_gpio_alu_op_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'mpsoc_axi_gpio_alu_operand_0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_operand_0/synth/mpsoc_axi_gpio_alu_operand_0.vhd:85]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1164' bound to instance 'U0' of component 'axi_gpio' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_operand_0/synth/mpsoc_axi_gpio_alu_operand_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-226] default block is never used [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:734]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (8#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Dual.ABus_reg_select_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:728]
WARNING: [Synth 8-6014] Unused sequential element Dual.gpio_Data_In_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:781]
WARNING: [Synth 8-6014] Unused sequential element Dual.gpio2_Data_In_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:819]
WARNING: [Synth 8-6014] Unused sequential element Dual.Read_Reg_In_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:916]
WARNING: [Synth 8-6014] Unused sequential element Dual.Read_Reg2_In_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:917]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[16].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[17].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[18].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[19].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[20].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[21].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[22].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[23].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[24].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[25].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[26].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[27].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[28].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[29].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[30].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[31].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:623]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[4].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[5].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[6].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[7].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[8].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[9].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[10].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[11].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[12].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[13].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[14].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[15].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[16].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[17].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[18].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[19].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[20].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[21].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[22].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[23].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[24].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[25].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[26].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[27].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[28].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[29].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[30].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[31].GPIO2_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:696]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (8#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (8#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_axi_gpio_alu_operand_0' (9#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_operand_0/synth/mpsoc_axi_gpio_alu_operand_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mpsoc_axi_gpio_alu_res_0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_res_0/synth/mpsoc_axi_gpio_alu_res_0.vhd:85]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 3 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1164' bound to instance 'U0' of component 'axi_gpio' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_res_0/synth/mpsoc_axi_gpio_alu_res_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized3' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 3 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized1' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 3 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-226] default block is never used [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:734]
WARNING: [Synth 8-6014] Unused sequential element Dual.ABus_reg_select_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:728]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:601]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:601]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:601]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:601]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:601]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:601]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:601]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:601]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:601]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:601]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:601]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:601]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:601]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:601]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:601]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:601]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[16].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:601]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[17].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:601]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[18].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:601]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[19].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:601]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[20].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:601]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[21].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:601]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[22].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:601]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G0.READ_REG_GEN[23].GPIO_DBus_i_reg was removed.  [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:601]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized1' (9#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized3' (9#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_axi_gpio_alu_res_0' (10#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_res_0/synth/mpsoc_axi_gpio_alu_res_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mpsoc_axi_gpio_gpr_raddr_0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_raddr_0/synth/mpsoc_axi_gpio_gpr_raddr_0.vhd:85]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 5 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1164' bound to instance 'U0' of component 'axi_gpio' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_raddr_0/synth/mpsoc_axi_gpio_gpr_raddr_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized5' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 5 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized2' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 5 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-226] default block is never used [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:734]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 5 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (10#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized2' (10#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized5' (10#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_axi_gpio_gpr_raddr_0' (11#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_raddr_0/synth/mpsoc_axi_gpio_gpr_raddr_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mpsoc_axi_gpio_gpr_rdata_0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_rdata_0/synth/mpsoc_axi_gpio_gpr_rdata_0.vhd:85]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1164' bound to instance 'U0' of component 'axi_gpio' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_rdata_0/synth/mpsoc_axi_gpio_gpr_rdata_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized7' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized3' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-226] default block is never used [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:734]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized3' (11#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized7' (11#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_axi_gpio_gpr_rdata_0' (12#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_rdata_0/synth/mpsoc_axi_gpio_gpr_rdata_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mpsoc_axi_gpio_gpr_wen_0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_wen_0/synth/mpsoc_axi_gpio_gpr_wen_0.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1164' bound to instance 'U0' of component 'axi_gpio' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_wen_0/synth/mpsoc_axi_gpio_gpr_wen_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized9' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized4' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-226] default block is never used [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:399]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (12#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized4' (12#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized9' (12#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_axi_gpio_gpr_wen_0' (13#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_wen_0/synth/mpsoc_axi_gpio_gpr_wen_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'mpsoc_axi_gpio_gpr_wr_0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_wr_0/synth/mpsoc_axi_gpio_gpr_wr_0.vhd:85]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1164' bound to instance 'U0' of component 'axi_gpio' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_wr_0/synth/mpsoc_axi_gpio_gpr_wr_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized11' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized5' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-226] default block is never used [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:734]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized5' (13#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized11' (13#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_axi_gpio_gpr_wr_0' (14#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_wr_0/synth/mpsoc_axi_gpio_gpr_wr_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'mpsoc_concat_alu_tag_0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_concat_alu_tag_0/synth/mpsoc_concat_alu_tag_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 3 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (15#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_concat_alu_tag_0' (16#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_concat_alu_tag_0/synth/mpsoc_concat_alu_tag_0.v:58]
INFO: [Synth 8-638] synthesizing module 'mpsoc_ps8_0_axi_periph_0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:1521]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1O8BIBJ' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:12]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1O8BIBJ' (17#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_QVZJ4N' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:144]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_QVZJ4N' (18#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:144]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_VIJJSE' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:276]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_VIJJSE' (19#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:276]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1JM2DJA' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:408]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1JM2DJA' (20#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:408]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_N5FC4C' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:540]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_N5FC4C' (21#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:540]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1T350C4' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:672]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1T350C4' (22#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:672]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1XWA26L' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:804]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1XWA26L' (23#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:804]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_13SEB9W' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:2733]
INFO: [Synth 8-638] synthesizing module 'mpsoc_auto_ds_0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_ds_0/synth/mpsoc_auto_ds_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_top' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14450]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_axi_downsizer' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter P_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_b_downsizer' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1251]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_b_downsizer' (24#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1251]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_a_downsizer' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 48'b000000000000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_fifo' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_fifo_gen' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_1_4' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:38812]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_1_4_synth' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:35108]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_USE_XPM_CDC bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:33860]
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_USE_XPM_CDC bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:21903]
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_USE_XPM_CDC bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:13437]
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:13507]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:13566]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:13567]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:13577]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:13578]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:13579]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:4701]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:4706]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff' (25#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:4701]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (26#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:13437]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:3934]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk' (27#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:3934]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5573]
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5327]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5341]
INFO: [Synth 8-256] done synthesizing module 'dmem' (28#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5327]
INFO: [Synth 8-256] done synthesizing module 'memory' (29#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5573]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:20936]
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8340]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (30#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8340]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8963]
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8974]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8975]
INFO: [Synth 8-638] synthesizing module 'compare' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:7724]
	Parameter C_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compare' (31#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:7724]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (32#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8963]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:11178]
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:11195]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:11197]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:11201]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:11202]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:11203]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:11207]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:11208]
INFO: [Synth 8-226] default block is never used [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:11311]
INFO: [Synth 8-226] default block is never used [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:11649]
INFO: [Synth 8-226] default block is never used [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:11734]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (33#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:11178]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (34#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:20936]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:17451]
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:7923]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_WR_RD_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (35#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:7923]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:15037]
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:15081]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:15082]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:15083]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:15084]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (36#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:15037]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (37#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:17451]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:4374]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk' (38#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:4374]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (39#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:21903]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (40#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:33860]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_1_4_synth' (41#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:35108]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_1_4' (42#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:38812]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_fifo_gen' (43#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_fifo' (44#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_fifo__parameterized0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 29 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_fifo_gen__parameterized0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 29 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_1_4__parameterized0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:38812]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 29 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 29 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_1_4_synth__parameterized0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:35108]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 29 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 29 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_USE_XPM_CDC bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:33860]
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 29 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 29 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_USE_XPM_CDC bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:21903]
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 29 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 29 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_USE_XPM_CDC bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:3934]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 29 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 29 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 29 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (44#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:3934]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5573]
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtexu - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 29 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 29 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 29 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5327]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 29 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 29 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 29 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (44#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5327]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (44#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5573]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:4374]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DIN_WIDTH bound to: 29 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 29 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 29 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (44#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:4374]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (44#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:21903]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (44#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:33860]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_1_4_synth__parameterized0' (44#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:35108]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_1_4__parameterized0' (44#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:38812]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_fifo_gen__parameterized0' (44#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_fifo__parameterized0' (44#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_a_downsizer' (45#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_w_downsizer' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2016]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_w_downsizer' (46#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2016]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_a_downsizer__parameterized0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 48'b000000000000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_a_downsizer__parameterized0' (46#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_13_r_downsizer' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_r_downsizer' (47#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_axi_downsizer' (48#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_13_top' (49#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14450]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_auto_ds_0' (50#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_ds_0/synth/mpsoc_auto_ds_0.v:58]
INFO: [Synth 8-638] synthesizing module 'mpsoc_auto_pc_0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_pc_0/synth/mpsoc_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_aw_channel' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_cmd_translator' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_incr_cmd' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_incr_cmd' (51#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_wrap_cmd' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_wrap_cmd' (52#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_cmd_translator' (53#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_wr_cmd_fsm' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_wr_cmd_fsm' (54#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_aw_channel' (55#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_b_channel' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 9 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo' (56#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized0' (56#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_b_channel' (57#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_ar_channel' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_rd_cmd_fsm' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_rd_cmd_fsm' (58#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_ar_channel' (59#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_r_channel' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 2 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized1' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized1' (59#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized2' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized2' (59#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_r_channel' (60#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (61#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 70 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' (62#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' (62#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' (62#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' (62#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (63#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' (64#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice__parameterized0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (64#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized3' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 43 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized3' (64#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized4' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized4' (64#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized5' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized5' (64#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized6' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized6' (64#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (64#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice__parameterized0' (64#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s' (65#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter' (66#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_auto_pc_0' (67#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_pc_0/synth/mpsoc_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_13SEB9W' (68#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:2733]
INFO: [Synth 8-638] synthesizing module 'mpsoc_xbar_0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_xbar_0/synth/mpsoc_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000010000000000001100000000000000000000000000000000000000000000000001000000000000101000000000000000000000000000000000000000000000000100000000000010000000000000000000000000000000000000000000000000010000000000000110000000000000000000000000000000000000000000000001000000000000010000000000000000000000000000000000000000000000000100000000000000100000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 224'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_crossbar_sasd' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000010000000000001100000000000000000000000000000000000000000000000001000000000000101000000000000000000000000000000000000000000000000100000000000010000000000000000000000000000000000000000000000000010000000000000110000000000000000000000000000000000000000000000001000000000000010000000000000000000000000000000000000000000000000100000000000000100000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 448'b0000000000000000000000000000000010000000000001101111111111111111000000000000000000000000000000001000000000000101111111111111111100000000000000000000000000000000100000000000010011111111111111110000000000000000000000000000000010000000000000111111111111111111000000000000000000000000000000001000000000000010111111111111111100000000000000000000000000000000100000000000000111111111111111110000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 8 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 72 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 7'b0000000 
	Parameter P_M_AXILITE_MASK bound to: 7'b0000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_decoder' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 7 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 448'b0000000000000000000000000000000010000000000001100000000000000000000000000000000000000000000000001000000000000101000000000000000000000000000000000000000000000000100000000000010000000000000000000000000000000000000000000000000010000000000000110000000000000000000000000000000000000000000000001000000000000010000000000000000000000000000000000000000000000000100000000000000100000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 448'b0000000000000000000000000000000010000000000001101111111111111111000000000000000000000000000000001000000000000101111111111111111100000000000000000000000000000000100000000000010011111111111111110000000000000000000000000000000010000000000000111111111111111111000000000000000000000000000000001000000000000010111111111111111100000000000000000000000000000000100000000000000111111111111111110000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 8'b01111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (69#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (70#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000000000000100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (70#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000000000001000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (70#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000000000001100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (70#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000000000010000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (70#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000000000010100000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (70#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000100000000000011000000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (70#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_decoder' (71#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_decerr_slave' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_decerr_slave' (72#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter_sasd' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 72 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter_sasd' (73#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_splitter' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_splitter' (74#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_splitter__parameterized0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_splitter__parameterized0' (74#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (75#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (75#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (75#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized7' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized7' (75#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (75#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_crossbar_sasd' (76#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar' (77#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_xbar_0' (78#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_xbar_0/synth/mpsoc_xbar_0.v:59]
WARNING: [Synth 8-350] instance 'xbar' of module 'mpsoc_xbar_0' requires 40 connections, but only 38 given [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:2692]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_ps8_0_axi_periph_0' (79#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:1521]
INFO: [Synth 8-638] synthesizing module 'mpsoc_reg_file_reset_0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_reg_file_reset_0/synth/mpsoc_reg_file_reset_0.v:57]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/25ee/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' (80#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/25ee/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_reg_file_reset_0' (81#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_reg_file_reset_0/synth/mpsoc_reg_file_reset_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mpsoc_rst_ps8_0_99M_0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_ps8_0_99M_0/synth/mpsoc_rst_ps8_0_99M_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_ps8_0_99M_0/synth/mpsoc_rst_ps8_0_99M_0.vhd:119]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (82#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (82#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (83#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (84#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (85#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (86#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_rst_ps8_0_99M_0' (87#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_ps8_0_99M_0/synth/mpsoc_rst_ps8_0_99M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_ps8_0_99M' of module 'mpsoc_rst_ps8_0_99M_0' requires 10 connections, but only 7 given [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:1452]
INFO: [Synth 8-638] synthesizing module 'mpsoc_u_alu_0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_u_alu_0/synth/mpsoc_u_alu_0.v:56]
INFO: [Synth 8-638] synthesizing module 'alu' [/home/cod/prj1-Therock90421/hardware/sources/ip_catalog/alu.v:5]
INFO: [Synth 8-256] done synthesizing module 'alu' (88#1) [/home/cod/prj1-Therock90421/hardware/sources/ip_catalog/alu.v:5]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_u_alu_0' (89#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_u_alu_0/synth/mpsoc_u_alu_0.v:56]
INFO: [Synth 8-638] synthesizing module 'mpsoc_u_reg_file_0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_u_reg_file_0/synth/mpsoc_u_reg_file_0.v:56]
INFO: [Synth 8-638] synthesizing module 'reg_file' [/home/cod/prj1-Therock90421/hardware/sources/ip_catalog/reg_file.v:6]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (90#1) [/home/cod/prj1-Therock90421/hardware/sources/ip_catalog/reg_file.v:6]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_u_reg_file_0' (91#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_u_reg_file_0/synth/mpsoc_u_reg_file_0.v:56]
INFO: [Synth 8-638] synthesizing module 'mpsoc_zynq_ultra_ps_e_0_0' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_ultra_ps_e_0_0/synth/mpsoc_zynq_ultra_ps_e_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_0_1.v:285]
	Parameter C_MAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP2_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP2_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP3_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP4_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP5_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP6_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_PL_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_NUM_F2P_0_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_F2P_1_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_FABRIC_RESETS bound to: 1 - type: integer 
	Parameter C_EMIO_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP0 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP1 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP2 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP3 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP4 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP5 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP6 bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_EN_FIFO_ENET0 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET1 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET2 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET3 bound to: 0 - type: string 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_DEBUG_TEST bound to: 0 - type: integer 
	Parameter C_DP_USE_AUDIO bound to: 0 - type: integer 
	Parameter C_DP_USE_VIDEO bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BUFG_PS' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:796]
INFO: [Synth 8-256] done synthesizing module 'BUFG_PS' (92#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:796]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_0_1.v:2317]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_0_1.v:2318]
INFO: [Synth 8-638] synthesizing module 'PS8' [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:34773]
INFO: [Synth 8-256] done synthesizing module 'PS8' (93#1) [/opt/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:34773]
WARNING: [Synth 8-350] instance 'PS8_i' of module 'PS8' requires 1015 connections, but only 957 given [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_0_1.v:3837]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e does not have driver. [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_0_1.v:336]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e does not have driver. [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_0_1.v:1356]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e does not have driver. [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_0_1.v:1357]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e does not have driver. [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_0_1.v:1358]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e does not have driver. [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_0_1.v:1359]
INFO: [Synth 8-256] done synthesizing module 'zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e' (94#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_0_1.v:285]
WARNING: [Synth 8-350] instance 'inst' of module 'zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e' requires 1491 connections, but only 1487 given [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_ultra_ps_e_0_0/synth/mpsoc_zynq_ultra_ps_e_0_0.v:225]
INFO: [Synth 8-256] done synthesizing module 'mpsoc_zynq_ultra_ps_e_0_0' (95#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_ultra_ps_e_0_0/synth/mpsoc_zynq_ultra_ps_e_0_0.v:59]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'mpsoc_zynq_ultra_ps_e_0_0' requires 42 connections, but only 40 given [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:1478]
INFO: [Synth 8-256] done synthesizing module 'mpsoc' (96#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/hdl/mpsoc.v:937]
WARNING: [Synth 8-115] binding instance 'mpsoc_i' in module 'mpsoc_wrapper' to reference 'mpsoc' which has no pins
INFO: [Synth 8-256] done synthesizing module 'mpsoc_wrapper' (97#1) [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/imports/hdl/mpsoc_wrapper.v:12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port dp_audio_ref_clk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port irq_ipi_pl_0
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port irq_ipi_pl_1
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port irq_ipi_pl_2
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port irq_ipi_pl_3
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxihpc0_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxihpc0_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxihpc1_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxihpc1_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxihp0_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxihp0_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxihp1_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxihp1_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxihp2_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxihp2_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxihp3_fpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxihp3_fpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxi_lpd_rclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port saxi_lpd_wclk
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_awuser[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port sacefpd_aruser[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_clk[3]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_clk[2]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_clk[1]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_clk[0]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[31]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[30]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[29]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[28]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[27]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[26]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[25]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[24]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[23]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[22]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[21]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[20]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[19]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[18]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[17]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[16]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[7]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[6]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[5]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[4]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[3]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[2]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[1]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc_in[0]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc2_in[31]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc2_in[30]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc2_in[29]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc2_in[28]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc2_in[27]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc2_in[26]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc2_in[25]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc2_in[24]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc2_in[23]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc2_in[22]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc2_in[21]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc2_in[20]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc2_in[19]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc2_in[18]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc2_in[17]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc2_in[16]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc2_in[15]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc2_in[14]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc2_in[13]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc2_in[12]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc2_in[11]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc2_in[10]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc2_in[9]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc2_in[8]
WARNING: [Synth 8-3331] design zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e has unconnected port test_adc2_in[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:37 ; elapsed = 00:03:37 . Memory (MB): peak = 1664.062 ; gain = 0.000 ; free physical = 944 ; free virtual = 6522
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet0_signal_detect to constant 0 [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_ultra_ps_e_0_0/synth/mpsoc_zynq_ultra_ps_e_0_0.v:225]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet1_signal_detect to constant 0 [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_ultra_ps_e_0_0/synth/mpsoc_zynq_ultra_ps_e_0_0.v:225]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet2_signal_detect to constant 0 [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_ultra_ps_e_0_0/synth/mpsoc_zynq_ultra_ps_e_0_0.v:225]
INFO: [Synth 8-3295] tying undriven pin inst:emio_enet3_signal_detect to constant 0 [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_ultra_ps_e_0_0/synth/mpsoc_zynq_ultra_ps_e_0_0.v:225]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:38 ; elapsed = 00:03:38 . Memory (MB): peak = 1664.062 ; gain = 0.000 ; free physical = 960 ; free virtual = 6537
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1297 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu2eg-sfva625-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_operand_0/mpsoc_axi_gpio_alu_operand_0_board.xdc] for cell 'mpsoc_i/axi_gpio_alu_operand/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_operand_0/mpsoc_axi_gpio_alu_operand_0_board.xdc] for cell 'mpsoc_i/axi_gpio_alu_operand/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_operand_0/mpsoc_axi_gpio_alu_operand_0.xdc] for cell 'mpsoc_i/axi_gpio_alu_operand/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_operand_0/mpsoc_axi_gpio_alu_operand_0.xdc] for cell 'mpsoc_i/axi_gpio_alu_operand/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_op_0/mpsoc_axi_gpio_alu_op_0_board.xdc] for cell 'mpsoc_i/axi_gpio_alu_op/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_op_0/mpsoc_axi_gpio_alu_op_0_board.xdc] for cell 'mpsoc_i/axi_gpio_alu_op/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_op_0/mpsoc_axi_gpio_alu_op_0.xdc] for cell 'mpsoc_i/axi_gpio_alu_op/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_op_0/mpsoc_axi_gpio_alu_op_0.xdc] for cell 'mpsoc_i/axi_gpio_alu_op/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_res_0/mpsoc_axi_gpio_alu_res_0_board.xdc] for cell 'mpsoc_i/axi_gpio_alu_res/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_res_0/mpsoc_axi_gpio_alu_res_0_board.xdc] for cell 'mpsoc_i/axi_gpio_alu_res/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_res_0/mpsoc_axi_gpio_alu_res_0.xdc] for cell 'mpsoc_i/axi_gpio_alu_res/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_res_0/mpsoc_axi_gpio_alu_res_0.xdc] for cell 'mpsoc_i/axi_gpio_alu_res/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_wr_0/mpsoc_axi_gpio_gpr_wr_0_board.xdc] for cell 'mpsoc_i/axi_gpio_gpr_wr/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_wr_0/mpsoc_axi_gpio_gpr_wr_0_board.xdc] for cell 'mpsoc_i/axi_gpio_gpr_wr/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_wr_0/mpsoc_axi_gpio_gpr_wr_0.xdc] for cell 'mpsoc_i/axi_gpio_gpr_wr/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_wr_0/mpsoc_axi_gpio_gpr_wr_0.xdc] for cell 'mpsoc_i/axi_gpio_gpr_wr/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_wen_0/mpsoc_axi_gpio_gpr_wen_0_board.xdc] for cell 'mpsoc_i/axi_gpio_gpr_wen/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_wen_0/mpsoc_axi_gpio_gpr_wen_0_board.xdc] for cell 'mpsoc_i/axi_gpio_gpr_wen/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_wen_0/mpsoc_axi_gpio_gpr_wen_0.xdc] for cell 'mpsoc_i/axi_gpio_gpr_wen/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_wen_0/mpsoc_axi_gpio_gpr_wen_0.xdc] for cell 'mpsoc_i/axi_gpio_gpr_wen/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_raddr_0/mpsoc_axi_gpio_gpr_raddr_0_board.xdc] for cell 'mpsoc_i/axi_gpio_gpr_raddr/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_raddr_0/mpsoc_axi_gpio_gpr_raddr_0_board.xdc] for cell 'mpsoc_i/axi_gpio_gpr_raddr/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_raddr_0/mpsoc_axi_gpio_gpr_raddr_0.xdc] for cell 'mpsoc_i/axi_gpio_gpr_raddr/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_raddr_0/mpsoc_axi_gpio_gpr_raddr_0.xdc] for cell 'mpsoc_i/axi_gpio_gpr_raddr/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_rdata_0/mpsoc_axi_gpio_gpr_rdata_0_board.xdc] for cell 'mpsoc_i/axi_gpio_gpr_rdata/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_rdata_0/mpsoc_axi_gpio_gpr_rdata_0_board.xdc] for cell 'mpsoc_i/axi_gpio_gpr_rdata/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_rdata_0/mpsoc_axi_gpio_gpr_rdata_0.xdc] for cell 'mpsoc_i/axi_gpio_gpr_rdata/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_rdata_0/mpsoc_axi_gpio_gpr_rdata_0.xdc] for cell 'mpsoc_i/axi_gpio_gpr_rdata/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_ps8_0_99M_0/mpsoc_rst_ps8_0_99M_0_board.xdc] for cell 'mpsoc_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_ps8_0_99M_0/mpsoc_rst_ps8_0_99M_0_board.xdc] for cell 'mpsoc_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_ps8_0_99M_0/mpsoc_rst_ps8_0_99M_0.xdc] for cell 'mpsoc_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_ps8_0_99M_0/mpsoc_rst_ps8_0_99M_0.xdc] for cell 'mpsoc_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_ultra_ps_e_0_0/mpsoc_zynq_ultra_ps_e_0_0.xdc] for cell 'mpsoc_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_ultra_ps_e_0_0/mpsoc_zynq_ultra_ps_e_0_0.xdc] for cell 'mpsoc_i/zynq_ultra_ps_e_0/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1297 instances were transformed.
  FDR => FDRE: 1296 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2163.773 ; gain = 1.000 ; free physical = 369 ; free virtual = 5957
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:02 ; elapsed = 00:04:02 . Memory (MB): peak = 2163.773 ; gain = 499.711 ; free physical = 467 ; free virtual = 6056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2eg-sfva625-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:02 ; elapsed = 00:04:02 . Memory (MB): peak = 2163.773 ; gain = 499.711 ; free physical = 467 ; free virtual = 6056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  /home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_ultra_ps_e_0_0/mpsoc_zynq_ultra_ps_e_0_0.xdc, line 25).
Applied set_property DONT_TOUCH = true for mpsoc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/axi_gpio_alu_op. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/axi_gpio_alu_op/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/axi_gpio_alu_operand. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/axi_gpio_alu_operand/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/axi_gpio_alu_res. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/axi_gpio_alu_res/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/axi_gpio_gpr_raddr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/axi_gpio_gpr_raddr/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/axi_gpio_gpr_rdata. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/axi_gpio_gpr_rdata/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/axi_gpio_gpr_wen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/axi_gpio_gpr_wen/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/axi_gpio_gpr_wr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/axi_gpio_gpr_wr/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/concat_alu_tag. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/reg_file_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/rst_ps8_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/rst_ps8_0_99M/U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/u_alu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/u_reg_file. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mpsoc_i/zynq_ultra_ps_e_0/inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:02 ; elapsed = 00:04:03 . Memory (MB): peak = 2163.773 ; gain = 499.711 ; free physical = 467 ; free virtual = 6056
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1135]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'first_mi_word_reg' into 'first_word_reg' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2256]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1056]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'first_word_reg' into 'first_mi_word_reg' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1780]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/cod/prj1-Therock90421/hardware/sources/ip_catalog/alu.v:28]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/cod/prj1-Therock90421/hardware/sources/ip_catalog/alu.v:29]
INFO: [Synth 8-5546] ROM "r_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_reg[1]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-115] binding instance 'mpsoc_i' in module 'mpsoc_wrapper' to reference 'mpsoc' which has no pins
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:07 ; elapsed = 00:04:09 . Memory (MB): peak = 2163.773 ; gain = 499.711 ; free physical = 459 ; free virtual = 6047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 8     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 12    
	   2 Input      4 Bit       Adders := 15    
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 61    
+---Registers : 
	               72 Bit    Registers := 1     
	               70 Bit    Registers := 4     
	               40 Bit    Registers := 8     
	               36 Bit    Registers := 4     
	               32 Bit    Registers := 66    
	               29 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 8     
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 24    
	                4 Bit    Registers := 25    
	                3 Bit    Registers := 22    
	                2 Bit    Registers := 43    
	                1 Bit    Registers := 477   
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     70 Bit        Muxes := 4     
	   8 Input     40 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 12    
	   2 Input     36 Bit        Muxes := 4     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 21    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 11    
	   2 Input      8 Bit        Muxes := 12    
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 22    
	   8 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   7 Input      2 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 46    
	   4 Input      2 Bit        Muxes := 11    
	   5 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 256   
	   4 Input      1 Bit        Muxes := 28    
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module GPIO_Core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 66    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_gpio__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module GPIO_Core__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_gpio__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module GPIO_Core__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_gpio__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module GPIO_Core__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                1 Bit    Registers := 66    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_gpio__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module GPIO_Core__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_gpio__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module GPIO_Core__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_gpio__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_13_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module synchronizer_ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
Module axi_dwidth_converter_v2_1_13_a_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input     40 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module axi_dwidth_converter_v2_1_13_w_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_13_a_downsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   8 Input     40 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_13_r_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_13_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_13_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_13_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_13_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_13_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_13_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_13_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_13_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_13_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_13_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_13_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               70 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 2     
Module axi_register_slice_v2_1_13_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_13_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_13_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_14_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module axi_crossbar_v2_1_14_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_14_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_14_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_14_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_register_slice_v2_1_13_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module axi_crossbar_v2_1_14_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module reg_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1583]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1583]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1583]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1583]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1583]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1583]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1583]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[28]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[27]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[27]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[26]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[26]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[25]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[25]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[24]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[24]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[23]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[23]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[22]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[21]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[20]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[19]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[18]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[17]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[16]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[1]' (FDR) to 'mpsoc_i/axi_gpio_alu_op/U0/ip2bus_data_i_D1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mpsoc_i/axi_gpio_alu_op/U0/\ip2bus_data_i_D1_reg[0] )
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]' (FDRE) to 'mpsoc_i/axi_gpio_alu_op/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mpsoc_i/axi_gpio_alu_op/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mpsoc_i/axi_gpio_alu_operand/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mpsoc_i/axi_gpio_alu_operand/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[16].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[18].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[8].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[20].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[22].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[23].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[24].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[25].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[27].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[28].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[29].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[30].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[31].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mpsoc_i/axi_gpio_alu_res/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mpsoc_i/axi_gpio_alu_res/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mpsoc_i/axi_gpio_gpr_raddr/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mpsoc_i/axi_gpio_gpr_raddr/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mpsoc_i/axi_gpio_gpr_rdata/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mpsoc_i/axi_gpio_gpr_rdata/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[30]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[29]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[29]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[28]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[28]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[27]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[27]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[26]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[26]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[25]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[25]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[24]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[24]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[23]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[23]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[22]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[21]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[20]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[19]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[18]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[17]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[16]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[1]' (FDR) to 'mpsoc_i/axi_gpio_gpr_wen/U0/ip2bus_data_i_D1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mpsoc_i/axi_gpio_gpr_wen/U0/\ip2bus_data_i_D1_reg[0] )
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]' (FDRE) to 'mpsoc_i/axi_gpio_gpr_wen/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]' (FDRE) to 'mpsoc_i/axi_gpio_gpr_wen/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]' (FDRE) to 'mpsoc_i/axi_gpio_gpr_wen/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]' (FDRE) to 'mpsoc_i/axi_gpio_gpr_wen/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]' (FDRE) to 'mpsoc_i/axi_gpio_gpr_wen/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]' (FDRE) to 'mpsoc_i/axi_gpio_gpr_wen/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]' (FDRE) to 'mpsoc_i/axi_gpio_gpr_wen/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]' (FDRE) to 'mpsoc_i/axi_gpio_gpr_wen/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'mpsoc_i/axi_gpio_gpr_wen/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'mpsoc_i/axi_gpio_gpr_wen/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'mpsoc_i/axi_gpio_gpr_wen/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'mpsoc_i/axi_gpio_gpr_wen/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'mpsoc_i/axi_gpio_gpr_wen/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'mpsoc_i/axi_gpio_gpr_wen/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mpsoc_i/axi_gpio_gpr_wen/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mpsoc_i/axi_gpio_gpr_wr/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mpsoc_i/axi_gpio_gpr_wr/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mpsoc_i/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/num_transactions_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mpsoc_i/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/next_mi_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mpsoc_i/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mpsoc_i/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mpsoc_i/u_reg_file/\inst/r_reg[0][31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:32 ; elapsed = 00:04:35 . Memory (MB): peak = 2163.773 ; gain = 499.711 ; free physical = 398 ; free virtual = 5989
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+------------+
|Module Name                                          | RTL Object                                                                                                                                                                                                 | Inference      | Size (Depth x Width) | Primitives | 
+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+------------+
|mpsoc_i/ps8_0_axi_periph/\s00_couplers/auto_ds /inst | gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               |            | 
|mpsoc_i/ps8_0_axi_periph/\s00_couplers/auto_ds /inst | gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                 | User Attribute | 32 x 29              |            | 
|mpsoc_i/ps8_0_axi_periph/\s00_couplers/auto_ds /inst | gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                   | User Attribute | 32 x 29              |            | 
+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:10 ; elapsed = 00:05:14 . Memory (MB): peak = 3928.906 ; gain = 2264.844 ; free physical = 135 ; free virtual = 4384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:23 ; elapsed = 00:05:27 . Memory (MB): peak = 4015.805 ; gain = 2351.742 ; free physical = 140 ; free virtual = 4331
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:46 ; elapsed = 00:05:51 . Memory (MB): peak = 4023.812 ; gain = 2359.750 ; free physical = 129 ; free virtual = 4324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 24 to 12 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:976]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8368]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8368]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8368]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8368]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8368]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:7970]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:7970]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:7970]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:7970]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:7970]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:7970]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:7970]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:7970]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:7970]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:7970]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8368]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8368]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8368]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8368]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8368]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8368]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8368]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8368]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8368]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:8368]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:7970]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:7970]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:7970]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:7970]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:7970]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/3bde/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5369]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5369]
WARNING: [Synth 8-5396] Clock pin WCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5369]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5378]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5378]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5378]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5378]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5378]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5378]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5378]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5378]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5378]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5378]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5378]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5378]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5378]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ipshared/ebc2/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:5378]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:00 ; elapsed = 00:06:05 . Memory (MB): peak = 4023.812 ; gain = 2359.750 ; free physical = 126 ; free virtual = 4324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:00 ; elapsed = 00:06:05 . Memory (MB): peak = 4023.812 ; gain = 2359.750 ; free physical = 126 ; free virtual = 4324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:02 ; elapsed = 00:06:07 . Memory (MB): peak = 4023.812 ; gain = 2359.750 ; free physical = 124 ; free virtual = 4323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:02 ; elapsed = 00:06:07 . Memory (MB): peak = 4023.812 ; gain = 2359.750 ; free physical = 124 ; free virtual = 4323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:02 ; elapsed = 00:06:07 . Memory (MB): peak = 4023.812 ; gain = 2359.750 ; free physical = 124 ; free virtual = 4322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:02 ; elapsed = 00:06:07 . Memory (MB): peak = 4023.812 ; gain = 2359.750 ; free physical = 124 ; free virtual = 4322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 4      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 2          | 0      | 2       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG_PS  |     1|
|2     |CARRY8   |    18|
|3     |LUT1     |   350|
|4     |LUT2     |   210|
|5     |LUT3     |   393|
|6     |LUT4     |   290|
|7     |LUT5     |   647|
|8     |LUT6     |  1477|
|9     |MUXF7    |   260|
|10    |PS8      |     1|
|11    |RAM32M16 |     7|
|12    |SRL16    |     1|
|13    |SRL16E   |    10|
|14    |SRLC32E  |    35|
|15    |FDCE     |    69|
|16    |FDPE     |    63|
|17    |FDR      |   404|
|18    |FDRE     |  3414|
|19    |FDSE     |   259|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                                                 |Module                                                         |Cells |
+------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                                                      |                                                               |  7909|
|2     |  mpsoc_i                                                                                |mpsoc                                                          |  7909|
|3     |    axi_gpio_alu_op                                                                      |mpsoc_axi_gpio_alu_op_0                                        |    70|
|4     |      U0                                                                                 |axi_gpio                                                       |    70|
|5     |        AXI_LITE_IPIF_I                                                                  |axi_lite_ipif_63                                               |    51|
|6     |          I_SLAVE_ATTACHMENT                                                             |slave_attachment_64                                            |    51|
|7     |            I_DECODER                                                                    |address_decoder_65                                             |    10|
|8     |        gpio_core_1                                                                      |GPIO_Core                                                      |    14|
|9     |    axi_gpio_alu_operand                                                                 |mpsoc_axi_gpio_alu_operand_0                                   |   341|
|10    |      U0                                                                                 |axi_gpio__parameterized1                                       |   341|
|11    |        AXI_LITE_IPIF_I                                                                  |axi_lite_ipif_60                                               |   110|
|12    |          I_SLAVE_ATTACHMENT                                                             |slave_attachment_61                                            |   110|
|13    |            I_DECODER                                                                    |address_decoder_62                                             |    41|
|14    |        gpio_core_1                                                                      |GPIO_Core__parameterized0                                      |   197|
|15    |    axi_gpio_alu_res                                                                     |mpsoc_axi_gpio_alu_res_0                                       |   496|
|16    |      U0                                                                                 |axi_gpio__parameterized3                                       |   496|
|17    |        AXI_LITE_IPIF_I                                                                  |axi_lite_ipif_56                                               |   177|
|18    |          I_SLAVE_ATTACHMENT                                                             |slave_attachment_58                                            |   177|
|19    |            I_DECODER                                                                    |address_decoder_59                                             |   108|
|20    |        gpio_core_1                                                                      |GPIO_Core__parameterized1                                      |   285|
|21    |          \Dual.INPUT_DOUBLE_REGS4                                                       |cdc_sync__parameterized0_57                                    |   128|
|22    |          \Dual.INPUT_DOUBLE_REGS5                                                       |cdc_sync                                                       |    12|
|23    |    axi_gpio_gpr_raddr                                                                   |mpsoc_axi_gpio_gpr_raddr_0                                     |    98|
|24    |      U0                                                                                 |axi_gpio__parameterized5                                       |    98|
|25    |        AXI_LITE_IPIF_I                                                                  |axi_lite_ipif_53                                               |    56|
|26    |          I_SLAVE_ATTACHMENT                                                             |slave_attachment_54                                            |    56|
|27    |            I_DECODER                                                                    |address_decoder_55                                             |    14|
|28    |        gpio_core_1                                                                      |GPIO_Core__parameterized2                                      |    35|
|29    |    axi_gpio_gpr_rdata                                                                   |mpsoc_axi_gpio_gpr_rdata_0                                     |   725|
|30    |      U0                                                                                 |axi_gpio__parameterized7                                       |   725|
|31    |        AXI_LITE_IPIF_I                                                                  |axi_lite_ipif_49                                               |   174|
|32    |          I_SLAVE_ATTACHMENT                                                             |slave_attachment_51                                            |   174|
|33    |            I_DECODER                                                                    |address_decoder_52                                             |   105|
|34    |        gpio_core_1                                                                      |GPIO_Core__parameterized3                                      |   517|
|35    |          \Dual.INPUT_DOUBLE_REGS4                                                       |cdc_sync__parameterized0                                       |   128|
|36    |          \Dual.INPUT_DOUBLE_REGS5                                                       |cdc_sync__parameterized0_50                                    |   128|
|37    |    axi_gpio_gpr_wen                                                                     |mpsoc_axi_gpio_gpr_wen_0                                       |    59|
|38    |      U0                                                                                 |axi_gpio__parameterized9                                       |    59|
|39    |        AXI_LITE_IPIF_I                                                                  |axi_lite_ipif_46                                               |    47|
|40    |          I_SLAVE_ATTACHMENT                                                             |slave_attachment_47                                            |    47|
|41    |            I_DECODER                                                                    |address_decoder_48                                             |     8|
|42    |        gpio_core_1                                                                      |GPIO_Core__parameterized4                                      |     9|
|43    |    axi_gpio_gpr_wr                                                                      |mpsoc_axi_gpio_gpr_wr_0                                        |   292|
|44    |      U0                                                                                 |axi_gpio__parameterized11                                      |   292|
|45    |        AXI_LITE_IPIF_I                                                                  |axi_lite_ipif                                                  |   142|
|46    |          I_SLAVE_ATTACHMENT                                                             |slave_attachment                                               |   142|
|47    |            I_DECODER                                                                    |address_decoder                                                |    73|
|48    |        gpio_core_1                                                                      |GPIO_Core__parameterized5                                      |   116|
|49    |    concat_alu_tag                                                                       |mpsoc_concat_alu_tag_0                                         |     0|
|50    |    ps8_0_axi_periph                                                                     |mpsoc_ps8_0_axi_periph_0                                       |  3471|
|51    |      xbar                                                                               |mpsoc_xbar_0                                                   |   448|
|52    |        inst                                                                             |axi_crossbar_v2_1_14_axi_crossbar                              |   448|
|53    |          \gen_sasd.crossbar_sasd_0                                                      |axi_crossbar_v2_1_14_crossbar_sasd                             |   448|
|54    |            addr_arbiter_inst                                                            |axi_crossbar_v2_1_14_addr_arbiter_sasd                         |   174|
|55    |            \gen_decerr.decerr_slave_inst                                                |axi_crossbar_v2_1_14_decerr_slave                              |    15|
|56    |            reg_slice_r                                                                  |axi_register_slice_v2_1_13_axic_register_slice__parameterized7 |   225|
|57    |            splitter_ar                                                                  |axi_crossbar_v2_1_14_splitter__parameterized0                  |     2|
|58    |            splitter_aw                                                                  |axi_crossbar_v2_1_14_splitter                                  |    12|
|59    |      s00_couplers                                                                       |s00_couplers_imp_13SEB9W                                       |  3023|
|60    |        auto_ds                                                                          |mpsoc_auto_ds_0                                                |  1966|
|61    |          inst                                                                           |axi_dwidth_converter_v2_1_13_top                               |  1966|
|62    |            \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                       |axi_dwidth_converter_v2_1_13_axi_downsizer                     |  1966|
|63    |              \USE_READ.read_addr_inst                                                   |axi_dwidth_converter_v2_1_13_a_downsizer__parameterized0       |   863|
|64    |                cmd_queue                                                                |axi_data_fifo_v2_1_12_axic_fifo__parameterized0_24             |   415|
|65    |                  inst                                                                   |axi_data_fifo_v2_1_12_fifo_gen__parameterized0_25              |   415|
|66    |                    fifo_gen_inst                                                        |fifo_generator_v13_1_4__parameterized0_26                      |   415|
|67    |                      inst_fifo_gen                                                      |fifo_generator_v13_1_4_synth__parameterized0_27                |   415|
|68    |                        \gconvfifo.rf                                                    |fifo_generator_top__parameterized0_28                          |   415|
|69    |                          \grf.rf                                                        |fifo_generator_ramfifo__parameterized0_29                      |   415|
|70    |                            \gntv_or_sync_fifo.gl0.rd                                    |rd_logic_30                                                    |    40|
|71    |                              \gr1.gr1_int.rfwft                                         |rd_fwft_43                                                     |    23|
|72    |                              \grss.rsts                                                 |rd_status_flags_ss_44                                          |     2|
|73    |                              rpntr                                                      |rd_bin_cntr_45                                                 |    15|
|74    |                            \gntv_or_sync_fifo.gl0.wr                                    |wr_logic_31                                                    |    47|
|75    |                              \gwss.wsts                                                 |wr_status_flags_ss_41                                          |    24|
|76    |                              wpntr                                                      |wr_bin_cntr_42                                                 |    23|
|77    |                            \gntv_or_sync_fifo.mem                                       |memory__parameterized0_32                                      |   308|
|78    |                              \gdm.dm_gen.dm                                             |dmem__parameterized0_40                                        |   123|
|79    |                            rstblk                                                       |reset_blk_ramfifo_33                                           |    20|
|80    |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_34                                             |     1|
|81    |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_35                                             |     1|
|82    |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_36                                             |     2|
|83    |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_37                                             |     2|
|84    |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst  |synchronizer_ff_38                                             |     1|
|85    |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst  |synchronizer_ff_39                                             |     1|
|86    |              \USE_READ.read_data_inst                                                   |axi_dwidth_converter_v2_1_13_r_downsizer                       |   164|
|87    |              \USE_WRITE.USE_SPLIT.write_resp_inst                                       |axi_dwidth_converter_v2_1_13_b_downsizer                       |    33|
|88    |              \USE_WRITE.write_addr_inst                                                 |axi_dwidth_converter_v2_1_13_a_downsizer                       |   872|
|89    |                \USE_B_CHANNEL.cmd_b_queue                                               |axi_data_fifo_v2_1_12_axic_fifo                                |   138|
|90    |                  inst                                                                   |axi_data_fifo_v2_1_12_fifo_gen                                 |   138|
|91    |                    fifo_gen_inst                                                        |fifo_generator_v13_1_4                                         |   138|
|92    |                      inst_fifo_gen                                                      |fifo_generator_v13_1_4_synth                                   |   138|
|93    |                        \gconvfifo.rf                                                    |fifo_generator_top                                             |   138|
|94    |                          \grf.rf                                                        |fifo_generator_ramfifo                                         |   138|
|95    |                            \gntv_or_sync_fifo.gl0.rd                                    |rd_logic_10                                                    |    35|
|96    |                              \gr1.gr1_int.rfwft                                         |rd_fwft_21                                                     |    17|
|97    |                              \grss.rsts                                                 |rd_status_flags_ss_22                                          |     3|
|98    |                              rpntr                                                      |rd_bin_cntr_23                                                 |    15|
|99    |                            \gntv_or_sync_fifo.gl0.wr                                    |wr_logic_11                                                    |    55|
|100   |                              \gwss.wsts                                                 |wr_status_flags_ss_19                                          |    25|
|101   |                              wpntr                                                      |wr_bin_cntr_20                                                 |    30|
|102   |                            \gntv_or_sync_fifo.mem                                       |memory                                                         |    28|
|103   |                              \gdm.dm_gen.dm                                             |dmem                                                           |    19|
|104   |                            rstblk                                                       |reset_blk_ramfifo_12                                           |    20|
|105   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_13                                             |     1|
|106   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_14                                             |     1|
|107   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_15                                             |     2|
|108   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_16                                             |     2|
|109   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst  |synchronizer_ff_17                                             |     1|
|110   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst  |synchronizer_ff_18                                             |     1|
|111   |                cmd_queue                                                                |axi_data_fifo_v2_1_12_axic_fifo__parameterized0                |   283|
|112   |                  inst                                                                   |axi_data_fifo_v2_1_12_fifo_gen__parameterized0                 |   283|
|113   |                    fifo_gen_inst                                                        |fifo_generator_v13_1_4__parameterized0                         |   283|
|114   |                      inst_fifo_gen                                                      |fifo_generator_v13_1_4_synth__parameterized0                   |   283|
|115   |                        \gconvfifo.rf                                                    |fifo_generator_top__parameterized0                             |   283|
|116   |                          \grf.rf                                                        |fifo_generator_ramfifo__parameterized0                         |   283|
|117   |                            \gntv_or_sync_fifo.gl0.rd                                    |rd_logic                                                       |    36|
|118   |                              \gr1.gr1_int.rfwft                                         |rd_fwft                                                        |    18|
|119   |                              \grss.rsts                                                 |rd_status_flags_ss                                             |     3|
|120   |                              rpntr                                                      |rd_bin_cntr                                                    |    15|
|121   |                            \gntv_or_sync_fifo.gl0.wr                                    |wr_logic                                                       |    29|
|122   |                              \gwss.wsts                                                 |wr_status_flags_ss                                             |     5|
|123   |                              wpntr                                                      |wr_bin_cntr                                                    |    24|
|124   |                            \gntv_or_sync_fifo.mem                                       |memory__parameterized0                                         |   197|
|125   |                              \gdm.dm_gen.dm                                             |dmem__parameterized0                                           |   117|
|126   |                            rstblk                                                       |reset_blk_ramfifo                                              |    21|
|127   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff                                                |     1|
|128   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_5                                              |     1|
|129   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_6                                              |     2|
|130   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_7                                              |     2|
|131   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst  |synchronizer_ff_8                                              |     1|
|132   |                              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst  |synchronizer_ff_9                                              |     1|
|133   |              \USE_WRITE.write_data_inst                                                 |axi_dwidth_converter_v2_1_13_w_downsizer                       |    34|
|134   |        auto_pc                                                                          |mpsoc_auto_pc_0                                                |  1057|
|135   |          inst                                                                           |axi_protocol_converter_v2_1_13_axi_protocol_converter          |  1057|
|136   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                        |axi_protocol_converter_v2_1_13_b2s                             |  1057|
|137   |              \RD.ar_channel_0                                                           |axi_protocol_converter_v2_1_13_b2s_ar_channel                  |   170|
|138   |                ar_cmd_fsm_0                                                             |axi_protocol_converter_v2_1_13_b2s_rd_cmd_fsm                  |    29|
|139   |                cmd_translator_0                                                         |axi_protocol_converter_v2_1_13_b2s_cmd_translator_2            |   141|
|140   |                  incr_cmd_0                                                             |axi_protocol_converter_v2_1_13_b2s_incr_cmd_3                  |    52|
|141   |                  wrap_cmd_0                                                             |axi_protocol_converter_v2_1_13_b2s_wrap_cmd_4                  |    84|
|142   |              \RD.r_channel_0                                                            |axi_protocol_converter_v2_1_13_b2s_r_channel                   |    86|
|143   |                rd_data_fifo_0                                                           |axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized1 |    70|
|144   |                transaction_fifo_0                                                       |axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized2 |    14|
|145   |              SI_REG                                                                     |axi_register_slice_v2_1_13_axi_register_slice                  |   552|
|146   |                ar_pipe                                                                  |axi_register_slice_v2_1_13_axic_register_slice                 |   215|
|147   |                aw_pipe                                                                  |axi_register_slice_v2_1_13_axic_register_slice_1               |   214|
|148   |                b_pipe                                                                   |axi_register_slice_v2_1_13_axic_register_slice__parameterized1 |    12|
|149   |                r_pipe                                                                   |axi_register_slice_v2_1_13_axic_register_slice__parameterized2 |   111|
|150   |              \WR.aw_channel_0                                                           |axi_protocol_converter_v2_1_13_b2s_aw_channel                  |   191|
|151   |                aw_cmd_fsm_0                                                             |axi_protocol_converter_v2_1_13_b2s_wr_cmd_fsm                  |    41|
|152   |                cmd_translator_0                                                         |axi_protocol_converter_v2_1_13_b2s_cmd_translator              |   142|
|153   |                  incr_cmd_0                                                             |axi_protocol_converter_v2_1_13_b2s_incr_cmd                    |    55|
|154   |                  wrap_cmd_0                                                             |axi_protocol_converter_v2_1_13_b2s_wrap_cmd                    |    84|
|155   |              \WR.b_channel_0                                                            |axi_protocol_converter_v2_1_13_b2s_b_channel                   |    57|
|156   |                bid_fifo_0                                                               |axi_protocol_converter_v2_1_13_b2s_simple_fifo                 |    27|
|157   |                bresp_fifo_0                                                             |axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized0 |     8|
|158   |    reg_file_reset                                                                       |mpsoc_reg_file_reset_0                                         |     1|
|159   |    rst_ps8_0_99M                                                                        |mpsoc_rst_ps8_0_99M_0                                          |    66|
|160   |      U0                                                                                 |proc_sys_reset                                                 |    66|
|161   |        EXT_LPF                                                                          |lpf                                                            |    23|
|162   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                     |cdc_sync__parameterized3                                       |     6|
|163   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                     |cdc_sync__parameterized3_0                                     |     6|
|164   |        SEQ                                                                              |sequence_psr                                                   |    38|
|165   |          SEQ_COUNTER                                                                    |upcnt_n                                                        |    13|
|166   |    u_alu                                                                                |mpsoc_u_alu_0                                                  |   132|
|167   |      inst                                                                               |alu                                                            |   119|
|168   |    u_reg_file                                                                           |mpsoc_u_reg_file_0                                             |  1855|
|169   |      inst                                                                               |reg_file                                                       |  1855|
|170   |    zynq_ultra_ps_e_0                                                                    |mpsoc_zynq_ultra_ps_e_0_0                                      |   303|
|171   |      inst                                                                               |zynq_ultra_ps_e_v3_0_1_zynq_ultra_ps_e                         |   303|
+------+-----------------------------------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:02 ; elapsed = 00:06:07 . Memory (MB): peak = 4023.812 ; gain = 2359.750 ; free physical = 124 ; free virtual = 4323
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2100 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:45 ; elapsed = 00:05:50 . Memory (MB): peak = 4023.812 ; gain = 1860.039 ; free physical = 163 ; free virtual = 4363
Synthesis Optimization Complete : Time (s): cpu = 00:06:03 ; elapsed = 00:06:07 . Memory (MB): peak = 4023.820 ; gain = 2359.750 ; free physical = 161 ; free virtual = 4364
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 430 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_operand_0/mpsoc_axi_gpio_alu_operand_0_board.xdc] for cell 'mpsoc_i/axi_gpio_alu_operand/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_operand_0/mpsoc_axi_gpio_alu_operand_0_board.xdc] for cell 'mpsoc_i/axi_gpio_alu_operand/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_operand_0/mpsoc_axi_gpio_alu_operand_0.xdc] for cell 'mpsoc_i/axi_gpio_alu_operand/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_operand_0/mpsoc_axi_gpio_alu_operand_0.xdc] for cell 'mpsoc_i/axi_gpio_alu_operand/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_op_0/mpsoc_axi_gpio_alu_op_0_board.xdc] for cell 'mpsoc_i/axi_gpio_alu_op/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_op_0/mpsoc_axi_gpio_alu_op_0_board.xdc] for cell 'mpsoc_i/axi_gpio_alu_op/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_op_0/mpsoc_axi_gpio_alu_op_0.xdc] for cell 'mpsoc_i/axi_gpio_alu_op/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_op_0/mpsoc_axi_gpio_alu_op_0.xdc] for cell 'mpsoc_i/axi_gpio_alu_op/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_res_0/mpsoc_axi_gpio_alu_res_0_board.xdc] for cell 'mpsoc_i/axi_gpio_alu_res/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_res_0/mpsoc_axi_gpio_alu_res_0_board.xdc] for cell 'mpsoc_i/axi_gpio_alu_res/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_res_0/mpsoc_axi_gpio_alu_res_0.xdc] for cell 'mpsoc_i/axi_gpio_alu_res/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_alu_res_0/mpsoc_axi_gpio_alu_res_0.xdc] for cell 'mpsoc_i/axi_gpio_alu_res/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_wr_0/mpsoc_axi_gpio_gpr_wr_0_board.xdc] for cell 'mpsoc_i/axi_gpio_gpr_wr/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_wr_0/mpsoc_axi_gpio_gpr_wr_0_board.xdc] for cell 'mpsoc_i/axi_gpio_gpr_wr/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_wr_0/mpsoc_axi_gpio_gpr_wr_0.xdc] for cell 'mpsoc_i/axi_gpio_gpr_wr/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_wr_0/mpsoc_axi_gpio_gpr_wr_0.xdc] for cell 'mpsoc_i/axi_gpio_gpr_wr/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_wen_0/mpsoc_axi_gpio_gpr_wen_0_board.xdc] for cell 'mpsoc_i/axi_gpio_gpr_wen/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_wen_0/mpsoc_axi_gpio_gpr_wen_0_board.xdc] for cell 'mpsoc_i/axi_gpio_gpr_wen/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_wen_0/mpsoc_axi_gpio_gpr_wen_0.xdc] for cell 'mpsoc_i/axi_gpio_gpr_wen/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_wen_0/mpsoc_axi_gpio_gpr_wen_0.xdc] for cell 'mpsoc_i/axi_gpio_gpr_wen/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_raddr_0/mpsoc_axi_gpio_gpr_raddr_0_board.xdc] for cell 'mpsoc_i/axi_gpio_gpr_raddr/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_raddr_0/mpsoc_axi_gpio_gpr_raddr_0_board.xdc] for cell 'mpsoc_i/axi_gpio_gpr_raddr/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_raddr_0/mpsoc_axi_gpio_gpr_raddr_0.xdc] for cell 'mpsoc_i/axi_gpio_gpr_raddr/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_raddr_0/mpsoc_axi_gpio_gpr_raddr_0.xdc] for cell 'mpsoc_i/axi_gpio_gpr_raddr/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_rdata_0/mpsoc_axi_gpio_gpr_rdata_0_board.xdc] for cell 'mpsoc_i/axi_gpio_gpr_rdata/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_rdata_0/mpsoc_axi_gpio_gpr_rdata_0_board.xdc] for cell 'mpsoc_i/axi_gpio_gpr_rdata/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_rdata_0/mpsoc_axi_gpio_gpr_rdata_0.xdc] for cell 'mpsoc_i/axi_gpio_gpr_rdata/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_axi_gpio_gpr_rdata_0/mpsoc_axi_gpio_gpr_rdata_0.xdc] for cell 'mpsoc_i/axi_gpio_gpr_rdata/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_ps8_0_99M_0/mpsoc_rst_ps8_0_99M_0_board.xdc] for cell 'mpsoc_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_ps8_0_99M_0/mpsoc_rst_ps8_0_99M_0_board.xdc] for cell 'mpsoc_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_ps8_0_99M_0/mpsoc_rst_ps8_0_99M_0.xdc] for cell 'mpsoc_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_rst_ps8_0_99M_0/mpsoc_rst_ps8_0_99M_0.xdc] for cell 'mpsoc_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_ultra_ps_e_0_0/mpsoc_zynq_ultra_ps_e_0_0.xdc] for cell 'mpsoc_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_zynq_ultra_ps_e_0_0/mpsoc_zynq_ultra_ps_e_0_0.xdc] for cell 'mpsoc_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_ds_0/mpsoc_auto_ds_0_clocks.xdc] for cell 'mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/cod/prj1-Therock90421/hardware/vivado_prj/prj_1/prj_1.srcs/sources_1/bd/mpsoc/ip/mpsoc_auto_ds_0/mpsoc_auto_ds_0_clocks.xdc] for cell 'mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 412 instances were transformed.
  FDR => FDRE: 404 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 7 instances
  SRL16 => SRL16E: 1 instances

816 Infos, 432 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:12 ; elapsed = 00:06:18 . Memory (MB): peak = 4026.820 ; gain = 2375.336 ; free physical = 1274 ; free virtual = 5384
INFO: [Common 17-1381] The checkpoint '/home/cod/prj1-Therock90421/hardware/vivado_out/dcp/synth.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.57 . Memory (MB): peak = 4050.824 ; gain = 0.000 ; free physical = 1260 ; free virtual = 5388
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4050.824 ; gain = 0.000 ; free physical = 1258 ; free virtual = 5388
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_timing_summary: Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 4061.840 ; gain = 11.016 ; free physical = 398 ; free virtual = 4875
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4093.855 ; gain = 32.016 ; free physical = 389 ; free virtual = 4871

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 454 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19c2530f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4093.855 ; gain = 0.000 ; free physical = 396 ; free virtual = 4879
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 272 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13f3ea951

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4093.855 ; gain = 0.000 ; free physical = 392 ; free virtual = 4876
INFO: [Opt 31-389] Phase Constant propagation created 93 cells and removed 132 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 130608b5b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4093.855 ; gain = 0.000 ; free physical = 392 ; free virtual = 4876
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 490 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 130608b5b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4093.855 ; gain = 0.000 ; free physical = 392 ; free virtual = 4876
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 130608b5b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4093.855 ; gain = 0.000 ; free physical = 392 ; free virtual = 4876
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4093.855 ; gain = 0.000 ; free physical = 392 ; free virtual = 4877
Ending Logic Optimization Task | Checksum: 130608b5b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4093.855 ; gain = 0.000 ; free physical = 392 ; free virtual = 4877

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14b0ceca0

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4093.855 ; gain = 0.000 ; free physical = 391 ; free virtual = 4877
833 Infos, 432 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4093.855 ; gain = 32.016 ; free physical = 391 ; free virtual = 4877
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4093.855 ; gain = 0.000 ; free physical = 382 ; free virtual = 4877
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 82cb5ac6

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4093.855 ; gain = 0.000 ; free physical = 382 ; free virtual = 4877
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4093.855 ; gain = 0.000 ; free physical = 382 ; free virtual = 4878

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fd5856e6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4093.855 ; gain = 0.000 ; free physical = 366 ; free virtual = 4869

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17c1cfa51

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4093.855 ; gain = 0.000 ; free physical = 355 ; free virtual = 4863

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17c1cfa51

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4093.855 ; gain = 0.000 ; free physical = 355 ; free virtual = 4863
Phase 1 Placer Initialization | Checksum: 17c1cfa51

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4093.855 ; gain = 0.000 ; free physical = 354 ; free virtual = 4863

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 171ab3bfc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4117.867 ; gain = 24.012 ; free physical = 337 ; free virtual = 4850

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 171ab3bfc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4117.867 ; gain = 24.012 ; free physical = 337 ; free virtual = 4850

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 212339115

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4117.867 ; gain = 24.012 ; free physical = 336 ; free virtual = 4849

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2000646b4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 4117.867 ; gain = 24.012 ; free physical = 336 ; free virtual = 4850

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18e0d6be4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 4117.867 ; gain = 24.012 ; free physical = 336 ; free virtual = 4850

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 16727eb65

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 4117.867 ; gain = 24.012 ; free physical = 336 ; free virtual = 4849

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 16727eb65

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 4117.867 ; gain = 24.012 ; free physical = 336 ; free virtual = 4849

Phase 3.7 Small Shape Clustering
Phase 3.7 Small Shape Clustering | Checksum: 1fbe41759

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 4117.867 ; gain = 24.012 ; free physical = 332 ; free virtual = 4846

Phase 3.8 DP Optimization
Phase 3.8 DP Optimization | Checksum: 1f8c851a4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 4117.867 ; gain = 24.012 ; free physical = 331 ; free virtual = 4845

Phase 3.9 Flow Legalize Slice Clusters
Phase 3.9 Flow Legalize Slice Clusters | Checksum: 1321e11b8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 4117.867 ; gain = 24.012 ; free physical = 330 ; free virtual = 4844

Phase 3.10 Slice Area Swap
Phase 3.10 Slice Area Swap | Checksum: 1c0fd04b7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 4117.867 ; gain = 24.012 ; free physical = 325 ; free virtual = 4839

Phase 3.11 Commit Slice Clusters
Phase 3.11 Commit Slice Clusters | Checksum: 1096d4713

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 4117.867 ; gain = 24.012 ; free physical = 328 ; free virtual = 4842

Phase 3.12 Re-assign LUT pins
Phase 3.12 Re-assign LUT pins | Checksum: 17e759169

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 4117.867 ; gain = 24.012 ; free physical = 328 ; free virtual = 4843

Phase 3.13 Pipeline Register Optimization
Phase 3.13 Pipeline Register Optimization | Checksum: 17e759169

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 4117.867 ; gain = 24.012 ; free physical = 328 ; free virtual = 4843
Phase 3 Detail Placement | Checksum: 17e759169

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 4117.867 ; gain = 24.012 ; free physical = 328 ; free virtual = 4843

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1509e8b81

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1509e8b81

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 4117.867 ; gain = 24.012 ; free physical = 324 ; free virtual = 4840
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.413. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f54143c7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 4117.867 ; gain = 24.012 ; free physical = 324 ; free virtual = 4840
Phase 4.1 Post Commit Optimization | Checksum: 1f54143c7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 4117.867 ; gain = 24.012 ; free physical = 324 ; free virtual = 4840

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f54143c7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 4117.867 ; gain = 24.012 ; free physical = 326 ; free virtual = 4841

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 268553f69

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 4117.867 ; gain = 24.012 ; free physical = 318 ; free virtual = 4834

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 246af5025

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 4117.867 ; gain = 24.012 ; free physical = 318 ; free virtual = 4834
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 246af5025

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 4117.867 ; gain = 24.012 ; free physical = 318 ; free virtual = 4834
Ending Placer Task | Checksum: 1640e6c84

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 4117.867 ; gain = 24.012 ; free physical = 330 ; free virtual = 4846
848 Infos, 432 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 4117.867 ; gain = 24.012 ; free physical = 329 ; free virtual = 4846
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
851 Infos, 432 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4117.867 ; gain = 0.000 ; free physical = 310 ; free virtual = 4840
INFO: [Common 17-1381] The checkpoint '/home/cod/prj1-Therock90421/hardware/vivado_out/dcp/place.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.38 . Memory (MB): peak = 4117.867 ; gain = 0.000 ; free physical = 321 ; free virtual = 4842
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: eb17fa24 ConstDB: 0 ShapeSum: 5e276be RouteDB: 7313fba2

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 156e97ba5

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 4117.867 ; gain = 0.000 ; free physical = 174 ; free virtual = 4687

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 187cd91ca

Time (s): cpu = 00:00:54 ; elapsed = 00:00:49 . Memory (MB): peak = 4117.867 ; gain = 0.000 ; free physical = 172 ; free virtual = 4687

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 187cd91ca

Time (s): cpu = 00:00:54 ; elapsed = 00:00:49 . Memory (MB): peak = 4117.867 ; gain = 0.000 ; free physical = 151 ; free virtual = 4668

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 187cd91ca

Time (s): cpu = 00:00:54 ; elapsed = 00:00:49 . Memory (MB): peak = 4117.867 ; gain = 0.000 ; free physical = 151 ; free virtual = 4668

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1db347b4

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 4117.867 ; gain = 0.000 ; free physical = 139 ; free virtual = 4657

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: c262b173

Time (s): cpu = 00:01:00 ; elapsed = 00:00:52 . Memory (MB): peak = 4117.867 ; gain = 0.000 ; free physical = 140 ; free virtual = 4658
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.451  | TNS=0.000  | WHS=-0.038 | THS=-2.162 |

Phase 2 Router Initialization | Checksum: 107a2e1ca

Time (s): cpu = 00:01:04 ; elapsed = 00:00:53 . Memory (MB): peak = 4117.867 ; gain = 0.000 ; free physical = 139 ; free virtual = 4658

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19535448f

Time (s): cpu = 00:01:09 ; elapsed = 00:00:55 . Memory (MB): peak = 4117.867 ; gain = 0.000 ; free physical = 136 ; free virtual = 4654

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1514
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.543  | TNS=0.000  | WHS=-0.006 | THS=-0.097 |

Phase 4.1 Global Iteration 0 | Checksum: 1d1b73788

Time (s): cpu = 00:01:29 ; elapsed = 00:01:02 . Memory (MB): peak = 4117.867 ; gain = 0.000 ; free physical = 137 ; free virtual = 4656
Phase 4 Rip-up And Reroute | Checksum: 1d1b73788

Time (s): cpu = 00:01:29 ; elapsed = 00:01:02 . Memory (MB): peak = 4117.867 ; gain = 0.000 ; free physical = 137 ; free virtual = 4656

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 139362414

Time (s): cpu = 00:01:32 ; elapsed = 00:01:04 . Memory (MB): peak = 4117.867 ; gain = 0.000 ; free physical = 138 ; free virtual = 4657
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.543  | TNS=0.000  | WHS=0.035  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 139362414

Time (s): cpu = 00:01:32 ; elapsed = 00:01:04 . Memory (MB): peak = 4117.867 ; gain = 0.000 ; free physical = 138 ; free virtual = 4657

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 139362414

Time (s): cpu = 00:01:32 ; elapsed = 00:01:04 . Memory (MB): peak = 4117.867 ; gain = 0.000 ; free physical = 138 ; free virtual = 4657
Phase 5 Delay and Skew Optimization | Checksum: 139362414

Time (s): cpu = 00:01:32 ; elapsed = 00:01:04 . Memory (MB): peak = 4117.867 ; gain = 0.000 ; free physical = 138 ; free virtual = 4657

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1581d9a75

Time (s): cpu = 00:01:34 ; elapsed = 00:01:05 . Memory (MB): peak = 4117.867 ; gain = 0.000 ; free physical = 141 ; free virtual = 4660
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.543  | TNS=0.000  | WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ccfbabe4

Time (s): cpu = 00:01:34 ; elapsed = 00:01:05 . Memory (MB): peak = 4117.867 ; gain = 0.000 ; free physical = 141 ; free virtual = 4660
Phase 6 Post Hold Fix | Checksum: 1ccfbabe4

Time (s): cpu = 00:01:34 ; elapsed = 00:01:05 . Memory (MB): peak = 4117.867 ; gain = 0.000 ; free physical = 141 ; free virtual = 4660

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.694715 %
  Global Horizontal Routing Utilization  = 1.06038 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15528802f

Time (s): cpu = 00:01:34 ; elapsed = 00:01:05 . Memory (MB): peak = 4117.867 ; gain = 0.000 ; free physical = 139 ; free virtual = 4659

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15528802f

Time (s): cpu = 00:01:35 ; elapsed = 00:01:05 . Memory (MB): peak = 4117.867 ; gain = 0.000 ; free physical = 139 ; free virtual = 4659

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15528802f

Time (s): cpu = 00:01:35 ; elapsed = 00:01:06 . Memory (MB): peak = 4117.867 ; gain = 0.000 ; free physical = 138 ; free virtual = 4658

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.543  | TNS=0.000  | WHS=0.035  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 15528802f

Time (s): cpu = 00:01:35 ; elapsed = 00:01:06 . Memory (MB): peak = 4117.867 ; gain = 0.000 ; free physical = 139 ; free virtual = 4660
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:35 ; elapsed = 00:01:06 . Memory (MB): peak = 4117.867 ; gain = 0.000 ; free physical = 166 ; free virtual = 4687

Routing Is Done.
866 Infos, 432 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:08 . Memory (MB): peak = 4117.867 ; gain = 0.000 ; free physical = 164 ; free virtual = 4687
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4117.867 ; gain = 0.000 ; free physical = 146 ; free virtual = 4683
INFO: [Common 17-1381] The checkpoint '/home/cod/prj1-Therock90421/hardware/vivado_out/dcp/route.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4130.930 ; gain = 13.062 ; free physical = 156 ; free virtual = 4682
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force /home/cod/prj1-Therock90421/hw_plat/system.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2eg-sfva625'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1], mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1], mpsoc_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]... and (the first 15 of 21 listed).
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream /home/cod/prj1-Therock90421/hw_plat/system.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
877 Infos, 433 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 4130.930 ; gain = 0.000 ; free physical = 194 ; free virtual = 4552
INFO: [Common 17-206] Exiting Vivado at Sun Mar 31 16:38:15 2019...
