#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b3ff10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b400a0 .scope module, "tb" "tb" 3 53;
 .timescale -12 -12;
L_0x1b3e080 .functor NOT 1, L_0x1b73ba0, C4<0>, C4<0>, C4<0>;
L_0x1b73900 .functor XOR 1, L_0x1b737a0, L_0x1b73860, C4<0>, C4<0>;
L_0x1b73a90 .functor XOR 1, L_0x1b73900, L_0x1b739c0, C4<0>, C4<0>;
v0x1b71af0_0 .net *"_ivl_10", 0 0, L_0x1b739c0;  1 drivers
v0x1b71bf0_0 .net *"_ivl_12", 0 0, L_0x1b73a90;  1 drivers
v0x1b71cd0_0 .net *"_ivl_2", 0 0, L_0x1b73700;  1 drivers
v0x1b71d90_0 .net *"_ivl_4", 0 0, L_0x1b737a0;  1 drivers
v0x1b71e70_0 .net *"_ivl_6", 0 0, L_0x1b73860;  1 drivers
v0x1b71fa0_0 .net *"_ivl_8", 0 0, L_0x1b73900;  1 drivers
v0x1b72080_0 .net "a", 0 0, v0x1b702e0_0;  1 drivers
v0x1b72120_0 .net "b", 0 0, v0x1b70380_0;  1 drivers
v0x1b721c0_0 .net "c", 0 0, v0x1b70420_0;  1 drivers
v0x1b722f0_0 .var "clk", 0 0;
v0x1b72390_0 .net "out_dut", 0 0, L_0x1b73580;  1 drivers
v0x1b72430_0 .net "out_ref", 0 0, L_0x1b3e940;  1 drivers
v0x1b724d0_0 .var/2u "stats1", 159 0;
v0x1b72570_0 .var/2u "strobe", 0 0;
v0x1b72610_0 .net "tb_match", 0 0, L_0x1b73ba0;  1 drivers
v0x1b726d0_0 .net "tb_mismatch", 0 0, L_0x1b3e080;  1 drivers
v0x1b72790_0 .net "wavedrom_enable", 0 0, v0x1b70590_0;  1 drivers
v0x1b72830_0 .net "wavedrom_title", 511 0, v0x1b70680_0;  1 drivers
L_0x1b73700 .concat [ 1 0 0 0], L_0x1b3e940;
L_0x1b737a0 .concat [ 1 0 0 0], L_0x1b3e940;
L_0x1b73860 .concat [ 1 0 0 0], L_0x1b73580;
L_0x1b739c0 .concat [ 1 0 0 0], L_0x1b3e940;
L_0x1b73ba0 .cmp/eeq 1, L_0x1b73700, L_0x1b73a90;
S_0x1b48910 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x1b400a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "out";
L_0x1b49380 .functor OR 1, v0x1b702e0_0, v0x1b70380_0, C4<0>, C4<0>;
L_0x1b3e940 .functor OR 1, L_0x1b49380, v0x1b70420_0, C4<0>, C4<0>;
v0x1b3e2f0_0 .net *"_ivl_0", 0 0, L_0x1b49380;  1 drivers
v0x1b3e390_0 .net "a", 0 0, v0x1b702e0_0;  alias, 1 drivers
v0x1b6f520_0 .net "b", 0 0, v0x1b70380_0;  alias, 1 drivers
v0x1b6f5c0_0 .net "c", 0 0, v0x1b70420_0;  alias, 1 drivers
v0x1b6f680_0 .net "out", 0 0, L_0x1b3e940;  alias, 1 drivers
S_0x1b6f810 .scope module, "stim1" "stimulus_gen" 3 90, 3 16 0, S_0x1b400a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1b702e0_0 .var "a", 0 0;
v0x1b70380_0 .var "b", 0 0;
v0x1b70420_0 .var "c", 0 0;
v0x1b704f0_0 .net "clk", 0 0, v0x1b722f0_0;  1 drivers
v0x1b70590_0 .var "wavedrom_enable", 0 0;
v0x1b70680_0 .var "wavedrom_title", 511 0;
S_0x1b6fae0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 37, 3 37 0, S_0x1b6f810;
 .timescale -12 -12;
v0x1b6fd20_0 .var/2s "count", 31 0;
E_0x1b444d0/0 .event negedge, v0x1b704f0_0;
E_0x1b444d0/1 .event posedge, v0x1b704f0_0;
E_0x1b444d0 .event/or E_0x1b444d0/0, E_0x1b444d0/1;
E_0x1b44730 .event posedge, v0x1b704f0_0;
S_0x1b6fe20 .scope task, "wavedrom_start" "wavedrom_start" 3 28, 3 28 0, S_0x1b6f810;
 .timescale -12 -12;
v0x1b70020_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b70100 .scope task, "wavedrom_stop" "wavedrom_stop" 3 31, 3 31 0, S_0x1b6f810;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b707e0 .scope module, "top_module1" "top_module" 3 102, 4 1 0, S_0x1b400a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "out";
L_0x1b72ad0 .functor NOT 1, v0x1b70380_0, C4<0>, C4<0>, C4<0>;
L_0x1b72b60 .functor NOT 1, v0x1b70420_0, C4<0>, C4<0>, C4<0>;
L_0x1b72bf0 .functor AND 1, L_0x1b72ad0, L_0x1b72b60, C4<1>, C4<1>;
L_0x1b72c90 .functor AND 1, L_0x1b72bf0, v0x1b702e0_0, C4<1>, C4<1>;
L_0x1b72d80 .functor NOT 1, v0x1b70380_0, C4<0>, C4<0>, C4<0>;
L_0x1b72df0 .functor AND 1, L_0x1b72d80, v0x1b70420_0, C4<1>, C4<1>;
L_0x1b72ef0 .functor OR 1, L_0x1b72c90, L_0x1b72df0, C4<0>, C4<0>;
L_0x1b73000 .functor NOT 1, v0x1b70420_0, C4<0>, C4<0>, C4<0>;
L_0x1b730c0 .functor AND 1, v0x1b70380_0, L_0x1b73000, C4<1>, C4<1>;
L_0x1b73180 .functor OR 1, L_0x1b72ef0, L_0x1b730c0, C4<0>, C4<0>;
L_0x1b732f0 .functor AND 1, v0x1b70380_0, v0x1b70420_0, C4<1>, C4<1>;
L_0x1b73580 .functor OR 1, L_0x1b73180, L_0x1b732f0, C4<0>, C4<0>;
v0x1b70a80_0 .net *"_ivl_0", 0 0, L_0x1b72ad0;  1 drivers
v0x1b70b60_0 .net *"_ivl_10", 0 0, L_0x1b72df0;  1 drivers
v0x1b70c40_0 .net *"_ivl_12", 0 0, L_0x1b72ef0;  1 drivers
v0x1b70d30_0 .net *"_ivl_14", 0 0, L_0x1b73000;  1 drivers
v0x1b70e10_0 .net *"_ivl_16", 0 0, L_0x1b730c0;  1 drivers
v0x1b70f40_0 .net *"_ivl_18", 0 0, L_0x1b73180;  1 drivers
v0x1b71020_0 .net *"_ivl_2", 0 0, L_0x1b72b60;  1 drivers
v0x1b71100_0 .net *"_ivl_20", 0 0, L_0x1b732f0;  1 drivers
v0x1b711e0_0 .net *"_ivl_4", 0 0, L_0x1b72bf0;  1 drivers
v0x1b71350_0 .net *"_ivl_6", 0 0, L_0x1b72c90;  1 drivers
v0x1b71430_0 .net *"_ivl_8", 0 0, L_0x1b72d80;  1 drivers
v0x1b71510_0 .net "a", 0 0, v0x1b702e0_0;  alias, 1 drivers
v0x1b715b0_0 .net "b", 0 0, v0x1b70380_0;  alias, 1 drivers
v0x1b716a0_0 .net "c", 0 0, v0x1b70420_0;  alias, 1 drivers
v0x1b71790_0 .net "out", 0 0, L_0x1b73580;  alias, 1 drivers
S_0x1b718d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 110, 3 110 0, S_0x1b400a0;
 .timescale -12 -12;
E_0x1b44280 .event anyedge, v0x1b72570_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b72570_0;
    %nor/r;
    %assign/vec4 v0x1b72570_0, 0;
    %wait E_0x1b44280;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b6f810;
T_3 ;
    %fork t_1, S_0x1b6fae0;
    %jmp t_0;
    .scope S_0x1b6fae0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b6fd20_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1b70420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b70380_0, 0;
    %assign/vec4 v0x1b702e0_0, 0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b44730;
    %load/vec4 v0x1b6fd20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1b6fd20_0, 0, 32;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1b70420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b70380_0, 0;
    %assign/vec4 v0x1b702e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b70100;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b444d0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 3;
    %split/vec4 1;
    %assign/vec4 v0x1b702e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b70380_0, 0;
    %assign/vec4 v0x1b70420_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 48 "$finish" {0 0 0};
    %end;
    .scope S_0x1b6f810;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1b400a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b722f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b72570_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b400a0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b722f0_0;
    %inv;
    %store/vec4 v0x1b722f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b400a0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b704f0_0, v0x1b726d0_0, v0x1b72080_0, v0x1b72120_0, v0x1b721c0_0, v0x1b72430_0, v0x1b72390_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b400a0;
T_7 ;
    %load/vec4 v0x1b724d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b724d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b724d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 120 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b724d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b724d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 123 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b724d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b724d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 124 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b400a0;
T_8 ;
    %wait E_0x1b444d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b724d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b724d0_0, 4, 32;
    %load/vec4 v0x1b72610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b724d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b724d0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b724d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b724d0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b72430_0;
    %load/vec4 v0x1b72430_0;
    %load/vec4 v0x1b72390_0;
    %xor;
    %load/vec4 v0x1b72430_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b724d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 139 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b724d0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b724d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b724d0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap1/kmap1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/kmap1/iter0/response46/top_module.sv";
