// Seed: 3933957379
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output supply0 id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input wor id_2,
    input supply0 id_3,
    input tri1 id_4,
    input wire id_5,
    input wand id_6,
    input supply1 id_7,
    input tri1 id_8,
    output wor id_9,
    input supply1 id_10,
    output supply0 id_11,
    output tri0 id_12,
    output wire id_13,
    input tri0 id_14,
    output tri0 id_15
    , id_33,
    input wor id_16,
    output supply0 id_17,
    input supply1 id_18,
    input tri id_19,
    input supply1 id_20,
    input wor id_21,
    input tri id_22,
    input uwire id_23,
    input tri0 id_24,
    input wand id_25,
    input tri0 id_26,
    output wand id_27,
    input wire id_28,
    output logic id_29,
    output wor id_30,
    input tri0 id_31
);
  initial begin : LABEL_0
    $unsigned(70);
    ;
    id_29 <= -1;
  end
  nand primCall (
      id_27,
      id_25,
      id_28,
      id_23,
      id_19,
      id_26,
      id_6,
      id_31,
      id_20,
      id_24,
      id_4,
      id_14,
      id_1,
      id_2,
      id_33,
      id_22,
      id_5,
      id_21,
      id_0,
      id_18,
      id_3,
      id_8,
      id_10,
      id_7,
      id_16
  );
  module_0 modCall_1 (
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33,
      id_33
  );
endmodule
