0.6
2019.2
Nov  6 2019
21:57:16
E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.sim/sim_1/behav/xsim/glbl.v,1742729740,verilog,,,,glbl,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sim_1/new/tb_ha_1.v,1742730257,verilog,,,,tb_ha_1,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sources_1/new/ha_1.v,1742729740,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/3week/3week_lab/3week_lab.srcs/sim_1/new/tb_ha_1.v,,ha_1,,,,,,,,
