Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/TestRX_isim_beh.exe" -prj "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/TestRX_beh.prj" "work.TestRX" "work.glbl" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/Rx.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/BaudRateGen.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/TestRX.v" into library work
WARNING:HDLCompiler:35 - "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/TestRX.v" Line 61: <TICK2> is already implicitly declared earlier.
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/TestRX.v" Line 48: Port Q is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 117240 KB
Fuse CPU Usage: 656 ms
Compiling module Rx
Compiling module BaudRateGen
Compiling module TestRX
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/TestRX_isim_beh.exe
Fuse Memory Usage: 120808 KB
Fuse CPU Usage: 764 ms
