Notes: 12/04/21
ISA Decoder is incomplete

This is a CPU built from scratch using Verilog for Computer Organization and Design. 
