\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{ITM Functions}
\hypertarget{group__CMSIS__core__DebugFunctions}{}\label{group__CMSIS__core__DebugFunctions}\index{ITM Functions@{ITM Functions}}


Functions that access the ITM debug interface.  


\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:16
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:16\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:7\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2e022391834c5f2cece97f9eeec78cc5}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad0fb62e7a08e70fc5e0a76b67809f84b}{w}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:23\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad3dbd5ad0d4e3bb2c0b0fb3739c82918}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad0fb62e7a08e70fc5e0a76b67809f84b}{w}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga76485660fe8ad98cdc71ddd7cb0ed777}{IT}}\+:2
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:7\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:4\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga76485660fe8ad98cdc71ddd7cb0ed777}{IT}}:2\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae2d0789dd34a84784b44cc80ef05a5b1}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad0fb62e7a08e70fc5e0a76b67809f84b}{w}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332}{n\+PRIV}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}{SFPA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:28
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332}{nPRIV}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}{SFPA}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:28\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga1d7be17ff122f588cbea7384b3353730}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad0fb62e7a08e70fc5e0a76b67809f84b}{w}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga040b60157eb7348b9325cb804333c48f}{ISER}} \mbox{[}16U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4e715edc749310cecbc19fa91c81fc7f}{RESERVED0}} \mbox{[}16U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae7aedd01fc75b7b98c6ef887cc21245b}{ICER}} \mbox{[}16U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga3323ebb4ecad890dcf5e5dc126205312}{RSERVED1}} \mbox{[}16U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga19081cde0360514d37cefa9b5fdfc0fe}{ISPR}} \mbox{[}16U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7743c8252af4b0bd8a8440f66d859cf5}{RESERVED2}} \mbox{[}16U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf27404125e8333bfac9a13da10f924ca}{ICPR}} \mbox{[}16U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa4bffe09d298bc1210833fde1d290086}{RESERVED3}} \mbox{[}16U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga12dfc70e0aa06804ff91817c6a3c7d6e}{IABR}} \mbox{[}16U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga0701d75c5b133d8d5a4436097a202236}{RESERVED4}} \mbox{[}16U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaddfcdde1da9ca4b87b4b8068b5df0dda}{ITNS}} \mbox{[}16U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabd5ef8d9e3caace25094ac684840b270}{RESERVED5}} \mbox{[}16U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint8\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga05eb0e8297dff88c314d42ab3d91320f}{IPR}} \mbox{[}496U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga438158c308a5c50a2d80c21adb72228d}{RESERVED6}} \mbox{[}580U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gada9cbba14ab1cc3fddd585f870932db8}{STIR}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gadbf8292503748ba6421a523bdee6819d}{CPUID}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaced895d6aba03d72b0d865fcc5ce44ee}{ICSR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae457d2615e203c3d5904a43a1bc9df71}{VTOR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga9b6ccd9c0c0865f8facad77ea37240b0}{AIRCR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacac65f229cb3fcb5369a0a9e0393b8c0}{SCR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad68b5c1f2d9845ef4247cf2d9b041336}{CCR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint8\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7ad5506df4709580091a9af0a9f6a28e}{SHPR}} \mbox{[}12U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga44ad5c292dbd77e72f310902375a8a06}{SHCSR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga0f9e27357254e6e953a94f95bda040b1}{CFSR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gab974e7ceb2e52a3fbcaa84e06e52922d}{HFSR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga3b590075aa07880ce686d5cfb4e61c5c}{DFSR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae9d94d186615d57d38c9253cb842d244}{MMFAR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga3fde073744418e2fe476333cb4d55d0d}{BFAR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga3ef0057e48fdef798f2ee12125a80d9f}{AFSR}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga294fd7c7494a55a8f25b0a6333939473}{ID\+\_\+\+PFR}} \mbox{[}2U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga883f7e28417c51d3a3bf03185baf448f}{ID\+\_\+\+DFR}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga394a63fd0c3f9d7a52d7b220e31a2ef4}{ID\+\_\+\+ADR}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2337a27929a11c9ef8d3ec77cf12255a}{ID\+\_\+\+MMFR}} \mbox{[}4U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae6615f4da8c7691bf3b474f70f29a43c}{ID\+\_\+\+ISAR}} \mbox{[}6U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga40b4dc749a25d1c95c2125e88683a591}{CLIDR}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaad937861e203bb05ae22c4369c458561}{CTR}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga90c793639fc9470e50e4f4fc4b3464da}{CCSIDR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae627674bc3ccfc2d67caccfc1f4ea4ed}{CSSELR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gab8e9dd6ca5f31244ea352ed0c19155d8}{CPACR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga3b7fa817ab498ce63563c73ae316c9b6}{NSACR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga605e2c2287a3d6efd274b9ba3e5d1253}{RESERVED3}} \mbox{[}92U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gada9cbba14ab1cc3fddd585f870932db8}{STIR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga0711ee752d54c93f03410a3a57181e07}{RESERVED4}} \mbox{[}15U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga9b0103b438c8922eaea5624f71afbbc8}{MVFR0}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga0a610dc4212de3ce1ad62e9afa76c728}{MVFR1}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga8353348c9336aa1aadcbf86b6f0f18c9}{MVFR2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga171526446695fcdbfaf7992e567f881d}{RESERVED5}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga011024c365e7c5bd13a63830af60b10c}{ICIALLU}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5009eeafbfdd33771613e8f36c4e6a34}{RESERVED6}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga1a8ecda7b1e4a1100dd82fc694bb4eb5}{ICIMVAU}}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga72402d657f9e448afce57bbd8577864d}{DCIMVAC}}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaca1ec746911b0934dd11c31d93a369be}{DCISW}}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga9d4029e220311690756d836948e71393}{DCCMVAU}}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacc23dc74d8f0378d81bc72302e325e50}{DCCMVAC}}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2bf149d6d8f4fa59e25aee340512cb79}{DCCSW}}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga18ef4bf4fbbb205544985598b1bb64f4}{DCCIMVAC}}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gab6e447723358e736a9f69ffc88a97ba1}{DCCISW}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6895c9646978ee178387269d04ff4d70}{RESERVED7}} \mbox{[}6U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga18d1734811b40e7edf6e5213bf336ca8}{ITCMCR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad5a9c8098433fa3ac108487e0ccd9cfc}{DTCMCR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga209b4026c2994d0e18e883aa9af5c3cc}{AHBPCR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga39711bf09810b078ac81b2c76c6908f6}{CACR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga25bb4ac449a4122217e2ca74b9ad4e3e}{AHBSCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf6560e8bddb551e45119bc49bcd1c52f}{RESERVED8}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa104b9e01b129abe3de43c439916f655}{ABFSR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaffae06cd6df5e9fe9a92994052fd3bec}{RESERVED0}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacf9b76331abd768af25a10b3625da4b4}{ICTR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gafabed911b9f91f9df848999e1b5d6504}{ACTLR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6236035fc90059a599910d9cb9299ff0}{CPPWR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac81efc171e9852a36caeb47122bfec5b}{CTRL}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga0c1333686137b7e25a46bd548a5b5bc3}{LOAD}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae7a655a853654127f3dfb7fa32c3f457}{VAL}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaedf0dff29a9cacdaa2fb7eec6b116a13}{CALIB}}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint8\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c}{u8}}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739}{u16}}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}} uint8\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c}{u8}}\\
\>\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}} uint16\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739}{u16}}\\
\>\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}} uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga77ccdbfee9303158623184ee2455c9ca}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabbf2da13b6377b5a759cca640bd0e552}{RESERVED0}} \mbox{[}864U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa6530efad3a727fb3cc8f509403b9948}{TER}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga8800cb3dfa65c86b1808c4bd27f99900}{RESERVED1}} \mbox{[}15U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gafe5e266862734ca1082ceddff7180688}{TPR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga801095aba8ccf34540292b96b047981f}{RESERVED2}} \mbox{[}15U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4111c001c1e56fd3f51d27c5a63b04e6}{TCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaaa35c79a89060533b3acce35a0cc63ec}{RESERVED3}} \mbox{[}29U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga68e56eb5e16d2aa293b0bec5c99e50fe}{IWR}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae300b6ee4d883ceec8f3572fc0fc3d69}{IRR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf0446ee5dcb6082dc8bba9adcc8ec812}{IMCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga36fbed6985e5cd320e8eecfc73eb2846}{RESERVED4}} \mbox{[}43U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacc9e51f871c357a9094105435b150d13}{LAR}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7219432d03f6cd1d220f4fe10aef4880}{LSR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga171526446695fcdbfaf7992e567f881d}{RESERVED5}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae370aa5dc47fe03310e1d847333030e7}{DEVARCH}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga8841a7f9533f78764cfcbf4cda67dfc7}{RESERVED6}} \mbox{[}4U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4c002e97cda2375d7421ad6415b6a02f}{PID4}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac085b26f43fefeef9a4cf5c2af5e4a38}{PID5}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga83ac5d00dee24cc7f805b5c147625593}{PID6}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf8aa73aeaf37bdf7dfd9f6c437ff2d2f}{PID7}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6e3343cc3c4a8a5a6f14937882e9202a}{PID0}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gafa06959344f4991b00e6c545dd2fa30b}{PID1}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga63db39f871596d28e69c283288ea2eba}{PID2}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac2d006eed52ba550a309e5f61ed9c401}{PID3}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga26bbad5d9e0f1d302611d52373aef839}{CID0}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4e60a608afd6433ecd943d95e417b80b}{CID1}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad98950702e55d1851e91b22de07b11aa}{CID2}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gab9af64f413bf6f67e2a8044481292f67}{CID3}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac81efc171e9852a36caeb47122bfec5b}{CTRL}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga14822f5ad3426799332ac537d9293f3c}{CYCCNT}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga29ca657c77928334be08a2e6555be950}{CPICNT}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gafe0bbc124e53ad450abc72bfb56bd74f}{EXCCNT}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaafa1400cd3168b21652b86599ad3ed83}{SLEEPCNT}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae886261750c8c90d67a2f276d074e9c3}{LSUCNT}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6324c1fbf6c94f1eaf742d09ad678216}{FOLDCNT}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga72e52fffe9ac6af0ee15877e2d5dac41}{PCSR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5d0c69187f8abc99ecbde49431cf0050}{COMP0}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaaa45b15c650670f4f84000a1f419ca00}{RESERVED1}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad3c69d206a52a85165eb7bd8077b0608}{FUNCTION0}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga093dc351b7db0476c625f462acb9fd7f}{RESERVED2}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf9126caaf63b99d6df5d1e040c96e2ab}{COMP1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga9cc84ea2573359cd11acd5779e5a1261}{RESERVED3}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae8f02e32e101c4cc61115d271fa12ffb}{FUNCTION1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga1defe18fe95571e383d754b13d3f6c51}{RESERVED4}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaeeb1e36001c60a167399683280d6ec39}{COMP2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga171526446695fcdbfaf7992e567f881d}{RESERVED5}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga8ba3cc103077080ae3c0fc41e87d1197}{FUNCTION2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5009eeafbfdd33771613e8f36c4e6a34}{RESERVED6}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga20b0b62a3576ee88db4a7c065cd988ac}{COMP3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga0dbbc4810d588e942a16caeea77da414}{RESERVED7}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gafbfaba1d10558329868c6c55f91f82df}{FUNCTION3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf6560e8bddb551e45119bc49bcd1c52f}{RESERVED8}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga8ea52ce87f7d0225db1b5ba91313f4b7}{COMP4}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gadd96c3a797009b4a2ff376fb8b5ef965}{RESERVED9}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac6e22e104dd39b27e256b2850de70521}{FUNCTION4}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga41c96adf03a0ce2e5e1b0795b006cec9}{RESERVED10}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga290e024c0b0f35317de6363a4135c3bc}{COMP5}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gab50f65d78de18f6c1162b71c63ef90cf}{RESERVED11}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga9b7aee338904a0499cdfbc375a1e9f07}{FUNCTION5}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae36f3b1c21c12e0c9e76a8bf2146222f}{RESERVED12}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga263131067f0ad2d04a2711962a455bfa}{COMP6}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac6fc010c08497aab8a67940de4cdf947}{RESERVED13}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gab783d2034e8b4ee931a01929aa7f4372}{FUNCTION6}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga70fcdd25167c77e7fc085a2afa91471a}{RESERVED14}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga26932a20b1cd18331bbe245caf8a6a92}{COMP7}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga04bbc458fccb219217113583d8e1cf0d}{RESERVED15}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga16e2f314ca3e2bf3383b81ec9a03a436}{FUNCTION7}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga1c18d707653399d2228813bdf7cf6ffb}{RESERVED16}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga9b9d9bb4b4ecab022a3d88d9cae6b5e0}{COMP8}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaba61874f0eac372a611c3163ca61369c}{RESERVED17}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabe84d144b85c8dae18f7dc6d290a04ea}{FUNCTION8}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga21a175d13003bf8a59534104ad4699fb}{RESERVED18}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4e090c0e6b818b63724c774f38ccab14}{COMP9}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf476d7901cd2a48e4ecd52d471a9c07a}{RESERVED19}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga70ada7a7062083e68edb96698f25ba6e}{FUNCTION9}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf337378e1922d523d03560693d76ec67}{RESERVED20}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga8d5685c2bd0db66c3adaf19bc10a1150}{COMP10}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga485451d515c8b75eefaf7e5f4dcc7c3a}{RESERVED21}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga87175ae057853babe4b55c2bf32ff933}{FUNCTION10}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa681df6cc7c4648ad03416ceb3ad0002}{RESERVED22}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gab5e5be1f4cce832413b02bd6eb8175f6}{COMP11}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga214d76797c9fe16de56e22f950f55662}{RESERVED23}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga8e6200039c3ad48f811bd3dac9733523}{FUNCTION11}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga831c72f73ca4a91bc1014ab528a93fc8}{RESERVED24}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga73bbb409205cd8ae8438c8a58998d205}{COMP12}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2249e45a0457ba4cb8acf37632535c7a}{RESERVED25}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga46eae26a5823b24ae4211b6b8f27ecf0}{FUNCTION12}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga32a257dafeefc6d32acbfb46c907cc8b}{RESERVED26}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga8e7c69cbac19ef0b26b0ae0cc928da36}{COMP13}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gab2616eeaef16e043f78f8fd70c28343b}{RESERVED27}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga72376480973424928cdc455caf65ff17}{FUNCTION13}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa01a9b92d0df2a2c48314908696bc327}{RESERVED28}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf5930659b3107c17fa71e61803d63f97}{COMP14}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga943f635a1ccfae4b50c837b540c1dda7}{RESERVED29}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa11d2375486524bb0503fb100a5350af}{FUNCTION14}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7d80a58642fbf3d12fd3fe56edcd58be}{RESERVED30}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae55e0087f992cfd56003fc3fe1394cb0}{COMP15}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga425a2332a06a717c38a5997b14425eb2}{RESERVED31}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac08524fa409351f1dedf993cc2d3b2b7}{FUNCTION15}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga1f1b36d682ed46ff0abe3b064e55e747}{RESERVED32}} \mbox{[}934U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7219432d03f6cd1d220f4fe10aef4880}{LSR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd88b2bd1b17624cc31c9c66496c087d}{RESERVED33}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae370aa5dc47fe03310e1d847333030e7}{DEVARCH}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga1585b32a1ab860d0d77803475d08c7c6}{SSPSR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabf4a378b17278d98d2a5f9315fce7a5e}{CSPSR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa57754b8f88bb376d184aaf6fe74f391}{RESERVED0}} \mbox{[}2U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga49a770cf0b7ec970f919f8ac22634fff}{ACPR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4d91e8d0f8791a2d137be359e6ca669f}{RESERVED1}} \mbox{[}55U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae9673e1acb75a46ed9852fd7a557cb7d}{SPPR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad34dc93fd7d41ef2c3365292cc8a178d}{RESERVED2}} \mbox{[}131U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2a049b49e9da6772d38166397ce8fc70}{FFSR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gafe3ca1410c32188d26be24c4ee9e180c}{FFCR}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga36370b2b0879b7b497f6dd854ba02873}{FSCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga650f89ad335eff97db39beae568590a3}{RESERVED3}} \mbox{[}759U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5590387d8f44b477fd69951a737b0d7e}{TRIGGER}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gace73d78eff029b698e11cd5cf3efaf94}{FIFO0}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga97fb8816ad001f4910de095aa17d9db5}{ITATBCTR2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga1defe18fe95571e383d754b13d3f6c51}{RESERVED4}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga9954c088735caa505adc113f6c64d812}{ITATBCTR0}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabad7737b3d46cc6d4813d37171d29745}{FIFO1}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae6b7f224b1c19c636148f991cc8db611}{ITCTRL}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae024db200dd6038b38de69abd513f40c}{RESERVED5}} \mbox{[}39U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga974d17c9a0b0b1b894e9707d158b0fbe}{CLAIMSET}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga1f74caab7b0a7afa848c63ce8ebc6a6f}{CLAIMCLR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga49f51f1c090eb2cda74363bbfc3b385b}{RESERVED7}} \mbox{[}8U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaaed316dacef669454fa035e04ee90eca}{DEVID}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga81f643aff0e4bed2638a618e2b1fd3bb}{DEVTYPE}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaffae06cd6df5e9fe9a92994052fd3bec}{RESERVED0}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__cm7_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga242040bad11980d6250848a44cc967e3}{FPCCR}}
\item 
\mbox{\hyperlink{core__cm7_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4fa83b560b046f9cec201c68fbe33507}{FPCAR}}
\item 
\mbox{\hyperlink{core__cm7_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga05a8c9a999e6ca4ff19f30c93ec50217}{FPDSCR}}
\item 
\mbox{\hyperlink{core__cm7_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga9b0103b438c8922eaea5624f71afbbc8}{MVFR0}}
\item 
\mbox{\hyperlink{core__cm7_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga0a610dc4212de3ce1ad62e9afa76c728}{MVFR1}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga94ca828091a9226ab6684fbf30e52909}{DHCSR}}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gab74a9ec90ad18e4f7a20362d362b754a}{DCRSR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad1dbd0dd98b6d9327f70545e0081ddbf}{DCRDR}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa99de5f8c609f10c25ed51f57b2edd74}{DEMCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga1defe18fe95571e383d754b13d3f6c51}{RESERVED4}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65047e5b8051fa0c84200f8229a155b3}{DAUTHCTRL}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2916e1173ded6e0fc26e8445e72a6087}{DSCSR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:16
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:16\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:7\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga0ea729a49fac9f9dc1fd7b9bf43e1836}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:23\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4539c3486d5a4c9a0ff69c6bb9ac1035}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga76485660fe8ad98cdc71ddd7cb0ed777}{IT}}\+:2
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:7\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:4\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga76485660fe8ad98cdc71ddd7cb0ed777}{IT}}:2\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga37fdb1c8ad2be8a63cfd90c393f1c397}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332}{n\+PRIV}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}{SFPA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:28
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332}{nPRIV}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}{SFPA}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:28\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga53c9d71ef34346972b137d85722d0520}{b}}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint8\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c}{u8}}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739}{u16}}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}} uint8\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c}{u8}}\\
\>\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}} uint16\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739}{u16}}\\
\>\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}} uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga542eaec33c48792bee41218b004a0632}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:27
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:27\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga3b79009399f8054e0d7dbccd33b42ace}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:23\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga217bd8c04b8cc5843640ad6e83cc25cf}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabedfacab5e6f9c329bfa0051cb88a9d3}{ICI\+\_\+\+IT\+\_\+1}}\+:6
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:8
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae1df616880ca701154eba05e747605df}{ICI\+\_\+\+IT\+\_\+2}}\+:2
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabedfacab5e6f9c329bfa0051cb88a9d3}{ICI\_IT\_1}}:6\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:8\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae1df616880ca701154eba05e747605df}{ICI\_IT\_2}}:2\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga1caef814881317b3fa3c2d3552e8f47b}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332}{n\+PRIV}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:30
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332}{nPRIV}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:30\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabead5f474665448854a631722f6eccdf}{b}}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint8\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4fda947a8fd3237a89d43b7d5a1057cb}{IP}} \mbox{[}240U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint8\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga293826a2c44f754e80af03d62f62f9e6}{SHP}} \mbox{[}12U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga1ecf64bb2faf3ee512e4b40a290e4d71}{PFR}} \mbox{[}2U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae2b3d4530d1b0c05593b634dc46348bd}{DFR}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga72572af6d5dece4947453aeabd52575f}{ADR}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2d4cde1c9462f3733ab65d97f308c6fb}{MMFR}} \mbox{[}4U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf3bf768338667219b55cc904fa5b87f9}{ISAR}} \mbox{[}5U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga22597a52981a247dfd72fc83fb1a54a3}{RESERVED1}} \mbox{[}1U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint8\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c}{u8}}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739}{u16}}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}} uint8\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c}{u8}}\\
\>\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}} uint16\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739}{u16}}\\
\>\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}} uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad9635335b2fecf5fe20e3be61f018ad0}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga84089e08ecf14b86f92c727a568ceac4}{MASK0}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6f663226a4f3409b0a73651b5a90b3af}{MASK1}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga32213bf45fbe36e1823e69028f7edef2}{MASK2}}
\item 
\mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga51e9ef8e2238e82f3b40aa2599397637}{MASK3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:16
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:16\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:7\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga75019f7f5b63d8c068abae143978d09e}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:23\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad345742865daa32f04f651643f54b2fc}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga76485660fe8ad98cdc71ddd7cb0ed777}{IT}}\+:2
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:7\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:4\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga76485660fe8ad98cdc71ddd7cb0ed777}{IT}}:2\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gab04eb4da8ff7aeb8e201acaed80720ff}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332}{n\+PRIV}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}{SFPA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:28
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332}{nPRIV}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}{SFPA}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:28\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga060b94940d223d7e27932d293598e1c5}{b}}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint8\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c}{u8}}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739}{u16}}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}} uint8\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c}{u8}}\\
\>\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}} uint16\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739}{u16}}\\
\>\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}} uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga19d9736bb89a61ed5b6615eceb217278}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:16
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:16\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:7\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2d3a54799ae469f3e948fab61d304ffb}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:23\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga79ea2af0a5a6ee819ae5987fddfa3067}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga76485660fe8ad98cdc71ddd7cb0ed777}{IT}}\+:2
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:7\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:4\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga76485660fe8ad98cdc71ddd7cb0ed777}{IT}}:2\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4c04b499135c1f80844e40b71914a8b8}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332}{n\+PRIV}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}{SFPA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:28
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332}{nPRIV}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}{SFPA}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:28\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaaf93a54d7a9a4576497a3d57dbfd0c73}{b}}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint8\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c}{u8}}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739}{u16}}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}} uint8\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c}{u8}}\\
\>\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}} uint16\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739}{u16}}\\
\>\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}} uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga76bac48af4e3b5bd834b579412ddf546}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:16
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:16\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:7\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga0ce50997fa4a3925566bd6b77cf70772}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:23\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaad9b14b58bc4cf9046baac34caa5f07c}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabedfacab5e6f9c329bfa0051cb88a9d3}{ICI\+\_\+\+IT\+\_\+1}}\+:6
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae1df616880ca701154eba05e747605df}{ICI\+\_\+\+IT\+\_\+2}}\+:2
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabedfacab5e6f9c329bfa0051cb88a9d3}{ICI\_IT\_1}}:6\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:4\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae1df616880ca701154eba05e747605df}{ICI\_IT\_2}}:2\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4702f35752dd85115db67196431aea17}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332}{n\+PRIV}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:29
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332}{nPRIV}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:29\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga396d46877a0397a3a579405446542e6e}{b}}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint8\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c}{u8}}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739}{u16}}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}} uint8\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c}{u8}}\\
\>\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}} uint16\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739}{u16}}\\
\>\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}} uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gadc661e4fe19ae99a443be32bfa221480}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm7_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga8353348c9336aa1aadcbf86b6f0f18c9}{MVFR2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:16
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:16\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:7\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga82a5fd079b5dba8a0a135ce0c335ae0b}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:23\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2b9189bebd1c6b7d8d182224e6aab1cd}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabedfacab5e6f9c329bfa0051cb88a9d3}{ICI\+\_\+\+IT\+\_\+1}}\+:6
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae1df616880ca701154eba05e747605df}{ICI\+\_\+\+IT\+\_\+2}}\+:2
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabedfacab5e6f9c329bfa0051cb88a9d3}{ICI\_IT\_1}}:6\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}{GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:4\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae1df616880ca701154eba05e747605df}{ICI\_IT\_2}}:2\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga3f042b213aa83c79bde1095caf9310aa}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332}{n\+PRIV}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:29
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332}{nPRIV}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2518558c090f60161ba4e718a54ee468}{FPCA}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__Core__SysTickFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:29\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga9e436eb9e9d96bab54974549865addc3}{b}}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga70c88751f9ace03b5ca3e364c65b9617}{ID\+\_\+\+AFR}}
\item 
\mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga1df83089e7726e2723e2c4f370814832}{ID\+\_\+\+MFR}} \mbox{[}4U\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint8\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c}{u8}}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739}{u16}}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}} uint8\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c}{u8}}\\
\>\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}} uint16\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739}{u16}}\\
\>\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}} uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf9b01bdcf3cca385e718d1e2c3309dff}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacc9e51f871c357a9094105435b150d13}{LAR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:27
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:27\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac2ce1925d19584d191bce172c63150f8}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:23\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6b6373ef48b096f93a3a4baea33e9ddc}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\+\_\+reserved0}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabedfacab5e6f9c329bfa0051cb88a9d3}{ICI\+\_\+\+IT\+\_\+1}}\+:6
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:8
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae1df616880ca701154eba05e747605df}{ICI\+\_\+\+IT\+\_\+2}}\+:2
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}{ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}{\_reserved0}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabedfacab5e6f9c329bfa0051cb88a9d3}{ICI\_IT\_1}}:6\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:8\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972}{T}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae1df616880ca701154eba05e747605df}{ICI\_IT\_2}}:2\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}{Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}{V}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}{C}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}{Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}{N}}:1\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga098dd52b40d13a6f68274a079fbd8581}{b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332}{n\+PRIV}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\+\_\+reserved1}}\+:30
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332}{nPRIV}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b}{SPSEL}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}{\_reserved1}}:30\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad681e3c87c3409c085c7b56d268989c0}{b}}\\

\end{tabbing}\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint8\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c}{u8}}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739}{u16}}
\item 
\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}} uint8\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c}{u8}}\\
\>\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}} uint16\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739}{u16}}\\
\>\mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\_\_OM}} uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1}{u32}}\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga280db7e5c614e5b3b6f64adc5c87b361}{PORT}} \mbox{[}32U\mbox{]}\\

\end{tabbing}\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
volatile int32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}}
\item 
\mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac90a497bd64286b84552c2c553d3419e}{ITM\+\_\+\+Send\+Char}} (uint32\+\_\+t ch)
\begin{DoxyCompactList}\small\item\em ITM Send Character. \end{DoxyCompactList}\item 
\mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE}} int32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac3ee2c30a1ac4ed34c8a866a17decd53}{ITM\+\_\+\+Receive\+Char}} (void)
\begin{DoxyCompactList}\small\item\em ITM Receive Character. \end{DoxyCompactList}\item 
\mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE}} int32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae61ce9ca5917735325cd93b0fb21dd29}{ITM\+\_\+\+Check\+Char}} (void)
\begin{DoxyCompactList}\small\item\em ITM Check Character. \end{DoxyCompactList}\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
volatile int32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}}
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
volatile int32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}}
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
volatile int32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}}
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
volatile int32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}}
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
volatile int32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}}
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
volatile int32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}}
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
volatile int32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}}
\item 
\#define \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}}~((int32\+\_\+t)0x5\+AA55\+AA5U)
\item 
\#define \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}}~((int32\+\_\+t)0x5\+AA55\+AA5U)
\item 
\#define \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}}~((int32\+\_\+t)0x5\+AA55\+AA5U)
\item 
\#define \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}}~((int32\+\_\+t)0x5\+AA55\+AA5U)
\item 
\#define \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}}~((int32\+\_\+t)0x5\+AA55\+AA5U)
\item 
\#define \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}}~((int32\+\_\+t)0x5\+AA55\+AA5U)
\item 
\#define \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}}~((int32\+\_\+t)0x5\+AA55\+AA5U)
\item 
\#define \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}}~((int32\+\_\+t)0x5\+AA55\+AA5U)
\end{DoxyCompactItemize}


\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{Detailed Description}
Functions that access the ITM debug interface. 



\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a}\label{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a} 
\index{ITM Functions@{ITM Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RXBUFFER\_EMPTY}{ITM\_RXBUFFER\_EMPTY}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~((int32\+\_\+t)0x5\+AA55\+AA5U)}

Value identifying \doxylink{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer} is ready for next character. 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02892}{2892}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a}\label{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a} 
\index{ITM Functions@{ITM Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RXBUFFER\_EMPTY}{ITM\_RXBUFFER\_EMPTY}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~((int32\+\_\+t)0x5\+AA55\+AA5U)}

Value identifying \doxylink{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer} is ready for next character. 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l02759}{2759}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a}\label{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a} 
\index{ITM Functions@{ITM Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RXBUFFER\_EMPTY}{ITM\_RXBUFFER\_EMPTY}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~((int32\+\_\+t)0x5\+AA55\+AA5U)}

Value identifying \doxylink{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer} is ready for next character. 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l01861}{1861}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a}\label{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a} 
\index{ITM Functions@{ITM Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RXBUFFER\_EMPTY}{ITM\_RXBUFFER\_EMPTY}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~((int32\+\_\+t)0x5\+AA55\+AA5U)}

Value identifying \doxylink{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer} is ready for next character. 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l02834}{2834}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a}\label{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a} 
\index{ITM Functions@{ITM Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RXBUFFER\_EMPTY}{ITM\_RXBUFFER\_EMPTY}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~((int32\+\_\+t)0x5\+AA55\+AA5U)}

Value identifying \doxylink{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer} is ready for next character. 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l02834}{2834}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a}\label{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a} 
\index{ITM Functions@{ITM Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RXBUFFER\_EMPTY}{ITM\_RXBUFFER\_EMPTY}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~((int32\+\_\+t)0x5\+AA55\+AA5U)}

Value identifying \doxylink{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer} is ready for next character. 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l02048}{2048}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a}\label{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a} 
\index{ITM Functions@{ITM Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RXBUFFER\_EMPTY}{ITM\_RXBUFFER\_EMPTY}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~((int32\+\_\+t)0x5\+AA55\+AA5U)}

Value identifying \doxylink{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer} is ready for next character. 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l02649}{2649}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a}\label{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a} 
\index{ITM Functions@{ITM Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RXBUFFER\_EMPTY}{ITM\_RXBUFFER\_EMPTY}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~((int32\+\_\+t)0x5\+AA55\+AA5U)}

Value identifying \doxylink{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer} is ready for next character. 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l01836}{1836}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.



\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{Function Documentation}
\Hypertarget{group__CMSIS__core__DebugFunctions_gae61ce9ca5917735325cd93b0fb21dd29}\label{group__CMSIS__core__DebugFunctions_gae61ce9ca5917735325cd93b0fb21dd29} 
\index{ITM Functions@{ITM Functions}!ITM\_CheckChar@{ITM\_CheckChar}}
\index{ITM\_CheckChar@{ITM\_CheckChar}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_CheckChar()}{ITM\_CheckChar()}}
{\footnotesize\ttfamily \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE}} int32\+\_\+t ITM\+\_\+\+Check\+Char (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



ITM Check Character. 

Checks whether a character is pending for reading in the variable \doxylink{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}. \begin{DoxyReturn}{Returns}
0 No character available. 

1 Character available. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02944}{2944}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{02945\ \{}
\DoxyCodeLine{02946\ }
\DoxyCodeLine{02947\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}}\ ==\ \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}})}
\DoxyCodeLine{02948\ \ \ \{}
\DoxyCodeLine{02949\ \ \ \ \ \textcolor{keywordflow}{return}\ (0);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ no\ character\ available\ */}}
\DoxyCodeLine{02950\ \ \ \}}
\DoxyCodeLine{02951\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{02952\ \ \ \{}
\DoxyCodeLine{02953\ \ \ \ \ \textcolor{keywordflow}{return}\ (1);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ \ \ \ character\ available\ */}}
\DoxyCodeLine{02954\ \ \ \}}
\DoxyCodeLine{02955\ \}}

\end{DoxyCode}
\Hypertarget{group__CMSIS__core__DebugFunctions_gac3ee2c30a1ac4ed34c8a866a17decd53}\label{group__CMSIS__core__DebugFunctions_gac3ee2c30a1ac4ed34c8a866a17decd53} 
\index{ITM Functions@{ITM Functions}!ITM\_ReceiveChar@{ITM\_ReceiveChar}}
\index{ITM\_ReceiveChar@{ITM\_ReceiveChar}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_ReceiveChar()}{ITM\_ReceiveChar()}}
{\footnotesize\ttfamily \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE}} int32\+\_\+t ITM\+\_\+\+Receive\+Char (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



ITM Receive Character. 

Inputs a character via the external variable \doxylink{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}. \begin{DoxyReturn}{Returns}
Received character. 

-\/1 No character pending. 
\end{DoxyReturn}


Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02924}{2924}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{02925\ \{}
\DoxyCodeLine{02926\ \ \ int32\_t\ ch\ =\ -\/1;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ no\ character\ available\ */}}
\DoxyCodeLine{02927\ }
\DoxyCodeLine{02928\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}}\ !=\ \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}})}
\DoxyCodeLine{02929\ \ \ \{}
\DoxyCodeLine{02930\ \ \ \ \ ch\ =\ \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}};}
\DoxyCodeLine{02931\ \ \ \ \ \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}}\ =\ \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}};\ \ \ \ \ \ \ \textcolor{comment}{/*\ ready\ for\ next\ character\ */}}
\DoxyCodeLine{02932\ \ \ \}}
\DoxyCodeLine{02933\ }
\DoxyCodeLine{02934\ \ \ \textcolor{keywordflow}{return}\ (ch);}
\DoxyCodeLine{02935\ \}}

\end{DoxyCode}
\Hypertarget{group__CMSIS__core__DebugFunctions_gac90a497bd64286b84552c2c553d3419e}\label{group__CMSIS__core__DebugFunctions_gac90a497bd64286b84552c2c553d3419e} 
\index{ITM Functions@{ITM Functions}!ITM\_SendChar@{ITM\_SendChar}}
\index{ITM\_SendChar@{ITM\_SendChar}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_SendChar()}{ITM\_SendChar()}}
{\footnotesize\ttfamily \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE}} uint32\+\_\+t ITM\+\_\+\+Send\+Char (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ch }\end{DoxyParamCaption})}



ITM Send Character. 

Transmits a character via the ITM channel 0, and \begin{DoxyItemize}
\item Just returns when no debugger is connected that has booked the output. \item Is blocking when a debugger is connected, but the previous character sent has not been transmitted. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em ch} & Character to transmit. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Character to transmit. 
\end{DoxyReturn}
\end{DoxyItemize}


Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l02903}{2903}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.


\begin{DoxyCode}{0}
\DoxyCodeLine{02904\ \{}
\DoxyCodeLine{02905\ \ \ \textcolor{keywordflow}{if}\ (((\mbox{\hyperlink{group__CMSIS__CORE_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>TCR\ \&\ \mbox{\hyperlink{group__CMSIS__CORE_ga7dd53e3bff24ac09d94e61cb595cb2d9}{ITM\_TCR\_ITMENA\_Msk}})\ !=\ 0UL)\ \&\&\ \ \ \ \ \ \textcolor{comment}{/*\ ITM\ enabled\ */}}
\DoxyCodeLine{02906\ \ \ \ \ \ \ ((\mbox{\hyperlink{group__CMSIS__CORE_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>TER\ \&\ 1UL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ !=\ 0UL)\ \ \ )\ \ \ \ \ \textcolor{comment}{/*\ ITM\ Port\ \#0\ enabled\ */}}
\DoxyCodeLine{02907\ \ \ \{}
\DoxyCodeLine{02908\ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group__CMSIS__CORE_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>PORT[0U].u32\ ==\ 0UL)}
\DoxyCodeLine{02909\ \ \ \ \ \{}
\DoxyCodeLine{02910\ \ \ \ \ \ \ \mbox{\hyperlink{group__CMSIS__Core__InstructionInterface_gabd585ddc865fb9b7f2493af1eee1a572}{\_\_NOP}}();}
\DoxyCodeLine{02911\ \ \ \ \ \}}
\DoxyCodeLine{02912\ \ \ \ \ \mbox{\hyperlink{group__CMSIS__CORE_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>PORT[0U].u8\ =\ (uint8\_t)ch;}
\DoxyCodeLine{02913\ \ \ \}}
\DoxyCodeLine{02914\ \ \ \textcolor{keywordflow}{return}\ (ch);}
\DoxyCodeLine{02915\ \}}

\end{DoxyCode}


\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{Variable Documentation}
\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [1/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..15 Reserved 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00319}{319}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [2/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..15 Reserved

bit\+: 0..27 Reserved

bit\+: 0..26 Reserved 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00319}{319}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [3/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00359}{359}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [4/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00359}{359}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [5/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..15 Reserved 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00377}{377}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [6/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..15 Reserved

bit\+: 9..23 Reserved

bit\+: 9 Reserved 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00377}{377}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [7/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..15 Reserved 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00318}{318}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [8/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00358}{358}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [9/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..15 Reserved 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00376}{376}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [10/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..26 Reserved 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00210}{210}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [11/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00245}{245}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [12/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9 Reserved 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00263}{263}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [13/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..15 Reserved 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00318}{318}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [14/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00358}{358}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [15/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..15 Reserved 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00376}{376}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [16/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..15 Reserved 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00318}{318}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [17/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00358}{358}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [18/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..15 Reserved 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00376}{376}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [19/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..15 Reserved 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00263}{263}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [20/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00303}{303}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [21/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9 Reserved 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00321}{321}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [22/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 3..31 Reserved 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00378}{378}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [23/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..15 Reserved 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00278}{278}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [24/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00318}{318}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [25/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9 Reserved 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00336}{336}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [26/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 3..31 Reserved 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00393}{393}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [27/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 0..26 Reserved 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00210}{210}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [28/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9..31 Reserved 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00245}{245}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1}\label{group__CMSIS__core__DebugFunctions_gac8a6a13838a897c8d0b8bc991bbaf7c1} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [29/29]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved0}

bit\+: 9 Reserved 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00263}{263}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}\label{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [1/23]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..26 Reserved 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00321}{321}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}\label{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [2/23]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..26 Reserved 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00321}{321}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}\label{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [3/23]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..23 Reserved

bit\+: 25..27 Reserved

bit\+: 16..23 Reserved 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00379}{379}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}\label{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [4/23]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..23 Reserved 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00379}{379}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}\label{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [5/23]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 4..31 Reserved 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00431}{431}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}\label{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [6/23]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 4..31 Reserved

bit\+: 2..31 Reserved 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00431}{431}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}\label{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [7/23]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..26 Reserved 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00320}{320}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}\label{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [8/23]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..23 Reserved 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00378}{378}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}\label{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [9/23]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 4..31 Reserved 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00430}{430}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}\label{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [10/23]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 16..23 Reserved 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00265}{265}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}\label{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [11/23]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 2..31 Reserved 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00315}{315}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}\label{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [12/23]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..26 Reserved 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00320}{320}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}\label{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [13/23]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..23 Reserved 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00378}{378}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}\label{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [14/23]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 4..31 Reserved 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00430}{430}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}\label{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [15/23]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..26 Reserved 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00320}{320}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}\label{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [16/23]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..23 Reserved 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00378}{378}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}\label{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [17/23]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 4..31 Reserved 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00430}{430}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}\label{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [18/23]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..26 Reserved 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00265}{265}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}\label{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [19/23]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..23 Reserved 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00324}{324}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}\label{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [20/23]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..26 Reserved 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00280}{280}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}\label{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [21/23]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 20..23 Reserved 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00339}{339}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}\label{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [22/23]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 16..23 Reserved 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00265}{265}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16}\label{group__CMSIS__core__DebugFunctions_ga959a73d8faee56599b7e792a7c5a2d16} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [23/23]}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+reserved1}

bit\+: 2..31 Reserved 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00315}{315}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa104b9e01b129abe3de43c439916f655}\label{group__CMSIS__core__DebugFunctions_gaa104b9e01b129abe3de43c439916f655} 
\index{ITM Functions@{ITM Functions}!ABFSR@{ABFSR}}
\index{ABFSR@{ABFSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ABFSR}{ABFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t ABFSR}

Offset\+: 0x2\+A8 (R/W) Auxiliary Bus Fault Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00549}{549}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga49a770cf0b7ec970f919f8ac22634fff}\label{group__CMSIS__core__DebugFunctions_ga49a770cf0b7ec970f919f8ac22634fff} 
\index{ITM Functions@{ITM Functions}!ACPR@{ACPR}}
\index{ACPR@{ACPR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ACPR}{ACPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t ACPR}

Offset\+: 0x010 (R/W) Asynchronous Clock Prescaler Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01393}{1393}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gafabed911b9f91f9df848999e1b5d6504}\label{group__CMSIS__core__DebugFunctions_gafabed911b9f91f9df848999e1b5d6504} 
\index{ITM Functions@{ITM Functions}!ACTLR@{ACTLR}}
\index{ACTLR@{ACTLR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ACTLR}{ACTLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t ACTLR}

Offset\+: 0x008 (R/W) Auxiliary Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01014}{1014}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga72572af6d5dece4947453aeabd52575f}\label{group__CMSIS__core__DebugFunctions_ga72572af6d5dece4947453aeabd52575f} 
\index{ITM Functions@{ITM Functions}!ADR@{ADR}}
\index{ADR@{ADR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ADR}{ADR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t ADR}

Offset\+: 0x04C (R/ ) Auxiliary Feature Register 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00392}{392}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga3ef0057e48fdef798f2ee12125a80d9f}\label{group__CMSIS__core__DebugFunctions_ga3ef0057e48fdef798f2ee12125a80d9f} 
\index{ITM Functions@{ITM Functions}!AFSR@{AFSR}}
\index{AFSR@{AFSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{AFSR}{AFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t AFSR}

Offset\+: 0x03C (R/W) Auxiliary Fault Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00513}{513}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga209b4026c2994d0e18e883aa9af5c3cc}\label{group__CMSIS__core__DebugFunctions_ga209b4026c2994d0e18e883aa9af5c3cc} 
\index{ITM Functions@{ITM Functions}!AHBPCR@{AHBPCR}}
\index{AHBPCR@{AHBPCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{AHBPCR}{AHBPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t AHBPCR}

Offset\+: 0x298 (R/W) AHBP Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00545}{545}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga25bb4ac449a4122217e2ca74b9ad4e3e}\label{group__CMSIS__core__DebugFunctions_ga25bb4ac449a4122217e2ca74b9ad4e3e} 
\index{ITM Functions@{ITM Functions}!AHBSCR@{AHBSCR}}
\index{AHBSCR@{AHBSCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{AHBSCR}{AHBSCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t AHBSCR}

Offset\+: 0x2\+A0 (R/W) AHB Slave Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00547}{547}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga9b6ccd9c0c0865f8facad77ea37240b0}\label{group__CMSIS__core__DebugFunctions_ga9b6ccd9c0c0865f8facad77ea37240b0} 
\index{ITM Functions@{ITM Functions}!AIRCR@{AIRCR}}
\index{AIRCR@{AIRCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{AIRCR}{AIRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t AIRCR}

Offset\+: 0x00C (R/W) Application Interrupt and Reset Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00503}{503}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga2e022391834c5f2cece97f9eeec78cc5}\label{group__CMSIS__core__DebugFunctions_ga2e022391834c5f2cece97f9eeec78cc5} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [1/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_gad3dbd5ad0d4e3bb2c0b0fb3739c82918}\label{group__CMSIS__core__DebugFunctions_gad3dbd5ad0d4e3bb2c0b0fb3739c82918} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [2/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_gae2d0789dd34a84784b44cc80ef05a5b1}\label{group__CMSIS__core__DebugFunctions_gae2d0789dd34a84784b44cc80ef05a5b1} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [3/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_ga1d7be17ff122f588cbea7384b3353730}\label{group__CMSIS__core__DebugFunctions_ga1d7be17ff122f588cbea7384b3353730} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [4/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_ga0ea729a49fac9f9dc1fd7b9bf43e1836}\label{group__CMSIS__core__DebugFunctions_ga0ea729a49fac9f9dc1fd7b9bf43e1836} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [5/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_ga4539c3486d5a4c9a0ff69c6bb9ac1035}\label{group__CMSIS__core__DebugFunctions_ga4539c3486d5a4c9a0ff69c6bb9ac1035} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [6/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_ga37fdb1c8ad2be8a63cfd90c393f1c397}\label{group__CMSIS__core__DebugFunctions_ga37fdb1c8ad2be8a63cfd90c393f1c397} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [7/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_ga53c9d71ef34346972b137d85722d0520}\label{group__CMSIS__core__DebugFunctions_ga53c9d71ef34346972b137d85722d0520} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [8/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_ga3b79009399f8054e0d7dbccd33b42ace}\label{group__CMSIS__core__DebugFunctions_ga3b79009399f8054e0d7dbccd33b42ace} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [9/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_ga217bd8c04b8cc5843640ad6e83cc25cf}\label{group__CMSIS__core__DebugFunctions_ga217bd8c04b8cc5843640ad6e83cc25cf} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [10/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_ga1caef814881317b3fa3c2d3552e8f47b}\label{group__CMSIS__core__DebugFunctions_ga1caef814881317b3fa3c2d3552e8f47b} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [11/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_gabead5f474665448854a631722f6eccdf}\label{group__CMSIS__core__DebugFunctions_gabead5f474665448854a631722f6eccdf} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [12/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_ga75019f7f5b63d8c068abae143978d09e}\label{group__CMSIS__core__DebugFunctions_ga75019f7f5b63d8c068abae143978d09e} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [13/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_gad345742865daa32f04f651643f54b2fc}\label{group__CMSIS__core__DebugFunctions_gad345742865daa32f04f651643f54b2fc} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [14/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_gab04eb4da8ff7aeb8e201acaed80720ff}\label{group__CMSIS__core__DebugFunctions_gab04eb4da8ff7aeb8e201acaed80720ff} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [15/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_ga060b94940d223d7e27932d293598e1c5}\label{group__CMSIS__core__DebugFunctions_ga060b94940d223d7e27932d293598e1c5} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [16/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_ga2d3a54799ae469f3e948fab61d304ffb}\label{group__CMSIS__core__DebugFunctions_ga2d3a54799ae469f3e948fab61d304ffb} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [17/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_ga79ea2af0a5a6ee819ae5987fddfa3067}\label{group__CMSIS__core__DebugFunctions_ga79ea2af0a5a6ee819ae5987fddfa3067} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [18/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_ga4c04b499135c1f80844e40b71914a8b8}\label{group__CMSIS__core__DebugFunctions_ga4c04b499135c1f80844e40b71914a8b8} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [19/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_gaaf93a54d7a9a4576497a3d57dbfd0c73}\label{group__CMSIS__core__DebugFunctions_gaaf93a54d7a9a4576497a3d57dbfd0c73} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [20/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_ga0ce50997fa4a3925566bd6b77cf70772}\label{group__CMSIS__core__DebugFunctions_ga0ce50997fa4a3925566bd6b77cf70772} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [21/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_gaad9b14b58bc4cf9046baac34caa5f07c}\label{group__CMSIS__core__DebugFunctions_gaad9b14b58bc4cf9046baac34caa5f07c} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [22/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_ga4702f35752dd85115db67196431aea17}\label{group__CMSIS__core__DebugFunctions_ga4702f35752dd85115db67196431aea17} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [23/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_ga396d46877a0397a3a579405446542e6e}\label{group__CMSIS__core__DebugFunctions_ga396d46877a0397a3a579405446542e6e} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [24/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_ga82a5fd079b5dba8a0a135ce0c335ae0b}\label{group__CMSIS__core__DebugFunctions_ga82a5fd079b5dba8a0a135ce0c335ae0b} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [25/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_ga2b9189bebd1c6b7d8d182224e6aab1cd}\label{group__CMSIS__core__DebugFunctions_ga2b9189bebd1c6b7d8d182224e6aab1cd} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [26/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_ga3f042b213aa83c79bde1095caf9310aa}\label{group__CMSIS__core__DebugFunctions_ga3f042b213aa83c79bde1095caf9310aa} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [27/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_ga9e436eb9e9d96bab54974549865addc3}\label{group__CMSIS__core__DebugFunctions_ga9e436eb9e9d96bab54974549865addc3} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [28/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_gac2ce1925d19584d191bce172c63150f8}\label{group__CMSIS__core__DebugFunctions_gac2ce1925d19584d191bce172c63150f8} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [29/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_ga6b6373ef48b096f93a3a4baea33e9ddc}\label{group__CMSIS__core__DebugFunctions_ga6b6373ef48b096f93a3a4baea33e9ddc} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [30/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_ga098dd52b40d13a6f68274a079fbd8581}\label{group__CMSIS__core__DebugFunctions_ga098dd52b40d13a6f68274a079fbd8581} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [31/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_gad681e3c87c3409c085c7b56d268989c0}\label{group__CMSIS__core__DebugFunctions_gad681e3c87c3409c085c7b56d268989c0} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[struct]}{[struct]}\hspace{0.1cm}{\footnotesize\ttfamily [32/32]}}
{\footnotesize\ttfamily struct  \{ ... \}  b}

Structure used for bit access \Hypertarget{group__CMSIS__core__DebugFunctions_ga3fde073744418e2fe476333cb4d55d0d}\label{group__CMSIS__core__DebugFunctions_ga3fde073744418e2fe476333cb4d55d0d} 
\index{ITM Functions@{ITM Functions}!BFAR@{BFAR}}
\index{BFAR@{BFAR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{BFAR}{BFAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t BFAR}

Offset\+: 0x038 (R/W) Bus\+Fault Address Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00512}{512}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\label{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [1/18]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00324}{324}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\label{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [2/18]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00324}{324}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\label{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [3/18]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00384}{384}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\label{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [4/18]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00384}{384}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\label{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [5/18]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00323}{323}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\label{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [6/18]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00383}{383}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\label{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [7/18]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00213}{213}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\label{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [8/18]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00270}{270}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\label{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [9/18]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00323}{323}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\label{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [10/18]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00383}{383}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\label{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [11/18]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00323}{323}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\label{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [12/18]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00383}{383}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\label{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [13/18]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00268}{268}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\label{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [14/18]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00329}{329}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\label{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [15/18]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00283}{283}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\label{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [16/18]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00344}{344}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\label{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [17/18]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00213}{213}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776}\label{group__CMSIS__core__DebugFunctions_ga7a1caf92f32fe9ebd8d1fe89b06c7776} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [18/18]}}
{\footnotesize\ttfamily uint32\+\_\+t C}

bit\+: 29 Carry condition code flag 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00270}{270}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga39711bf09810b078ac81b2c76c6908f6}\label{group__CMSIS__core__DebugFunctions_ga39711bf09810b078ac81b2c76c6908f6} 
\index{ITM Functions@{ITM Functions}!CACR@{CACR}}
\index{CACR@{CACR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CACR}{CACR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t CACR}

Offset\+: 0x29C (R/W) L1 Cache Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00546}{546}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaedf0dff29a9cacdaa2fb7eec6b116a13}\label{group__CMSIS__core__DebugFunctions_gaedf0dff29a9cacdaa2fb7eec6b116a13} 
\index{ITM Functions@{ITM Functions}!CALIB@{CALIB}}
\index{CALIB@{CALIB}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CALIB}{CALIB}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t CALIB}

Offset\+: 0x00C (R/ ) Sys\+Tick Calibration Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01040}{1040}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad68b5c1f2d9845ef4247cf2d9b041336}\label{group__CMSIS__core__DebugFunctions_gad68b5c1f2d9845ef4247cf2d9b041336} 
\index{ITM Functions@{ITM Functions}!CCR@{CCR}}
\index{CCR@{CCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t CCR}

Offset\+: 0x014 (R/W) Configuration Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00505}{505}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga90c793639fc9470e50e4f4fc4b3464da}\label{group__CMSIS__core__DebugFunctions_ga90c793639fc9470e50e4f4fc4b3464da} 
\index{ITM Functions@{ITM Functions}!CCSIDR@{CCSIDR}}
\index{CCSIDR@{CCSIDR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CCSIDR}{CCSIDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t CCSIDR}

Offset\+: 0x080 (R/ ) Cache Size ID Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00521}{521}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga0f9e27357254e6e953a94f95bda040b1}\label{group__CMSIS__core__DebugFunctions_ga0f9e27357254e6e953a94f95bda040b1} 
\index{ITM Functions@{ITM Functions}!CFSR@{CFSR}}
\index{CFSR@{CFSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CFSR}{CFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t CFSR}

Offset\+: 0x028 (R/W) Configurable Fault Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00508}{508}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga26bbad5d9e0f1d302611d52373aef839}\label{group__CMSIS__core__DebugFunctions_ga26bbad5d9e0f1d302611d52373aef839} 
\index{ITM Functions@{ITM Functions}!CID0@{CID0}}
\index{CID0@{CID0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CID0}{CID0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t CID0}

Offset\+: 0x\+FF0 (R/ ) ITM Component Identification Register \#0 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01119}{1119}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga4e60a608afd6433ecd943d95e417b80b}\label{group__CMSIS__core__DebugFunctions_ga4e60a608afd6433ecd943d95e417b80b} 
\index{ITM Functions@{ITM Functions}!CID1@{CID1}}
\index{CID1@{CID1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CID1}{CID1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t CID1}

Offset\+: 0x\+FF4 (R/ ) ITM Component Identification Register \#1 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01120}{1120}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad98950702e55d1851e91b22de07b11aa}\label{group__CMSIS__core__DebugFunctions_gad98950702e55d1851e91b22de07b11aa} 
\index{ITM Functions@{ITM Functions}!CID2@{CID2}}
\index{CID2@{CID2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CID2}{CID2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t CID2}

Offset\+: 0x\+FF8 (R/ ) ITM Component Identification Register \#2 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01121}{1121}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gab9af64f413bf6f67e2a8044481292f67}\label{group__CMSIS__core__DebugFunctions_gab9af64f413bf6f67e2a8044481292f67} 
\index{ITM Functions@{ITM Functions}!CID3@{CID3}}
\index{CID3@{CID3}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CID3}{CID3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t CID3}

Offset\+: 0x\+FFC (R/ ) ITM Component Identification Register \#3 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01122}{1122}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga1f74caab7b0a7afa848c63ce8ebc6a6f}\label{group__CMSIS__core__DebugFunctions_ga1f74caab7b0a7afa848c63ce8ebc6a6f} 
\index{ITM Functions@{ITM Functions}!CLAIMCLR@{CLAIMCLR}}
\index{CLAIMCLR@{CLAIMCLR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CLAIMCLR}{CLAIMCLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t CLAIMCLR}

Offset\+: 0x\+FA4 (R/W) Claim tag clear 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01410}{1410}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga974d17c9a0b0b1b894e9707d158b0fbe}\label{group__CMSIS__core__DebugFunctions_ga974d17c9a0b0b1b894e9707d158b0fbe} 
\index{ITM Functions@{ITM Functions}!CLAIMSET@{CLAIMSET}}
\index{CLAIMSET@{CLAIMSET}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CLAIMSET}{CLAIMSET}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t CLAIMSET}

Offset\+: 0x\+FA0 (R/W) Claim tag set 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01409}{1409}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga40b4dc749a25d1c95c2125e88683a591}\label{group__CMSIS__core__DebugFunctions_ga40b4dc749a25d1c95c2125e88683a591} 
\index{ITM Functions@{ITM Functions}!CLIDR@{CLIDR}}
\index{CLIDR@{CLIDR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CLIDR}{CLIDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t CLIDR}

Offset\+: 0x078 (R/ ) Cache Level ID register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00519}{519}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga5d0c69187f8abc99ecbde49431cf0050}\label{group__CMSIS__core__DebugFunctions_ga5d0c69187f8abc99ecbde49431cf0050} 
\index{ITM Functions@{ITM Functions}!COMP0@{COMP0}}
\index{COMP0@{COMP0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP0}{COMP0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t COMP0}

Offset\+: 0x020 (R/W) Comparator Register 0 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01212}{1212}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaf9126caaf63b99d6df5d1e040c96e2ab}\label{group__CMSIS__core__DebugFunctions_gaf9126caaf63b99d6df5d1e040c96e2ab} 
\index{ITM Functions@{ITM Functions}!COMP1@{COMP1}}
\index{COMP1@{COMP1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP1}{COMP1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t COMP1}

Offset\+: 0x030 (R/W) Comparator Register 1 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01216}{1216}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga8d5685c2bd0db66c3adaf19bc10a1150}\label{group__CMSIS__core__DebugFunctions_ga8d5685c2bd0db66c3adaf19bc10a1150} 
\index{ITM Functions@{ITM Functions}!COMP10@{COMP10}}
\index{COMP10@{COMP10}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP10}{COMP10}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t COMP10}

Offset\+: 0x0\+C0 (R/W) Comparator Register 10 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01252}{1252}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gab5e5be1f4cce832413b02bd6eb8175f6}\label{group__CMSIS__core__DebugFunctions_gab5e5be1f4cce832413b02bd6eb8175f6} 
\index{ITM Functions@{ITM Functions}!COMP11@{COMP11}}
\index{COMP11@{COMP11}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP11}{COMP11}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t COMP11}

Offset\+: 0x0\+D0 (R/W) Comparator Register 11 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01256}{1256}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga73bbb409205cd8ae8438c8a58998d205}\label{group__CMSIS__core__DebugFunctions_ga73bbb409205cd8ae8438c8a58998d205} 
\index{ITM Functions@{ITM Functions}!COMP12@{COMP12}}
\index{COMP12@{COMP12}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP12}{COMP12}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t COMP12}

Offset\+: 0x0\+E0 (R/W) Comparator Register 12 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01260}{1260}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga8e7c69cbac19ef0b26b0ae0cc928da36}\label{group__CMSIS__core__DebugFunctions_ga8e7c69cbac19ef0b26b0ae0cc928da36} 
\index{ITM Functions@{ITM Functions}!COMP13@{COMP13}}
\index{COMP13@{COMP13}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP13}{COMP13}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t COMP13}

Offset\+: 0x0\+F0 (R/W) Comparator Register 13 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01264}{1264}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaf5930659b3107c17fa71e61803d63f97}\label{group__CMSIS__core__DebugFunctions_gaf5930659b3107c17fa71e61803d63f97} 
\index{ITM Functions@{ITM Functions}!COMP14@{COMP14}}
\index{COMP14@{COMP14}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP14}{COMP14}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t COMP14}

Offset\+: 0x100 (R/W) Comparator Register 14 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01268}{1268}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae55e0087f992cfd56003fc3fe1394cb0}\label{group__CMSIS__core__DebugFunctions_gae55e0087f992cfd56003fc3fe1394cb0} 
\index{ITM Functions@{ITM Functions}!COMP15@{COMP15}}
\index{COMP15@{COMP15}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP15}{COMP15}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t COMP15}

Offset\+: 0x110 (R/W) Comparator Register 15 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01272}{1272}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaeeb1e36001c60a167399683280d6ec39}\label{group__CMSIS__core__DebugFunctions_gaeeb1e36001c60a167399683280d6ec39} 
\index{ITM Functions@{ITM Functions}!COMP2@{COMP2}}
\index{COMP2@{COMP2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP2}{COMP2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t COMP2}

Offset\+: 0x040 (R/W) Comparator Register 2 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01220}{1220}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga20b0b62a3576ee88db4a7c065cd988ac}\label{group__CMSIS__core__DebugFunctions_ga20b0b62a3576ee88db4a7c065cd988ac} 
\index{ITM Functions@{ITM Functions}!COMP3@{COMP3}}
\index{COMP3@{COMP3}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP3}{COMP3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t COMP3}

Offset\+: 0x050 (R/W) Comparator Register 3 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01224}{1224}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga8ea52ce87f7d0225db1b5ba91313f4b7}\label{group__CMSIS__core__DebugFunctions_ga8ea52ce87f7d0225db1b5ba91313f4b7} 
\index{ITM Functions@{ITM Functions}!COMP4@{COMP4}}
\index{COMP4@{COMP4}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP4}{COMP4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t COMP4}

Offset\+: 0x060 (R/W) Comparator Register 4 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01228}{1228}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga290e024c0b0f35317de6363a4135c3bc}\label{group__CMSIS__core__DebugFunctions_ga290e024c0b0f35317de6363a4135c3bc} 
\index{ITM Functions@{ITM Functions}!COMP5@{COMP5}}
\index{COMP5@{COMP5}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP5}{COMP5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t COMP5}

Offset\+: 0x070 (R/W) Comparator Register 5 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01232}{1232}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga263131067f0ad2d04a2711962a455bfa}\label{group__CMSIS__core__DebugFunctions_ga263131067f0ad2d04a2711962a455bfa} 
\index{ITM Functions@{ITM Functions}!COMP6@{COMP6}}
\index{COMP6@{COMP6}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP6}{COMP6}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t COMP6}

Offset\+: 0x080 (R/W) Comparator Register 6 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01236}{1236}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga26932a20b1cd18331bbe245caf8a6a92}\label{group__CMSIS__core__DebugFunctions_ga26932a20b1cd18331bbe245caf8a6a92} 
\index{ITM Functions@{ITM Functions}!COMP7@{COMP7}}
\index{COMP7@{COMP7}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP7}{COMP7}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t COMP7}

Offset\+: 0x090 (R/W) Comparator Register 7 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01240}{1240}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga9b9d9bb4b4ecab022a3d88d9cae6b5e0}\label{group__CMSIS__core__DebugFunctions_ga9b9d9bb4b4ecab022a3d88d9cae6b5e0} 
\index{ITM Functions@{ITM Functions}!COMP8@{COMP8}}
\index{COMP8@{COMP8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP8}{COMP8}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t COMP8}

Offset\+: 0x0\+A0 (R/W) Comparator Register 8 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01244}{1244}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga4e090c0e6b818b63724c774f38ccab14}\label{group__CMSIS__core__DebugFunctions_ga4e090c0e6b818b63724c774f38ccab14} 
\index{ITM Functions@{ITM Functions}!COMP9@{COMP9}}
\index{COMP9@{COMP9}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{COMP9}{COMP9}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t COMP9}

Offset\+: 0x0\+B0 (R/W) Comparator Register 9 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01248}{1248}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gab8e9dd6ca5f31244ea352ed0c19155d8}\label{group__CMSIS__core__DebugFunctions_gab8e9dd6ca5f31244ea352ed0c19155d8} 
\index{ITM Functions@{ITM Functions}!CPACR@{CPACR}}
\index{CPACR@{CPACR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CPACR}{CPACR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t CPACR}

Offset\+: 0x088 (R/W) Coprocessor Access Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00523}{523}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga29ca657c77928334be08a2e6555be950}\label{group__CMSIS__core__DebugFunctions_ga29ca657c77928334be08a2e6555be950} 
\index{ITM Functions@{ITM Functions}!CPICNT@{CPICNT}}
\index{CPICNT@{CPICNT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CPICNT}{CPICNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t CPICNT}

Offset\+: 0x008 (R/W) CPI Count Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01206}{1206}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga6236035fc90059a599910d9cb9299ff0}\label{group__CMSIS__core__DebugFunctions_ga6236035fc90059a599910d9cb9299ff0} 
\index{ITM Functions@{ITM Functions}!CPPWR@{CPPWR}}
\index{CPPWR@{CPPWR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CPPWR}{CPPWR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t CPPWR}

Offset\+: 0x00C (R/W) Coprocessor Power Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01015}{1015}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gadbf8292503748ba6421a523bdee6819d}\label{group__CMSIS__core__DebugFunctions_gadbf8292503748ba6421a523bdee6819d} 
\index{ITM Functions@{ITM Functions}!CPUID@{CPUID}}
\index{CPUID@{CPUID}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CPUID}{CPUID}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t CPUID}

Offset\+: 0x000 (R/ ) CPUID Base Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00500}{500}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabf4a378b17278d98d2a5f9315fce7a5e}\label{group__CMSIS__core__DebugFunctions_gabf4a378b17278d98d2a5f9315fce7a5e} 
\index{ITM Functions@{ITM Functions}!CSPSR@{CSPSR}}
\index{CSPSR@{CSPSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CSPSR}{CSPSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t CSPSR}

Offset\+: 0x004 (R/W) Current Parallel Port Sizes Register

Offset\+: 0x004 (R/W) Current Parallel Port Size Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01391}{1391}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae627674bc3ccfc2d67caccfc1f4ea4ed}\label{group__CMSIS__core__DebugFunctions_gae627674bc3ccfc2d67caccfc1f4ea4ed} 
\index{ITM Functions@{ITM Functions}!CSSELR@{CSSELR}}
\index{CSSELR@{CSSELR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CSSELR}{CSSELR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t CSSELR}

Offset\+: 0x084 (R/W) Cache Size Selection Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00522}{522}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaad937861e203bb05ae22c4369c458561}\label{group__CMSIS__core__DebugFunctions_gaad937861e203bb05ae22c4369c458561} 
\index{ITM Functions@{ITM Functions}!CTR@{CTR}}
\index{CTR@{CTR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CTR}{CTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t CTR}

Offset\+: 0x07C (R/ ) Cache Type register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00520}{520}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac81efc171e9852a36caeb47122bfec5b}\label{group__CMSIS__core__DebugFunctions_gac81efc171e9852a36caeb47122bfec5b} 
\index{ITM Functions@{ITM Functions}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CTRL}{CTRL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t CTRL}

Offset\+: 0x000 (R/W) Sys\+Tick Control and Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01037}{1037}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac81efc171e9852a36caeb47122bfec5b}\label{group__CMSIS__core__DebugFunctions_gac81efc171e9852a36caeb47122bfec5b} 
\index{ITM Functions@{ITM Functions}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CTRL}{CTRL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t CTRL}

Offset\+: 0x000 (R/W) Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01204}{1204}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga14822f5ad3426799332ac537d9293f3c}\label{group__CMSIS__core__DebugFunctions_ga14822f5ad3426799332ac537d9293f3c} 
\index{ITM Functions@{ITM Functions}!CYCCNT@{CYCCNT}}
\index{CYCCNT@{CYCCNT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{CYCCNT}{CYCCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t CYCCNT}

Offset\+: 0x004 (R/W) Cycle Count Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01205}{1205}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga65047e5b8051fa0c84200f8229a155b3}\label{group__CMSIS__core__DebugFunctions_ga65047e5b8051fa0c84200f8229a155b3} 
\index{ITM Functions@{ITM Functions}!DAUTHCTRL@{DAUTHCTRL}}
\index{DAUTHCTRL@{DAUTHCTRL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DAUTHCTRL}{DAUTHCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t DAUTHCTRL}

Offset\+: 0x014 (R/W) Debug Authentication Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01883}{1883}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga18ef4bf4fbbb205544985598b1bb64f4}\label{group__CMSIS__core__DebugFunctions_ga18ef4bf4fbbb205544985598b1bb64f4} 
\index{ITM Functions@{ITM Functions}!DCCIMVAC@{DCCIMVAC}}
\index{DCCIMVAC@{DCCIMVAC}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DCCIMVAC}{DCCIMVAC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t DCCIMVAC}

Offset\+: 0x270 ( /W) D-\/\+Cache Clean and Invalidate by MVA to PoC 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00540}{540}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gab6e447723358e736a9f69ffc88a97ba1}\label{group__CMSIS__core__DebugFunctions_gab6e447723358e736a9f69ffc88a97ba1} 
\index{ITM Functions@{ITM Functions}!DCCISW@{DCCISW}}
\index{DCCISW@{DCCISW}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DCCISW}{DCCISW}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t DCCISW}

Offset\+: 0x274 ( /W) D-\/\+Cache Clean and Invalidate by Set-\/way 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00541}{541}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gacc23dc74d8f0378d81bc72302e325e50}\label{group__CMSIS__core__DebugFunctions_gacc23dc74d8f0378d81bc72302e325e50} 
\index{ITM Functions@{ITM Functions}!DCCMVAC@{DCCMVAC}}
\index{DCCMVAC@{DCCMVAC}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DCCMVAC}{DCCMVAC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t DCCMVAC}

Offset\+: 0x268 ( /W) D-\/\+Cache Clean by MVA to PoC 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00538}{538}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga9d4029e220311690756d836948e71393}\label{group__CMSIS__core__DebugFunctions_ga9d4029e220311690756d836948e71393} 
\index{ITM Functions@{ITM Functions}!DCCMVAU@{DCCMVAU}}
\index{DCCMVAU@{DCCMVAU}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DCCMVAU}{DCCMVAU}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t DCCMVAU}

Offset\+: 0x264 ( /W) D-\/\+Cache Clean by MVA to PoU 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00537}{537}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga2bf149d6d8f4fa59e25aee340512cb79}\label{group__CMSIS__core__DebugFunctions_ga2bf149d6d8f4fa59e25aee340512cb79} 
\index{ITM Functions@{ITM Functions}!DCCSW@{DCCSW}}
\index{DCCSW@{DCCSW}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DCCSW}{DCCSW}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t DCCSW}

Offset\+: 0x26C ( /W) D-\/\+Cache Clean by Set-\/way 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00539}{539}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga72402d657f9e448afce57bbd8577864d}\label{group__CMSIS__core__DebugFunctions_ga72402d657f9e448afce57bbd8577864d} 
\index{ITM Functions@{ITM Functions}!DCIMVAC@{DCIMVAC}}
\index{DCIMVAC@{DCIMVAC}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DCIMVAC}{DCIMVAC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t DCIMVAC}

Offset\+: 0x25C ( /W) D-\/\+Cache Invalidate by MVA to PoC 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00535}{535}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaca1ec746911b0934dd11c31d93a369be}\label{group__CMSIS__core__DebugFunctions_gaca1ec746911b0934dd11c31d93a369be} 
\index{ITM Functions@{ITM Functions}!DCISW@{DCISW}}
\index{DCISW@{DCISW}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DCISW}{DCISW}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t DCISW}

Offset\+: 0x260 ( /W) D-\/\+Cache Invalidate by Set-\/way 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00536}{536}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad1dbd0dd98b6d9327f70545e0081ddbf}\label{group__CMSIS__core__DebugFunctions_gad1dbd0dd98b6d9327f70545e0081ddbf} 
\index{ITM Functions@{ITM Functions}!DCRDR@{DCRDR}}
\index{DCRDR@{DCRDR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DCRDR}{DCRDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t DCRDR}

Offset\+: 0x008 (R/W) Debug Core Register Data Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01880}{1880}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gab74a9ec90ad18e4f7a20362d362b754a}\label{group__CMSIS__core__DebugFunctions_gab74a9ec90ad18e4f7a20362d362b754a} 
\index{ITM Functions@{ITM Functions}!DCRSR@{DCRSR}}
\index{DCRSR@{DCRSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DCRSR}{DCRSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t DCRSR}

Offset\+: 0x004 ( /W) Debug Core Register Selector Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01879}{1879}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa99de5f8c609f10c25ed51f57b2edd74}\label{group__CMSIS__core__DebugFunctions_gaa99de5f8c609f10c25ed51f57b2edd74} 
\index{ITM Functions@{ITM Functions}!DEMCR@{DEMCR}}
\index{DEMCR@{DEMCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DEMCR}{DEMCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t DEMCR}

Offset\+: 0x00C (R/W) Debug Exception and Monitor Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01881}{1881}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae370aa5dc47fe03310e1d847333030e7}\label{group__CMSIS__core__DebugFunctions_gae370aa5dc47fe03310e1d847333030e7} 
\index{ITM Functions@{ITM Functions}!DEVARCH@{DEVARCH}}
\index{DEVARCH@{DEVARCH}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DEVARCH}{DEVARCH}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t DEVARCH}

Offset\+: 0x\+FBC (R/ ) ITM Device Architecture Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01109}{1109}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae370aa5dc47fe03310e1d847333030e7}\label{group__CMSIS__core__DebugFunctions_gae370aa5dc47fe03310e1d847333030e7} 
\index{ITM Functions@{ITM Functions}!DEVARCH@{DEVARCH}}
\index{DEVARCH@{DEVARCH}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DEVARCH}{DEVARCH}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t DEVARCH}

Offset\+: 0x\+FBC (R/ ) Device Architecture Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01278}{1278}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaaed316dacef669454fa035e04ee90eca}\label{group__CMSIS__core__DebugFunctions_gaaed316dacef669454fa035e04ee90eca} 
\index{ITM Functions@{ITM Functions}!DEVID@{DEVID}}
\index{DEVID@{DEVID}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DEVID}{DEVID}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t DEVID}

Offset\+: 0x\+FC8 (R/ ) TPIU\+\_\+\+DEVID

Offset\+: 0x\+FC8 (R/ ) Device Configuration Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01412}{1412}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga81f643aff0e4bed2638a618e2b1fd3bb}\label{group__CMSIS__core__DebugFunctions_ga81f643aff0e4bed2638a618e2b1fd3bb} 
\index{ITM Functions@{ITM Functions}!DEVTYPE@{DEVTYPE}}
\index{DEVTYPE@{DEVTYPE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DEVTYPE}{DEVTYPE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t DEVTYPE}

Offset\+: 0x\+FCC (R/ ) TPIU\+\_\+\+DEVTYPE

Offset\+: 0x\+FCC (R/ ) Device Type Register

Offset\+: 0x\+FCC (R/ ) Device Type Identifier Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01413}{1413}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae2b3d4530d1b0c05593b634dc46348bd}\label{group__CMSIS__core__DebugFunctions_gae2b3d4530d1b0c05593b634dc46348bd} 
\index{ITM Functions@{ITM Functions}!DFR@{DFR}}
\index{DFR@{DFR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DFR}{DFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t DFR}

Offset\+: 0x048 (R/ ) Debug Feature Register 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00391}{391}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga3b590075aa07880ce686d5cfb4e61c5c}\label{group__CMSIS__core__DebugFunctions_ga3b590075aa07880ce686d5cfb4e61c5c} 
\index{ITM Functions@{ITM Functions}!DFSR@{DFSR}}
\index{DFSR@{DFSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DFSR}{DFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t DFSR}

Offset\+: 0x030 (R/W) Debug Fault Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00510}{510}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga94ca828091a9226ab6684fbf30e52909}\label{group__CMSIS__core__DebugFunctions_ga94ca828091a9226ab6684fbf30e52909} 
\index{ITM Functions@{ITM Functions}!DHCSR@{DHCSR}}
\index{DHCSR@{DHCSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DHCSR}{DHCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t DHCSR}

Offset\+: 0x000 (R/W) Debug Halting Control and Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01878}{1878}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga2916e1173ded6e0fc26e8445e72a6087}\label{group__CMSIS__core__DebugFunctions_ga2916e1173ded6e0fc26e8445e72a6087} 
\index{ITM Functions@{ITM Functions}!DSCSR@{DSCSR}}
\index{DSCSR@{DSCSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DSCSR}{DSCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t DSCSR}

Offset\+: 0x018 (R/W) Debug Security Control and Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01884}{1884}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad5a9c8098433fa3ac108487e0ccd9cfc}\label{group__CMSIS__core__DebugFunctions_gad5a9c8098433fa3ac108487e0ccd9cfc} 
\index{ITM Functions@{ITM Functions}!DTCMCR@{DTCMCR}}
\index{DTCMCR@{DTCMCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{DTCMCR}{DTCMCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t DTCMCR}

Offset\+: 0x294 (R/W) Data Tightly-\/\+Coupled Memory Control Registers 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00544}{544}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gafe0bbc124e53ad450abc72bfb56bd74f}\label{group__CMSIS__core__DebugFunctions_gafe0bbc124e53ad450abc72bfb56bd74f} 
\index{ITM Functions@{ITM Functions}!EXCCNT@{EXCCNT}}
\index{EXCCNT@{EXCCNT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{EXCCNT}{EXCCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t EXCCNT}

Offset\+: 0x00C (R/W) Exception Overhead Count Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01207}{1207}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gafe3ca1410c32188d26be24c4ee9e180c}\label{group__CMSIS__core__DebugFunctions_gafe3ca1410c32188d26be24c4ee9e180c} 
\index{ITM Functions@{ITM Functions}!FFCR@{FFCR}}
\index{FFCR@{FFCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FFCR}{FFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t FFCR}

Offset\+: 0x304 (R/W) Formatter and Flush Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01398}{1398}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga2a049b49e9da6772d38166397ce8fc70}\label{group__CMSIS__core__DebugFunctions_ga2a049b49e9da6772d38166397ce8fc70} 
\index{ITM Functions@{ITM Functions}!FFSR@{FFSR}}
\index{FFSR@{FFSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FFSR}{FFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t FFSR}

Offset\+: 0x300 (R/ ) Formatter and Flush Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01397}{1397}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gace73d78eff029b698e11cd5cf3efaf94}\label{group__CMSIS__core__DebugFunctions_gace73d78eff029b698e11cd5cf3efaf94} 
\index{ITM Functions@{ITM Functions}!FIFO0@{FIFO0}}
\index{FIFO0@{FIFO0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FIFO0}{FIFO0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t FIFO0}

Offset\+: 0x\+EEC (R/ ) Integration ETM Data 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01402}{1402}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabad7737b3d46cc6d4813d37171d29745}\label{group__CMSIS__core__DebugFunctions_gabad7737b3d46cc6d4813d37171d29745} 
\index{ITM Functions@{ITM Functions}!FIFO1@{FIFO1}}
\index{FIFO1@{FIFO1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FIFO1}{FIFO1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t FIFO1}

Offset\+: 0x\+EFC (R/ ) Integration ITM Data 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01406}{1406}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga6324c1fbf6c94f1eaf742d09ad678216}\label{group__CMSIS__core__DebugFunctions_ga6324c1fbf6c94f1eaf742d09ad678216} 
\index{ITM Functions@{ITM Functions}!FOLDCNT@{FOLDCNT}}
\index{FOLDCNT@{FOLDCNT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FOLDCNT}{FOLDCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t FOLDCNT}

Offset\+: 0x018 (R/W) Folded-\/instruction Count Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01210}{1210}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga2518558c090f60161ba4e718a54ee468}\label{group__CMSIS__core__DebugFunctions_ga2518558c090f60161ba4e718a54ee468} 
\index{ITM Functions@{ITM Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPCA}{FPCA}\hspace{0.1cm}{\footnotesize\ttfamily [1/7]}}
{\footnotesize\ttfamily uint32\+\_\+t FPCA}

bit\+: 2 Floating-\/point context active

bit\+: 2 FP extension active flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00429}{429}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga2518558c090f60161ba4e718a54ee468}\label{group__CMSIS__core__DebugFunctions_ga2518558c090f60161ba4e718a54ee468} 
\index{ITM Functions@{ITM Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPCA}{FPCA}\hspace{0.1cm}{\footnotesize\ttfamily [2/7]}}
{\footnotesize\ttfamily uint32\+\_\+t FPCA}

bit\+: 2 Floating-\/point context active 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00429}{429}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga2518558c090f60161ba4e718a54ee468}\label{group__CMSIS__core__DebugFunctions_ga2518558c090f60161ba4e718a54ee468} 
\index{ITM Functions@{ITM Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPCA}{FPCA}\hspace{0.1cm}{\footnotesize\ttfamily [3/7]}}
{\footnotesize\ttfamily uint32\+\_\+t FPCA}

bit\+: 2 Floating-\/point context active 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00428}{428}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga2518558c090f60161ba4e718a54ee468}\label{group__CMSIS__core__DebugFunctions_ga2518558c090f60161ba4e718a54ee468} 
\index{ITM Functions@{ITM Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPCA}{FPCA}\hspace{0.1cm}{\footnotesize\ttfamily [4/7]}}
{\footnotesize\ttfamily uint32\+\_\+t FPCA}

bit\+: 2 Floating-\/point context active 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00428}{428}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga2518558c090f60161ba4e718a54ee468}\label{group__CMSIS__core__DebugFunctions_ga2518558c090f60161ba4e718a54ee468} 
\index{ITM Functions@{ITM Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPCA}{FPCA}\hspace{0.1cm}{\footnotesize\ttfamily [5/7]}}
{\footnotesize\ttfamily uint32\+\_\+t FPCA}

bit\+: 2 Floating-\/point context active 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00428}{428}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga2518558c090f60161ba4e718a54ee468}\label{group__CMSIS__core__DebugFunctions_ga2518558c090f60161ba4e718a54ee468} 
\index{ITM Functions@{ITM Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPCA}{FPCA}\hspace{0.1cm}{\footnotesize\ttfamily [6/7]}}
{\footnotesize\ttfamily uint32\+\_\+t FPCA}

bit\+: 2 FP extension active flag 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00377}{377}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga2518558c090f60161ba4e718a54ee468}\label{group__CMSIS__core__DebugFunctions_ga2518558c090f60161ba4e718a54ee468} 
\index{ITM Functions@{ITM Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPCA}{FPCA}\hspace{0.1cm}{\footnotesize\ttfamily [7/7]}}
{\footnotesize\ttfamily uint32\+\_\+t FPCA}

bit\+: 2 FP extension active flag 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00392}{392}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga4fa83b560b046f9cec201c68fbe33507}\label{group__CMSIS__core__DebugFunctions_ga4fa83b560b046f9cec201c68fbe33507} 
\index{ITM Functions@{ITM Functions}!FPCAR@{FPCAR}}
\index{FPCAR@{FPCAR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPCAR}{FPCAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm7_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t FPCAR}

Offset\+: 0x008 (R/W) Floating-\/\+Point Context Address Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01750}{1750}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga242040bad11980d6250848a44cc967e3}\label{group__CMSIS__core__DebugFunctions_ga242040bad11980d6250848a44cc967e3} 
\index{ITM Functions@{ITM Functions}!FPCCR@{FPCCR}}
\index{FPCCR@{FPCCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPCCR}{FPCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm7_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t FPCCR}

Offset\+: 0x004 (R/W) Floating-\/\+Point Context Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01749}{1749}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga05a8c9a999e6ca4ff19f30c93ec50217}\label{group__CMSIS__core__DebugFunctions_ga05a8c9a999e6ca4ff19f30c93ec50217} 
\index{ITM Functions@{ITM Functions}!FPDSCR@{FPDSCR}}
\index{FPDSCR@{FPDSCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FPDSCR}{FPDSCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm7_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t FPDSCR}

Offset\+: 0x00C (R/W) Floating-\/\+Point Default Status Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01751}{1751}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga36370b2b0879b7b497f6dd854ba02873}\label{group__CMSIS__core__DebugFunctions_ga36370b2b0879b7b497f6dd854ba02873} 
\index{ITM Functions@{ITM Functions}!FSCR@{FSCR}}
\index{FSCR@{FSCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FSCR}{FSCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t FSCR}

Offset\+: 0x308 (R/ ) Formatter Synchronization Counter Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01399}{1399}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad3c69d206a52a85165eb7bd8077b0608}\label{group__CMSIS__core__DebugFunctions_gad3c69d206a52a85165eb7bd8077b0608} 
\index{ITM Functions@{ITM Functions}!FUNCTION0@{FUNCTION0}}
\index{FUNCTION0@{FUNCTION0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION0}{FUNCTION0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t FUNCTION0}

Offset\+: 0x028 (R/W) Function Register 0 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01214}{1214}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae8f02e32e101c4cc61115d271fa12ffb}\label{group__CMSIS__core__DebugFunctions_gae8f02e32e101c4cc61115d271fa12ffb} 
\index{ITM Functions@{ITM Functions}!FUNCTION1@{FUNCTION1}}
\index{FUNCTION1@{FUNCTION1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION1}{FUNCTION1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t FUNCTION1}

Offset\+: 0x038 (R/W) Function Register 1 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01218}{1218}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga87175ae057853babe4b55c2bf32ff933}\label{group__CMSIS__core__DebugFunctions_ga87175ae057853babe4b55c2bf32ff933} 
\index{ITM Functions@{ITM Functions}!FUNCTION10@{FUNCTION10}}
\index{FUNCTION10@{FUNCTION10}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION10}{FUNCTION10}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t FUNCTION10}

Offset\+: 0x0\+C8 (R/W) Function Register 10 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01254}{1254}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga8e6200039c3ad48f811bd3dac9733523}\label{group__CMSIS__core__DebugFunctions_ga8e6200039c3ad48f811bd3dac9733523} 
\index{ITM Functions@{ITM Functions}!FUNCTION11@{FUNCTION11}}
\index{FUNCTION11@{FUNCTION11}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION11}{FUNCTION11}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t FUNCTION11}

Offset\+: 0x0\+D8 (R/W) Function Register 11 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01258}{1258}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga46eae26a5823b24ae4211b6b8f27ecf0}\label{group__CMSIS__core__DebugFunctions_ga46eae26a5823b24ae4211b6b8f27ecf0} 
\index{ITM Functions@{ITM Functions}!FUNCTION12@{FUNCTION12}}
\index{FUNCTION12@{FUNCTION12}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION12}{FUNCTION12}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t FUNCTION12}

Offset\+: 0x0\+E8 (R/W) Function Register 12 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01262}{1262}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga72376480973424928cdc455caf65ff17}\label{group__CMSIS__core__DebugFunctions_ga72376480973424928cdc455caf65ff17} 
\index{ITM Functions@{ITM Functions}!FUNCTION13@{FUNCTION13}}
\index{FUNCTION13@{FUNCTION13}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION13}{FUNCTION13}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t FUNCTION13}

Offset\+: 0x0\+F8 (R/W) Function Register 13 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01266}{1266}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa11d2375486524bb0503fb100a5350af}\label{group__CMSIS__core__DebugFunctions_gaa11d2375486524bb0503fb100a5350af} 
\index{ITM Functions@{ITM Functions}!FUNCTION14@{FUNCTION14}}
\index{FUNCTION14@{FUNCTION14}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION14}{FUNCTION14}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t FUNCTION14}

Offset\+: 0x108 (R/W) Function Register 14 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01270}{1270}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac08524fa409351f1dedf993cc2d3b2b7}\label{group__CMSIS__core__DebugFunctions_gac08524fa409351f1dedf993cc2d3b2b7} 
\index{ITM Functions@{ITM Functions}!FUNCTION15@{FUNCTION15}}
\index{FUNCTION15@{FUNCTION15}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION15}{FUNCTION15}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t FUNCTION15}

Offset\+: 0x118 (R/W) Function Register 15 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01274}{1274}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga8ba3cc103077080ae3c0fc41e87d1197}\label{group__CMSIS__core__DebugFunctions_ga8ba3cc103077080ae3c0fc41e87d1197} 
\index{ITM Functions@{ITM Functions}!FUNCTION2@{FUNCTION2}}
\index{FUNCTION2@{FUNCTION2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION2}{FUNCTION2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t FUNCTION2}

Offset\+: 0x048 (R/W) Function Register 2 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01222}{1222}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gafbfaba1d10558329868c6c55f91f82df}\label{group__CMSIS__core__DebugFunctions_gafbfaba1d10558329868c6c55f91f82df} 
\index{ITM Functions@{ITM Functions}!FUNCTION3@{FUNCTION3}}
\index{FUNCTION3@{FUNCTION3}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION3}{FUNCTION3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t FUNCTION3}

Offset\+: 0x058 (R/W) Function Register 3 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01226}{1226}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac6e22e104dd39b27e256b2850de70521}\label{group__CMSIS__core__DebugFunctions_gac6e22e104dd39b27e256b2850de70521} 
\index{ITM Functions@{ITM Functions}!FUNCTION4@{FUNCTION4}}
\index{FUNCTION4@{FUNCTION4}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION4}{FUNCTION4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t FUNCTION4}

Offset\+: 0x068 (R/W) Function Register 4 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01230}{1230}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga9b7aee338904a0499cdfbc375a1e9f07}\label{group__CMSIS__core__DebugFunctions_ga9b7aee338904a0499cdfbc375a1e9f07} 
\index{ITM Functions@{ITM Functions}!FUNCTION5@{FUNCTION5}}
\index{FUNCTION5@{FUNCTION5}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION5}{FUNCTION5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t FUNCTION5}

Offset\+: 0x078 (R/W) Function Register 5 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01234}{1234}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gab783d2034e8b4ee931a01929aa7f4372}\label{group__CMSIS__core__DebugFunctions_gab783d2034e8b4ee931a01929aa7f4372} 
\index{ITM Functions@{ITM Functions}!FUNCTION6@{FUNCTION6}}
\index{FUNCTION6@{FUNCTION6}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION6}{FUNCTION6}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t FUNCTION6}

Offset\+: 0x088 (R/W) Function Register 6 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01238}{1238}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga16e2f314ca3e2bf3383b81ec9a03a436}\label{group__CMSIS__core__DebugFunctions_ga16e2f314ca3e2bf3383b81ec9a03a436} 
\index{ITM Functions@{ITM Functions}!FUNCTION7@{FUNCTION7}}
\index{FUNCTION7@{FUNCTION7}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION7}{FUNCTION7}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t FUNCTION7}

Offset\+: 0x098 (R/W) Function Register 7 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01242}{1242}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabe84d144b85c8dae18f7dc6d290a04ea}\label{group__CMSIS__core__DebugFunctions_gabe84d144b85c8dae18f7dc6d290a04ea} 
\index{ITM Functions@{ITM Functions}!FUNCTION8@{FUNCTION8}}
\index{FUNCTION8@{FUNCTION8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION8}{FUNCTION8}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t FUNCTION8}

Offset\+: 0x0\+A8 (R/W) Function Register 8 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01246}{1246}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga70ada7a7062083e68edb96698f25ba6e}\label{group__CMSIS__core__DebugFunctions_ga70ada7a7062083e68edb96698f25ba6e} 
\index{ITM Functions@{ITM Functions}!FUNCTION9@{FUNCTION9}}
\index{FUNCTION9@{FUNCTION9}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{FUNCTION9}{FUNCTION9}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t FUNCTION9}

Offset\+: 0x0\+B8 (R/W) Function Register 9 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01250}{1250}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}\label{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099} 
\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [1/14]}}
{\footnotesize\ttfamily uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00320}{320}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}\label{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099} 
\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [2/14]}}
{\footnotesize\ttfamily uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00320}{320}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}\label{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099} 
\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [3/14]}}
{\footnotesize\ttfamily uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00378}{378}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}\label{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099} 
\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [4/14]}}
{\footnotesize\ttfamily uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00378}{378}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}\label{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099} 
\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [5/14]}}
{\footnotesize\ttfamily uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00319}{319}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}\label{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099} 
\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [6/14]}}
{\footnotesize\ttfamily uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00377}{377}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}\label{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099} 
\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [7/14]}}
{\footnotesize\ttfamily uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00319}{319}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}\label{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099} 
\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [8/14]}}
{\footnotesize\ttfamily uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00377}{377}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}\label{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099} 
\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [9/14]}}
{\footnotesize\ttfamily uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00319}{319}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}\label{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099} 
\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [10/14]}}
{\footnotesize\ttfamily uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00377}{377}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}\label{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099} 
\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [11/14]}}
{\footnotesize\ttfamily uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00264}{264}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}\label{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099} 
\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [12/14]}}
{\footnotesize\ttfamily uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00323}{323}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}\label{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099} 
\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [13/14]}}
{\footnotesize\ttfamily uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00279}{279}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099}\label{group__CMSIS__core__DebugFunctions_gaa91800ec6e90e457c7a1acd1f2e17099} 
\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [14/14]}}
{\footnotesize\ttfamily uint32\+\_\+t GE}

bit\+: 16..19 Greater than or Equal flags 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00338}{338}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gab974e7ceb2e52a3fbcaa84e06e52922d}\label{group__CMSIS__core__DebugFunctions_gab974e7ceb2e52a3fbcaa84e06e52922d} 
\index{ITM Functions@{ITM Functions}!HFSR@{HFSR}}
\index{HFSR@{HFSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{HFSR}{HFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t HFSR}

Offset\+: 0x02C (R/W) Hard\+Fault Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00509}{509}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga12dfc70e0aa06804ff91817c6a3c7d6e}\label{group__CMSIS__core__DebugFunctions_ga12dfc70e0aa06804ff91817c6a3c7d6e} 
\index{ITM Functions@{ITM Functions}!IABR@{IABR}}
\index{IABR@{IABR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IABR}{IABR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t IABR}

Offset\+: 0x200 (R/W) Interrupt Active bit Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00472}{472}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae7aedd01fc75b7b98c6ef887cc21245b}\label{group__CMSIS__core__DebugFunctions_gae7aedd01fc75b7b98c6ef887cc21245b} 
\index{ITM Functions@{ITM Functions}!ICER@{ICER}}
\index{ICER@{ICER}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICER}{ICER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t ICER}

Offset\+: 0x080 (R/W) Interrupt Clear Enable Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00466}{466}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabedfacab5e6f9c329bfa0051cb88a9d3}\label{group__CMSIS__core__DebugFunctions_gabedfacab5e6f9c329bfa0051cb88a9d3} 
\index{ITM Functions@{ITM Functions}!ICI\_IT\_1@{ICI\_IT\_1}}
\index{ICI\_IT\_1@{ICI\_IT\_1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICI\_IT\_1}{ICI\_IT\_1}\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily uint32\+\_\+t ICI\+\_\+\+IT\+\_\+1}

bit\+: 10..15 ICI/\+IT part 1 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00264}{264}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabedfacab5e6f9c329bfa0051cb88a9d3}\label{group__CMSIS__core__DebugFunctions_gabedfacab5e6f9c329bfa0051cb88a9d3} 
\index{ITM Functions@{ITM Functions}!ICI\_IT\_1@{ICI\_IT\_1}}
\index{ICI\_IT\_1@{ICI\_IT\_1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICI\_IT\_1}{ICI\_IT\_1}\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily uint32\+\_\+t ICI\+\_\+\+IT\+\_\+1}

bit\+: 10..15 ICI/\+IT part 1 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00264}{264}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabedfacab5e6f9c329bfa0051cb88a9d3}\label{group__CMSIS__core__DebugFunctions_gabedfacab5e6f9c329bfa0051cb88a9d3} 
\index{ITM Functions@{ITM Functions}!ICI\_IT\_1@{ICI\_IT\_1}}
\index{ICI\_IT\_1@{ICI\_IT\_1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICI\_IT\_1}{ICI\_IT\_1}\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily uint32\+\_\+t ICI\+\_\+\+IT\+\_\+1}

bit\+: 10..15 ICI/\+IT part 1 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00322}{322}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabedfacab5e6f9c329bfa0051cb88a9d3}\label{group__CMSIS__core__DebugFunctions_gabedfacab5e6f9c329bfa0051cb88a9d3} 
\index{ITM Functions@{ITM Functions}!ICI\_IT\_1@{ICI\_IT\_1}}
\index{ICI\_IT\_1@{ICI\_IT\_1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICI\_IT\_1}{ICI\_IT\_1}\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily uint32\+\_\+t ICI\+\_\+\+IT\+\_\+1}

bit\+: 10..15 ICI/\+IT part 1 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00337}{337}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabedfacab5e6f9c329bfa0051cb88a9d3}\label{group__CMSIS__core__DebugFunctions_gabedfacab5e6f9c329bfa0051cb88a9d3} 
\index{ITM Functions@{ITM Functions}!ICI\_IT\_1@{ICI\_IT\_1}}
\index{ICI\_IT\_1@{ICI\_IT\_1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICI\_IT\_1}{ICI\_IT\_1}\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily uint32\+\_\+t ICI\+\_\+\+IT\+\_\+1}

bit\+: 10..15 ICI/\+IT part 1 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00264}{264}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae1df616880ca701154eba05e747605df}\label{group__CMSIS__core__DebugFunctions_gae1df616880ca701154eba05e747605df} 
\index{ITM Functions@{ITM Functions}!ICI\_IT\_2@{ICI\_IT\_2}}
\index{ICI\_IT\_2@{ICI\_IT\_2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICI\_IT\_2}{ICI\_IT\_2}\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily uint32\+\_\+t ICI\+\_\+\+IT\+\_\+2}

bit\+: 25..26 ICI/\+IT part 2 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00267}{267}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae1df616880ca701154eba05e747605df}\label{group__CMSIS__core__DebugFunctions_gae1df616880ca701154eba05e747605df} 
\index{ITM Functions@{ITM Functions}!ICI\_IT\_2@{ICI\_IT\_2}}
\index{ICI\_IT\_2@{ICI\_IT\_2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICI\_IT\_2}{ICI\_IT\_2}\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily uint32\+\_\+t ICI\+\_\+\+IT\+\_\+2}

bit\+: 25..26 ICI/\+IT part 2 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00267}{267}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae1df616880ca701154eba05e747605df}\label{group__CMSIS__core__DebugFunctions_gae1df616880ca701154eba05e747605df} 
\index{ITM Functions@{ITM Functions}!ICI\_IT\_2@{ICI\_IT\_2}}
\index{ICI\_IT\_2@{ICI\_IT\_2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICI\_IT\_2}{ICI\_IT\_2}\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily uint32\+\_\+t ICI\+\_\+\+IT\+\_\+2}

bit\+: 25..26 ICI/\+IT part 2 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00326}{326}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae1df616880ca701154eba05e747605df}\label{group__CMSIS__core__DebugFunctions_gae1df616880ca701154eba05e747605df} 
\index{ITM Functions@{ITM Functions}!ICI\_IT\_2@{ICI\_IT\_2}}
\index{ICI\_IT\_2@{ICI\_IT\_2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICI\_IT\_2}{ICI\_IT\_2}\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily uint32\+\_\+t ICI\+\_\+\+IT\+\_\+2}

bit\+: 25..26 ICI/\+IT part 2 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00341}{341}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae1df616880ca701154eba05e747605df}\label{group__CMSIS__core__DebugFunctions_gae1df616880ca701154eba05e747605df} 
\index{ITM Functions@{ITM Functions}!ICI\_IT\_2@{ICI\_IT\_2}}
\index{ICI\_IT\_2@{ICI\_IT\_2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICI\_IT\_2}{ICI\_IT\_2}\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily uint32\+\_\+t ICI\+\_\+\+IT\+\_\+2}

bit\+: 25..26 ICI/\+IT part 2 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00267}{267}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga011024c365e7c5bd13a63830af60b10c}\label{group__CMSIS__core__DebugFunctions_ga011024c365e7c5bd13a63830af60b10c} 
\index{ITM Functions@{ITM Functions}!ICIALLU@{ICIALLU}}
\index{ICIALLU@{ICIALLU}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICIALLU}{ICIALLU}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t ICIALLU}

Offset\+: 0x250 ( /W) I-\/\+Cache Invalidate All to PoU 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00532}{532}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga1a8ecda7b1e4a1100dd82fc694bb4eb5}\label{group__CMSIS__core__DebugFunctions_ga1a8ecda7b1e4a1100dd82fc694bb4eb5} 
\index{ITM Functions@{ITM Functions}!ICIMVAU@{ICIMVAU}}
\index{ICIMVAU@{ICIMVAU}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICIMVAU}{ICIMVAU}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t ICIMVAU}

Offset\+: 0x258 ( /W) I-\/\+Cache Invalidate by MVA to PoU 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00534}{534}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaf27404125e8333bfac9a13da10f924ca}\label{group__CMSIS__core__DebugFunctions_gaf27404125e8333bfac9a13da10f924ca} 
\index{ITM Functions@{ITM Functions}!ICPR@{ICPR}}
\index{ICPR@{ICPR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICPR}{ICPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t ICPR}

Offset\+: 0x180 (R/W) Interrupt Clear Pending Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00470}{470}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaced895d6aba03d72b0d865fcc5ce44ee}\label{group__CMSIS__core__DebugFunctions_gaced895d6aba03d72b0d865fcc5ce44ee} 
\index{ITM Functions@{ITM Functions}!ICSR@{ICSR}}
\index{ICSR@{ICSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICSR}{ICSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t ICSR}

Offset\+: 0x004 (R/W) Interrupt Control and State Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00501}{501}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gacf9b76331abd768af25a10b3625da4b4}\label{group__CMSIS__core__DebugFunctions_gacf9b76331abd768af25a10b3625da4b4} 
\index{ITM Functions@{ITM Functions}!ICTR@{ICTR}}
\index{ICTR@{ICTR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ICTR}{ICTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t ICTR}

Offset\+: 0x004 (R/ ) Interrupt Controller Type Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01013}{1013}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga394a63fd0c3f9d7a52d7b220e31a2ef4}\label{group__CMSIS__core__DebugFunctions_ga394a63fd0c3f9d7a52d7b220e31a2ef4} 
\index{ITM Functions@{ITM Functions}!ID\_ADR@{ID\_ADR}}
\index{ID\_ADR@{ID\_ADR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ID\_ADR}{ID\_ADR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t ID\+\_\+\+ADR}

Offset\+: 0x04C (R/ ) Auxiliary Feature Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00516}{516}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga70c88751f9ace03b5ca3e364c65b9617}\label{group__CMSIS__core__DebugFunctions_ga70c88751f9ace03b5ca3e364c65b9617} 
\index{ITM Functions@{ITM Functions}!ID\_AFR@{ID\_AFR}}
\index{ID\_AFR@{ID\_AFR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ID\_AFR}{ID\_AFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t ID\+\_\+\+AFR}

Offset\+: 0x04C (R/ ) Auxiliary Feature Register 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00473}{473}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga883f7e28417c51d3a3bf03185baf448f}\label{group__CMSIS__core__DebugFunctions_ga883f7e28417c51d3a3bf03185baf448f} 
\index{ITM Functions@{ITM Functions}!ID\_DFR@{ID\_DFR}}
\index{ID\_DFR@{ID\_DFR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ID\_DFR}{ID\_DFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t ID\+\_\+\+DFR}

Offset\+: 0x048 (R/ ) Debug Feature Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00515}{515}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae6615f4da8c7691bf3b474f70f29a43c}\label{group__CMSIS__core__DebugFunctions_gae6615f4da8c7691bf3b474f70f29a43c} 
\index{ITM Functions@{ITM Functions}!ID\_ISAR@{ID\_ISAR}}
\index{ID\_ISAR@{ID\_ISAR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ID\_ISAR}{ID\_ISAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t ID\+\_\+\+ISAR}

Offset\+: 0x060 (R/ ) Instruction Set Attributes Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00518}{518}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga1df83089e7726e2723e2c4f370814832}\label{group__CMSIS__core__DebugFunctions_ga1df83089e7726e2723e2c4f370814832} 
\index{ITM Functions@{ITM Functions}!ID\_MFR@{ID\_MFR}}
\index{ID\_MFR@{ID\_MFR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ID\_MFR}{ID\_MFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t ID\+\_\+\+MFR\mbox{[}4U\mbox{]}}

Offset\+: 0x050 (R/ ) Memory Model Feature Register 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00474}{474}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga2337a27929a11c9ef8d3ec77cf12255a}\label{group__CMSIS__core__DebugFunctions_ga2337a27929a11c9ef8d3ec77cf12255a} 
\index{ITM Functions@{ITM Functions}!ID\_MMFR@{ID\_MMFR}}
\index{ID\_MMFR@{ID\_MMFR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ID\_MMFR}{ID\_MMFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t ID\+\_\+\+MMFR}

Offset\+: 0x050 (R/ ) Memory Model Feature Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00517}{517}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga294fd7c7494a55a8f25b0a6333939473}\label{group__CMSIS__core__DebugFunctions_ga294fd7c7494a55a8f25b0a6333939473} 
\index{ITM Functions@{ITM Functions}!ID\_PFR@{ID\_PFR}}
\index{ID\_PFR@{ID\_PFR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ID\_PFR}{ID\_PFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t ID\+\_\+\+PFR}

Offset\+: 0x040 (R/ ) Processor Feature Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00514}{514}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaf0446ee5dcb6082dc8bba9adcc8ec812}\label{group__CMSIS__core__DebugFunctions_gaf0446ee5dcb6082dc8bba9adcc8ec812} 
\index{ITM Functions@{ITM Functions}!IMCR@{IMCR}}
\index{IMCR@{IMCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IMCR}{IMCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t IMCR}

Offset\+: 0x\+F00 (R/W) ITM Integration Mode Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01104}{1104}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga4fda947a8fd3237a89d43b7d5a1057cb}\label{group__CMSIS__core__DebugFunctions_ga4fda947a8fd3237a89d43b7d5a1057cb} 
\index{ITM Functions@{ITM Functions}!IP@{IP}}
\index{IP@{IP}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IP}{IP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint8\+\_\+t IP\mbox{[}240U\mbox{]}}

Offset\+: 0x300 (R/W) Interrupt Priority Register (8Bit wide) 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00352}{352}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga05eb0e8297dff88c314d42ab3d91320f}\label{group__CMSIS__core__DebugFunctions_ga05eb0e8297dff88c314d42ab3d91320f} 
\index{ITM Functions@{ITM Functions}!IPR@{IPR}}
\index{IPR@{IPR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IPR}{IPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint8\+\_\+t IPR}

Offset\+: 0x300 (R/W) Interrupt Priority Register (8Bit wide)

Offset\+: 0x300 (R/W) Interrupt Priority Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00476}{476}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae300b6ee4d883ceec8f3572fc0fc3d69}\label{group__CMSIS__core__DebugFunctions_gae300b6ee4d883ceec8f3572fc0fc3d69} 
\index{ITM Functions@{ITM Functions}!IRR@{IRR}}
\index{IRR@{IRR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IRR}{IRR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t IRR}

Offset\+: 0x\+EFC (R/ ) ITM Integration Read Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01103}{1103}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaf3bf768338667219b55cc904fa5b87f9}\label{group__CMSIS__core__DebugFunctions_gaf3bf768338667219b55cc904fa5b87f9} 
\index{ITM Functions@{ITM Functions}!ISAR@{ISAR}}
\index{ISAR@{ISAR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISAR}{ISAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t ISAR}

Offset\+: 0x060 (R/ ) Instruction Set Attributes Register 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00394}{394}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga040b60157eb7348b9325cb804333c48f}\label{group__CMSIS__core__DebugFunctions_ga040b60157eb7348b9325cb804333c48f} 
\index{ITM Functions@{ITM Functions}!ISER@{ISER}}
\index{ISER@{ISER}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISER}{ISER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t ISER}

Offset\+: 0x000 (R/W) Interrupt Set Enable Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00464}{464}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga19081cde0360514d37cefa9b5fdfc0fe}\label{group__CMSIS__core__DebugFunctions_ga19081cde0360514d37cefa9b5fdfc0fe} 
\index{ITM Functions@{ITM Functions}!ISPR@{ISPR}}
\index{ISPR@{ISPR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISPR}{ISPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t ISPR}

Offset\+: 0x100 (R/W) Interrupt Set Pending Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00468}{468}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}\label{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [1/18]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00358}{358}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}\label{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [2/18]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00358}{358}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}\label{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [3/18]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00376}{376}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}\label{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [4/18]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00376}{376}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}\label{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [5/18]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00357}{357}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}\label{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [6/18]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00375}{375}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}\label{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [7/18]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00244}{244}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}\label{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [8/18]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00262}{262}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}\label{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [9/18]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00357}{357}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}\label{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [10/18]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00375}{375}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}\label{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [11/18]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00357}{357}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}\label{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [12/18]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00375}{375}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}\label{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [13/18]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00302}{302}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}\label{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [14/18]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00320}{320}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}\label{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [15/18]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00317}{317}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}\label{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [16/18]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00335}{335}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}\label{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [17/18]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00244}{244}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d}\label{group__CMSIS__core__DebugFunctions_gad502ba7dbb2aab5f87c782b28f02622d} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [18/18]}}
{\footnotesize\ttfamily uint32\+\_\+t ISR}

bit\+: 0.. 8 Exception number 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00262}{262}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga76485660fe8ad98cdc71ddd7cb0ed777}\label{group__CMSIS__core__DebugFunctions_ga76485660fe8ad98cdc71ddd7cb0ed777} 
\index{ITM Functions@{ITM Functions}!IT@{IT}}
\index{IT@{IT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IT}{IT}\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily uint32\+\_\+t IT}

bit\+: 25..26 saved IT state (read 0) 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00381}{381}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga76485660fe8ad98cdc71ddd7cb0ed777}\label{group__CMSIS__core__DebugFunctions_ga76485660fe8ad98cdc71ddd7cb0ed777} 
\index{ITM Functions@{ITM Functions}!IT@{IT}}
\index{IT@{IT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IT}{IT}\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily uint32\+\_\+t IT}

bit\+: 25..26 saved IT state (read 0) 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00381}{381}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga76485660fe8ad98cdc71ddd7cb0ed777}\label{group__CMSIS__core__DebugFunctions_ga76485660fe8ad98cdc71ddd7cb0ed777} 
\index{ITM Functions@{ITM Functions}!IT@{IT}}
\index{IT@{IT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IT}{IT}\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily uint32\+\_\+t IT}

bit\+: 25..26 saved IT state (read 0) 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00380}{380}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga76485660fe8ad98cdc71ddd7cb0ed777}\label{group__CMSIS__core__DebugFunctions_ga76485660fe8ad98cdc71ddd7cb0ed777} 
\index{ITM Functions@{ITM Functions}!IT@{IT}}
\index{IT@{IT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IT}{IT}\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily uint32\+\_\+t IT}

bit\+: 25..26 saved IT state (read 0) 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00380}{380}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga76485660fe8ad98cdc71ddd7cb0ed777}\label{group__CMSIS__core__DebugFunctions_ga76485660fe8ad98cdc71ddd7cb0ed777} 
\index{ITM Functions@{ITM Functions}!IT@{IT}}
\index{IT@{IT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IT}{IT}\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily uint32\+\_\+t IT}

bit\+: 25..26 saved IT state (read 0) 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00380}{380}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga9954c088735caa505adc113f6c64d812}\label{group__CMSIS__core__DebugFunctions_ga9954c088735caa505adc113f6c64d812} 
\index{ITM Functions@{ITM Functions}!ITATBCTR0@{ITATBCTR0}}
\index{ITATBCTR0@{ITATBCTR0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITATBCTR0}{ITATBCTR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t ITATBCTR0}

Offset\+: 0x\+EF8 (R/ ) ITATBCTR0

Offset\+: 0x\+EF8 (R/ ) Integration Test ATB Control Register 0 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01405}{1405}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga97fb8816ad001f4910de095aa17d9db5}\label{group__CMSIS__core__DebugFunctions_ga97fb8816ad001f4910de095aa17d9db5} 
\index{ITM Functions@{ITM Functions}!ITATBCTR2@{ITATBCTR2}}
\index{ITATBCTR2@{ITATBCTR2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITATBCTR2}{ITATBCTR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t ITATBCTR2}

Offset\+: 0x\+EF0 (R/ ) ITATBCTR2

Offset\+: 0x\+EF0 (R/W) Integration Test ATB Control Register 2 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01403}{1403}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga18d1734811b40e7edf6e5213bf336ca8}\label{group__CMSIS__core__DebugFunctions_ga18d1734811b40e7edf6e5213bf336ca8} 
\index{ITM Functions@{ITM Functions}!ITCMCR@{ITCMCR}}
\index{ITCMCR@{ITCMCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITCMCR}{ITCMCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t ITCMCR}

Offset\+: 0x290 (R/W) Instruction Tightly-\/\+Coupled Memory Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00543}{543}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae6b7f224b1c19c636148f991cc8db611}\label{group__CMSIS__core__DebugFunctions_gae6b7f224b1c19c636148f991cc8db611} 
\index{ITM Functions@{ITM Functions}!ITCTRL@{ITCTRL}}
\index{ITCTRL@{ITCTRL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITCTRL}{ITCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t ITCTRL}

Offset\+: 0x\+F00 (R/W) Integration Mode Control 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01407}{1407}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}\label{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8} 
\index{ITM Functions@{ITM Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RxBuffer}{ITM\_RxBuffer}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily volatile int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

External variable to receive characters. \Hypertarget{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}\label{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8} 
\index{ITM Functions@{ITM Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RxBuffer}{ITM\_RxBuffer}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily volatile int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

External variable to receive characters. \Hypertarget{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}\label{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8} 
\index{ITM Functions@{ITM Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RxBuffer}{ITM\_RxBuffer}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily volatile int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

External variable to receive characters. \Hypertarget{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}\label{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8} 
\index{ITM Functions@{ITM Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RxBuffer}{ITM\_RxBuffer}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily volatile int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

External variable to receive characters. \Hypertarget{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}\label{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8} 
\index{ITM Functions@{ITM Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RxBuffer}{ITM\_RxBuffer}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily volatile int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

External variable to receive characters. \Hypertarget{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}\label{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8} 
\index{ITM Functions@{ITM Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RxBuffer}{ITM\_RxBuffer}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily volatile int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

External variable to receive characters. \Hypertarget{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}\label{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8} 
\index{ITM Functions@{ITM Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RxBuffer}{ITM\_RxBuffer}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily volatile int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

External variable to receive characters. \Hypertarget{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8}\label{group__CMSIS__core__DebugFunctions_ga12e68e55a7badc271b948d6c7230b2a8} 
\index{ITM Functions@{ITM Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITM\_RxBuffer}{ITM\_RxBuffer}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily volatile int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

External variable to receive characters. \Hypertarget{group__CMSIS__core__DebugFunctions_gaddfcdde1da9ca4b87b4b8068b5df0dda}\label{group__CMSIS__core__DebugFunctions_gaddfcdde1da9ca4b87b4b8068b5df0dda} 
\index{ITM Functions@{ITM Functions}!ITNS@{ITNS}}
\index{ITNS@{ITNS}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{ITNS}{ITNS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t ITNS}

Offset\+: 0x280 (R/W) Interrupt Non-\/\+Secure State Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00474}{474}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga68e56eb5e16d2aa293b0bec5c99e50fe}\label{group__CMSIS__core__DebugFunctions_ga68e56eb5e16d2aa293b0bec5c99e50fe} 
\index{ITM Functions@{ITM Functions}!IWR@{IWR}}
\index{IWR@{IWR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{IWR}{IWR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t IWR}

Offset\+: 0x\+EF8 ( /W) ITM Integration Write Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01102}{1102}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gacc9e51f871c357a9094105435b150d13}\label{group__CMSIS__core__DebugFunctions_gacc9e51f871c357a9094105435b150d13} 
\index{ITM Functions@{ITM Functions}!LAR@{LAR}}
\index{LAR@{LAR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{LAR}{LAR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t LAR}

Offset\+: 0x\+FB0 ( /W) ITM Lock Access Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01106}{1106}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gacc9e51f871c357a9094105435b150d13}\label{group__CMSIS__core__DebugFunctions_gacc9e51f871c357a9094105435b150d13} 
\index{ITM Functions@{ITM Functions}!LAR@{LAR}}
\index{LAR@{LAR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{LAR}{LAR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t LAR}

Offset\+: 0x\+FB0 ( W) Lock Access Register 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01145}{1145}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga0c1333686137b7e25a46bd548a5b5bc3}\label{group__CMSIS__core__DebugFunctions_ga0c1333686137b7e25a46bd548a5b5bc3} 
\index{ITM Functions@{ITM Functions}!LOAD@{LOAD}}
\index{LOAD@{LOAD}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{LOAD}{LOAD}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t LOAD}

Offset\+: 0x004 (R/W) Sys\+Tick Reload Value Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01038}{1038}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga7219432d03f6cd1d220f4fe10aef4880}\label{group__CMSIS__core__DebugFunctions_ga7219432d03f6cd1d220f4fe10aef4880} 
\index{ITM Functions@{ITM Functions}!LSR@{LSR}}
\index{LSR@{LSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{LSR}{LSR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t LSR}

Offset\+: 0x\+FB4 (R/ ) ITM Lock Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01107}{1107}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga7219432d03f6cd1d220f4fe10aef4880}\label{group__CMSIS__core__DebugFunctions_ga7219432d03f6cd1d220f4fe10aef4880} 
\index{ITM Functions@{ITM Functions}!LSR@{LSR}}
\index{LSR@{LSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{LSR}{LSR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t LSR}

Offset\+: 0x\+FB4 (R ) Lock Status Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01276}{1276}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae886261750c8c90d67a2f276d074e9c3}\label{group__CMSIS__core__DebugFunctions_gae886261750c8c90d67a2f276d074e9c3} 
\index{ITM Functions@{ITM Functions}!LSUCNT@{LSUCNT}}
\index{LSUCNT@{LSUCNT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{LSUCNT}{LSUCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t LSUCNT}

Offset\+: 0x014 (R/W) LSU Count Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01209}{1209}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga84089e08ecf14b86f92c727a568ceac4}\label{group__CMSIS__core__DebugFunctions_ga84089e08ecf14b86f92c727a568ceac4} 
\index{ITM Functions@{ITM Functions}!MASK0@{MASK0}}
\index{MASK0@{MASK0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MASK0}{MASK0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t MASK0}

Offset\+: 0x024 (R/W) Mask Register 0 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00852}{852}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga6f663226a4f3409b0a73651b5a90b3af}\label{group__CMSIS__core__DebugFunctions_ga6f663226a4f3409b0a73651b5a90b3af} 
\index{ITM Functions@{ITM Functions}!MASK1@{MASK1}}
\index{MASK1@{MASK1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MASK1}{MASK1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t MASK1}

Offset\+: 0x034 (R/W) Mask Register 1 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00856}{856}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga32213bf45fbe36e1823e69028f7edef2}\label{group__CMSIS__core__DebugFunctions_ga32213bf45fbe36e1823e69028f7edef2} 
\index{ITM Functions@{ITM Functions}!MASK2@{MASK2}}
\index{MASK2@{MASK2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MASK2}{MASK2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t MASK2}

Offset\+: 0x044 (R/W) Mask Register 2 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00860}{860}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga51e9ef8e2238e82f3b40aa2599397637}\label{group__CMSIS__core__DebugFunctions_ga51e9ef8e2238e82f3b40aa2599397637} 
\index{ITM Functions@{ITM Functions}!MASK3@{MASK3}}
\index{MASK3@{MASK3}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MASK3}{MASK3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t MASK3}

Offset\+: 0x054 (R/W) Mask Register 3 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00864}{864}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae9d94d186615d57d38c9253cb842d244}\label{group__CMSIS__core__DebugFunctions_gae9d94d186615d57d38c9253cb842d244} 
\index{ITM Functions@{ITM Functions}!MMFAR@{MMFAR}}
\index{MMFAR@{MMFAR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MMFAR}{MMFAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t MMFAR}

Offset\+: 0x034 (R/W) Mem\+Manage Fault Address Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00511}{511}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga2d4cde1c9462f3733ab65d97f308c6fb}\label{group__CMSIS__core__DebugFunctions_ga2d4cde1c9462f3733ab65d97f308c6fb} 
\index{ITM Functions@{ITM Functions}!MMFR@{MMFR}}
\index{MMFR@{MMFR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MMFR}{MMFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t MMFR}

Offset\+: 0x050 (R/ ) Memory Model Feature Register 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00393}{393}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga9b0103b438c8922eaea5624f71afbbc8}\label{group__CMSIS__core__DebugFunctions_ga9b0103b438c8922eaea5624f71afbbc8} 
\index{ITM Functions@{ITM Functions}!MVFR0@{MVFR0}}
\index{MVFR0@{MVFR0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MVFR0}{MVFR0}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t MVFR0}

Offset\+: 0x240 (R/ ) Media and VFP Feature Register 0 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00528}{528}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga9b0103b438c8922eaea5624f71afbbc8}\label{group__CMSIS__core__DebugFunctions_ga9b0103b438c8922eaea5624f71afbbc8} 
\index{ITM Functions@{ITM Functions}!MVFR0@{MVFR0}}
\index{MVFR0@{MVFR0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MVFR0}{MVFR0}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm7_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t MVFR0}

Offset\+: 0x010 (R/ ) Media and FP Feature Register 0 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01752}{1752}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga0a610dc4212de3ce1ad62e9afa76c728}\label{group__CMSIS__core__DebugFunctions_ga0a610dc4212de3ce1ad62e9afa76c728} 
\index{ITM Functions@{ITM Functions}!MVFR1@{MVFR1}}
\index{MVFR1@{MVFR1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MVFR1}{MVFR1}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t MVFR1}

Offset\+: 0x244 (R/ ) Media and VFP Feature Register 1 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00529}{529}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga0a610dc4212de3ce1ad62e9afa76c728}\label{group__CMSIS__core__DebugFunctions_ga0a610dc4212de3ce1ad62e9afa76c728} 
\index{ITM Functions@{ITM Functions}!MVFR1@{MVFR1}}
\index{MVFR1@{MVFR1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MVFR1}{MVFR1}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm7_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t MVFR1}

Offset\+: 0x014 (R/ ) Media and FP Feature Register 1 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01753}{1753}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga8353348c9336aa1aadcbf86b6f0f18c9}\label{group__CMSIS__core__DebugFunctions_ga8353348c9336aa1aadcbf86b6f0f18c9} 
\index{ITM Functions@{ITM Functions}!MVFR2@{MVFR2}}
\index{MVFR2@{MVFR2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MVFR2}{MVFR2}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t MVFR2}

Offset\+: 0x248 (R/ ) Media and VFP Feature Register 2 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00530}{530}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga8353348c9336aa1aadcbf86b6f0f18c9}\label{group__CMSIS__core__DebugFunctions_ga8353348c9336aa1aadcbf86b6f0f18c9} 
\index{ITM Functions@{ITM Functions}!MVFR2@{MVFR2}}
\index{MVFR2@{MVFR2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{MVFR2}{MVFR2}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm7_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t MVFR2}

Offset\+: 0x018 (R/ ) Media and FP Feature Register 2 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l01312}{1312}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}\label{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [1/18]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00326}{326}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}\label{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [2/18]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00326}{326}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}\label{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [3/18]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00386}{386}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}\label{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [4/18]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00386}{386}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}\label{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [5/18]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00325}{325}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}\label{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [6/18]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00385}{385}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}\label{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [7/18]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00215}{215}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}\label{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [8/18]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00272}{272}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}\label{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [9/18]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00325}{325}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}\label{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [10/18]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00385}{385}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}\label{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [11/18]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00325}{325}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}\label{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [12/18]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00385}{385}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}\label{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [13/18]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00270}{270}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}\label{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [14/18]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00331}{331}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}\label{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [15/18]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00285}{285}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}\label{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [16/18]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00346}{346}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}\label{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [17/18]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00215}{215}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f}\label{group__CMSIS__core__DebugFunctions_gabae0610bc2a97bbf7f689e953e0b451f} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [18/18]}}
{\footnotesize\ttfamily uint32\+\_\+t N}

bit\+: 31 Negative condition code flag 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00272}{272}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332}\label{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332} 
\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{nPRIV}{nPRIV}\hspace{0.1cm}{\footnotesize\ttfamily [1/9]}}
{\footnotesize\ttfamily uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00427}{427}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332}\label{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332} 
\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{nPRIV}{nPRIV}\hspace{0.1cm}{\footnotesize\ttfamily [2/9]}}
{\footnotesize\ttfamily uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00427}{427}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332}\label{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332} 
\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{nPRIV}{nPRIV}\hspace{0.1cm}{\footnotesize\ttfamily [3/9]}}
{\footnotesize\ttfamily uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00426}{426}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332}\label{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332} 
\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{nPRIV}{nPRIV}\hspace{0.1cm}{\footnotesize\ttfamily [4/9]}}
{\footnotesize\ttfamily uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00313}{313}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332}\label{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332} 
\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{nPRIV}{nPRIV}\hspace{0.1cm}{\footnotesize\ttfamily [5/9]}}
{\footnotesize\ttfamily uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00426}{426}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332}\label{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332} 
\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{nPRIV}{nPRIV}\hspace{0.1cm}{\footnotesize\ttfamily [6/9]}}
{\footnotesize\ttfamily uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00426}{426}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332}\label{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332} 
\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{nPRIV}{nPRIV}\hspace{0.1cm}{\footnotesize\ttfamily [7/9]}}
{\footnotesize\ttfamily uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00375}{375}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332}\label{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332} 
\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{nPRIV}{nPRIV}\hspace{0.1cm}{\footnotesize\ttfamily [8/9]}}
{\footnotesize\ttfamily uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00390}{390}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332}\label{group__CMSIS__core__DebugFunctions_ga2a6e513e8a6bf4e58db169e312172332} 
\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{nPRIV}{nPRIV}\hspace{0.1cm}{\footnotesize\ttfamily [9/9]}}
{\footnotesize\ttfamily uint32\+\_\+t n\+PRIV}

bit\+: 0 Execution privilege in Thread mode 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00313}{313}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga3b7fa817ab498ce63563c73ae316c9b6}\label{group__CMSIS__core__DebugFunctions_ga3b7fa817ab498ce63563c73ae316c9b6} 
\index{ITM Functions@{ITM Functions}!NSACR@{NSACR}}
\index{NSACR@{NSACR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{NSACR}{NSACR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t NSACR}

Offset\+: 0x08C (R/W) Non-\/\+Secure Access Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00524}{524}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga72e52fffe9ac6af0ee15877e2d5dac41}\label{group__CMSIS__core__DebugFunctions_ga72e52fffe9ac6af0ee15877e2d5dac41} 
\index{ITM Functions@{ITM Functions}!PCSR@{PCSR}}
\index{PCSR@{PCSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PCSR}{PCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t PCSR}

Offset\+: 0x01C (R/ ) Program Counter Sample Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01211}{1211}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga1ecf64bb2faf3ee512e4b40a290e4d71}\label{group__CMSIS__core__DebugFunctions_ga1ecf64bb2faf3ee512e4b40a290e4d71} 
\index{ITM Functions@{ITM Functions}!PFR@{PFR}}
\index{PFR@{PFR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PFR}{PFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t PFR}

Offset\+: 0x040 (R/ ) Processor Feature Register 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00390}{390}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga6e3343cc3c4a8a5a6f14937882e9202a}\label{group__CMSIS__core__DebugFunctions_ga6e3343cc3c4a8a5a6f14937882e9202a} 
\index{ITM Functions@{ITM Functions}!PID0@{PID0}}
\index{PID0@{PID0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PID0}{PID0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t PID0}

Offset\+: 0x\+FE0 (R/ ) ITM Peripheral Identification Register \#0 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01115}{1115}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gafa06959344f4991b00e6c545dd2fa30b}\label{group__CMSIS__core__DebugFunctions_gafa06959344f4991b00e6c545dd2fa30b} 
\index{ITM Functions@{ITM Functions}!PID1@{PID1}}
\index{PID1@{PID1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PID1}{PID1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t PID1}

Offset\+: 0x\+FE4 (R/ ) ITM Peripheral Identification Register \#1 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01116}{1116}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga63db39f871596d28e69c283288ea2eba}\label{group__CMSIS__core__DebugFunctions_ga63db39f871596d28e69c283288ea2eba} 
\index{ITM Functions@{ITM Functions}!PID2@{PID2}}
\index{PID2@{PID2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PID2}{PID2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t PID2}

Offset\+: 0x\+FE8 (R/ ) ITM Peripheral Identification Register \#2 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01117}{1117}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac2d006eed52ba550a309e5f61ed9c401}\label{group__CMSIS__core__DebugFunctions_gac2d006eed52ba550a309e5f61ed9c401} 
\index{ITM Functions@{ITM Functions}!PID3@{PID3}}
\index{PID3@{PID3}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PID3}{PID3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t PID3}

Offset\+: 0x\+FEC (R/ ) ITM Peripheral Identification Register \#3 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01118}{1118}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga4c002e97cda2375d7421ad6415b6a02f}\label{group__CMSIS__core__DebugFunctions_ga4c002e97cda2375d7421ad6415b6a02f} 
\index{ITM Functions@{ITM Functions}!PID4@{PID4}}
\index{PID4@{PID4}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PID4}{PID4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t PID4}

Offset\+: 0x\+FD0 (R/ ) ITM Peripheral Identification Register \#4 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01111}{1111}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac085b26f43fefeef9a4cf5c2af5e4a38}\label{group__CMSIS__core__DebugFunctions_gac085b26f43fefeef9a4cf5c2af5e4a38} 
\index{ITM Functions@{ITM Functions}!PID5@{PID5}}
\index{PID5@{PID5}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PID5}{PID5}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t PID5}

Offset\+: 0x\+FD4 (R/ ) ITM Peripheral Identification Register \#5 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01112}{1112}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga83ac5d00dee24cc7f805b5c147625593}\label{group__CMSIS__core__DebugFunctions_ga83ac5d00dee24cc7f805b5c147625593} 
\index{ITM Functions@{ITM Functions}!PID6@{PID6}}
\index{PID6@{PID6}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PID6}{PID6}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t PID6}

Offset\+: 0x\+FD8 (R/ ) ITM Peripheral Identification Register \#6 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01113}{1113}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaf8aa73aeaf37bdf7dfd9f6c437ff2d2f}\label{group__CMSIS__core__DebugFunctions_gaf8aa73aeaf37bdf7dfd9f6c437ff2d2f} 
\index{ITM Functions@{ITM Functions}!PID7@{PID7}}
\index{PID7@{PID7}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{PID7}{PID7}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t PID7}

Offset\+: 0x\+FDC (R/ ) ITM Peripheral Identification Register \#7 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01114}{1114}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga77ccdbfee9303158623184ee2455c9ca}\label{group__CMSIS__core__DebugFunctions_ga77ccdbfee9303158623184ee2455c9ca} 
\index{ITM Functions@{ITM Functions}!PORT@{PORT}}
\index{PORT@{PORT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[union]}{[union]}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM union  \{ ... \}  PORT\mbox{[}32U\mbox{]}}

Offset\+: 0x000 ( /W) ITM Stimulus Port Registers \Hypertarget{group__CMSIS__core__DebugFunctions_ga542eaec33c48792bee41218b004a0632}\label{group__CMSIS__core__DebugFunctions_ga542eaec33c48792bee41218b004a0632} 
\index{ITM Functions@{ITM Functions}!PORT@{PORT}}
\index{PORT@{PORT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[union]}{[union]}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM union  \{ ... \}  PORT\mbox{[}32U\mbox{]}}

Offset\+: 0x000 ( /W) ITM Stimulus Port Registers \Hypertarget{group__CMSIS__core__DebugFunctions_gad9635335b2fecf5fe20e3be61f018ad0}\label{group__CMSIS__core__DebugFunctions_gad9635335b2fecf5fe20e3be61f018ad0} 
\index{ITM Functions@{ITM Functions}!PORT@{PORT}}
\index{PORT@{PORT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[union]}{[union]}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM union  \{ ... \}  PORT\mbox{[}32U\mbox{]}}

Offset\+: 0x000 ( /W) ITM Stimulus Port Registers \Hypertarget{group__CMSIS__core__DebugFunctions_ga19d9736bb89a61ed5b6615eceb217278}\label{group__CMSIS__core__DebugFunctions_ga19d9736bb89a61ed5b6615eceb217278} 
\index{ITM Functions@{ITM Functions}!PORT@{PORT}}
\index{PORT@{PORT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[union]}{[union]}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM union  \{ ... \}  PORT\mbox{[}32U\mbox{]}}

Offset\+: 0x000 ( /W) ITM Stimulus Port Registers \Hypertarget{group__CMSIS__core__DebugFunctions_ga76bac48af4e3b5bd834b579412ddf546}\label{group__CMSIS__core__DebugFunctions_ga76bac48af4e3b5bd834b579412ddf546} 
\index{ITM Functions@{ITM Functions}!PORT@{PORT}}
\index{PORT@{PORT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[union]}{[union]}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM union  \{ ... \}  PORT\mbox{[}32U\mbox{]}}

Offset\+: 0x000 ( /W) ITM Stimulus Port Registers \Hypertarget{group__CMSIS__core__DebugFunctions_gadc661e4fe19ae99a443be32bfa221480}\label{group__CMSIS__core__DebugFunctions_gadc661e4fe19ae99a443be32bfa221480} 
\index{ITM Functions@{ITM Functions}!PORT@{PORT}}
\index{PORT@{PORT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[union]}{[union]}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM union  \{ ... \}  PORT\mbox{[}32U\mbox{]}}

Offset\+: 0x000 ( /W) ITM Stimulus Port Registers \Hypertarget{group__CMSIS__core__DebugFunctions_gaf9b01bdcf3cca385e718d1e2c3309dff}\label{group__CMSIS__core__DebugFunctions_gaf9b01bdcf3cca385e718d1e2c3309dff} 
\index{ITM Functions@{ITM Functions}!PORT@{PORT}}
\index{PORT@{PORT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[union]}{[union]}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM union  \{ ... \}  PORT\mbox{[}32U\mbox{]}}

Offset\+: 0x000 ( /W) ITM Stimulus Port Registers \Hypertarget{group__CMSIS__core__DebugFunctions_ga280db7e5c614e5b3b6f64adc5c87b361}\label{group__CMSIS__core__DebugFunctions_ga280db7e5c614e5b3b6f64adc5c87b361} 
\index{ITM Functions@{ITM Functions}!PORT@{PORT}}
\index{PORT@{PORT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{[union]}{[union]}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM union  \{ ... \}  PORT\mbox{[}32U\mbox{]}}

Offset\+: 0x000 ( /W) ITM Stimulus Port Registers \Hypertarget{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\label{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [1/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00322}{322}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\label{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [2/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00322}{322}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\label{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [3/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00382}{382}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\label{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [4/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00382}{382}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\label{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [5/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00321}{321}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\label{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [6/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00381}{381}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\label{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [7/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00211}{211}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\label{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [8/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00268}{268}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\label{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [9/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00321}{321}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\label{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [10/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00381}{381}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\label{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [11/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00321}{321}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\label{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [12/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00381}{381}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\label{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [13/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00266}{266}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\label{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [14/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00327}{327}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\label{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [15/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00281}{281}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\label{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [16/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00342}{342}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\label{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [17/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00211}{211}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a}\label{group__CMSIS__core__DebugFunctions_ga65f27ddc4f7e09c14ce7c5211b2e000a} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [18/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Q}

bit\+: 27 Saturation condition flag 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00268}{268}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga4e715edc749310cecbc19fa91c81fc7f}\label{group__CMSIS__core__DebugFunctions_ga4e715edc749310cecbc19fa91c81fc7f} 
\index{ITM Functions@{ITM Functions}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00465}{465}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaffae06cd6df5e9fe9a92994052fd3bec}\label{group__CMSIS__core__DebugFunctions_gaffae06cd6df5e9fe9a92994052fd3bec} 
\index{ITM Functions@{ITM Functions}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01012}{1012}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaffae06cd6df5e9fe9a92994052fd3bec}\label{group__CMSIS__core__DebugFunctions_gaffae06cd6df5e9fe9a92994052fd3bec} 
\index{ITM Functions@{ITM Functions}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01748}{1748}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa57754b8f88bb376d184aaf6fe74f391}\label{group__CMSIS__core__DebugFunctions_gaa57754b8f88bb376d184aaf6fe74f391} 
\index{ITM Functions@{ITM Functions}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01392}{1392}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabbf2da13b6377b5a759cca640bd0e552}\label{group__CMSIS__core__DebugFunctions_gabbf2da13b6377b5a759cca640bd0e552} 
\index{ITM Functions@{ITM Functions}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01095}{1095}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga8800cb3dfa65c86b1808c4bd27f99900}\label{group__CMSIS__core__DebugFunctions_ga8800cb3dfa65c86b1808c4bd27f99900} 
\index{ITM Functions@{ITM Functions}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01097}{1097}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaaa45b15c650670f4f84000a1f419ca00}\label{group__CMSIS__core__DebugFunctions_gaaa45b15c650670f4f84000a1f419ca00} 
\index{ITM Functions@{ITM Functions}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01213}{1213}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga22597a52981a247dfd72fc83fb1a54a3}\label{group__CMSIS__core__DebugFunctions_ga22597a52981a247dfd72fc83fb1a54a3} 
\index{ITM Functions@{ITM Functions}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1\mbox{[}1U\mbox{]}}



Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00662}{662}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga4d91e8d0f8791a2d137be359e6ca669f}\label{group__CMSIS__core__DebugFunctions_ga4d91e8d0f8791a2d137be359e6ca669f} 
\index{ITM Functions@{ITM Functions}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01394}{1394}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga41c96adf03a0ce2e5e1b0795b006cec9}\label{group__CMSIS__core__DebugFunctions_ga41c96adf03a0ce2e5e1b0795b006cec9} 
\index{ITM Functions@{ITM Functions}!RESERVED10@{RESERVED10}}
\index{RESERVED10@{RESERVED10}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED10}{RESERVED10}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED10}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01231}{1231}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gab50f65d78de18f6c1162b71c63ef90cf}\label{group__CMSIS__core__DebugFunctions_gab50f65d78de18f6c1162b71c63ef90cf} 
\index{ITM Functions@{ITM Functions}!RESERVED11@{RESERVED11}}
\index{RESERVED11@{RESERVED11}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED11}{RESERVED11}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED11}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01233}{1233}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae36f3b1c21c12e0c9e76a8bf2146222f}\label{group__CMSIS__core__DebugFunctions_gae36f3b1c21c12e0c9e76a8bf2146222f} 
\index{ITM Functions@{ITM Functions}!RESERVED12@{RESERVED12}}
\index{RESERVED12@{RESERVED12}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED12}{RESERVED12}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED12}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01235}{1235}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gac6fc010c08497aab8a67940de4cdf947}\label{group__CMSIS__core__DebugFunctions_gac6fc010c08497aab8a67940de4cdf947} 
\index{ITM Functions@{ITM Functions}!RESERVED13@{RESERVED13}}
\index{RESERVED13@{RESERVED13}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED13}{RESERVED13}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED13}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01237}{1237}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga70fcdd25167c77e7fc085a2afa91471a}\label{group__CMSIS__core__DebugFunctions_ga70fcdd25167c77e7fc085a2afa91471a} 
\index{ITM Functions@{ITM Functions}!RESERVED14@{RESERVED14}}
\index{RESERVED14@{RESERVED14}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED14}{RESERVED14}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED14}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01239}{1239}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga04bbc458fccb219217113583d8e1cf0d}\label{group__CMSIS__core__DebugFunctions_ga04bbc458fccb219217113583d8e1cf0d} 
\index{ITM Functions@{ITM Functions}!RESERVED15@{RESERVED15}}
\index{RESERVED15@{RESERVED15}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED15}{RESERVED15}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED15}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01241}{1241}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga1c18d707653399d2228813bdf7cf6ffb}\label{group__CMSIS__core__DebugFunctions_ga1c18d707653399d2228813bdf7cf6ffb} 
\index{ITM Functions@{ITM Functions}!RESERVED16@{RESERVED16}}
\index{RESERVED16@{RESERVED16}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED16}{RESERVED16}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED16}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01243}{1243}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaba61874f0eac372a611c3163ca61369c}\label{group__CMSIS__core__DebugFunctions_gaba61874f0eac372a611c3163ca61369c} 
\index{ITM Functions@{ITM Functions}!RESERVED17@{RESERVED17}}
\index{RESERVED17@{RESERVED17}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED17}{RESERVED17}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED17}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01245}{1245}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga21a175d13003bf8a59534104ad4699fb}\label{group__CMSIS__core__DebugFunctions_ga21a175d13003bf8a59534104ad4699fb} 
\index{ITM Functions@{ITM Functions}!RESERVED18@{RESERVED18}}
\index{RESERVED18@{RESERVED18}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED18}{RESERVED18}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED18}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01247}{1247}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaf476d7901cd2a48e4ecd52d471a9c07a}\label{group__CMSIS__core__DebugFunctions_gaf476d7901cd2a48e4ecd52d471a9c07a} 
\index{ITM Functions@{ITM Functions}!RESERVED19@{RESERVED19}}
\index{RESERVED19@{RESERVED19}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED19}{RESERVED19}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED19}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01249}{1249}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad34dc93fd7d41ef2c3365292cc8a178d}\label{group__CMSIS__core__DebugFunctions_gad34dc93fd7d41ef2c3365292cc8a178d} 
\index{ITM Functions@{ITM Functions}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01396}{1396}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga801095aba8ccf34540292b96b047981f}\label{group__CMSIS__core__DebugFunctions_ga801095aba8ccf34540292b96b047981f} 
\index{ITM Functions@{ITM Functions}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01099}{1099}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga7743c8252af4b0bd8a8440f66d859cf5}\label{group__CMSIS__core__DebugFunctions_ga7743c8252af4b0bd8a8440f66d859cf5} 
\index{ITM Functions@{ITM Functions}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00469}{469}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga093dc351b7db0476c625f462acb9fd7f}\label{group__CMSIS__core__DebugFunctions_ga093dc351b7db0476c625f462acb9fd7f} 
\index{ITM Functions@{ITM Functions}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01215}{1215}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaf337378e1922d523d03560693d76ec67}\label{group__CMSIS__core__DebugFunctions_gaf337378e1922d523d03560693d76ec67} 
\index{ITM Functions@{ITM Functions}!RESERVED20@{RESERVED20}}
\index{RESERVED20@{RESERVED20}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED20}{RESERVED20}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED20}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01251}{1251}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga485451d515c8b75eefaf7e5f4dcc7c3a}\label{group__CMSIS__core__DebugFunctions_ga485451d515c8b75eefaf7e5f4dcc7c3a} 
\index{ITM Functions@{ITM Functions}!RESERVED21@{RESERVED21}}
\index{RESERVED21@{RESERVED21}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED21}{RESERVED21}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED21}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01253}{1253}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa681df6cc7c4648ad03416ceb3ad0002}\label{group__CMSIS__core__DebugFunctions_gaa681df6cc7c4648ad03416ceb3ad0002} 
\index{ITM Functions@{ITM Functions}!RESERVED22@{RESERVED22}}
\index{RESERVED22@{RESERVED22}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED22}{RESERVED22}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED22}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01255}{1255}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga214d76797c9fe16de56e22f950f55662}\label{group__CMSIS__core__DebugFunctions_ga214d76797c9fe16de56e22f950f55662} 
\index{ITM Functions@{ITM Functions}!RESERVED23@{RESERVED23}}
\index{RESERVED23@{RESERVED23}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED23}{RESERVED23}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED23}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01257}{1257}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga831c72f73ca4a91bc1014ab528a93fc8}\label{group__CMSIS__core__DebugFunctions_ga831c72f73ca4a91bc1014ab528a93fc8} 
\index{ITM Functions@{ITM Functions}!RESERVED24@{RESERVED24}}
\index{RESERVED24@{RESERVED24}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED24}{RESERVED24}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED24}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01259}{1259}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga2249e45a0457ba4cb8acf37632535c7a}\label{group__CMSIS__core__DebugFunctions_ga2249e45a0457ba4cb8acf37632535c7a} 
\index{ITM Functions@{ITM Functions}!RESERVED25@{RESERVED25}}
\index{RESERVED25@{RESERVED25}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED25}{RESERVED25}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED25}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01261}{1261}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga32a257dafeefc6d32acbfb46c907cc8b}\label{group__CMSIS__core__DebugFunctions_ga32a257dafeefc6d32acbfb46c907cc8b} 
\index{ITM Functions@{ITM Functions}!RESERVED26@{RESERVED26}}
\index{RESERVED26@{RESERVED26}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED26}{RESERVED26}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED26}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01263}{1263}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gab2616eeaef16e043f78f8fd70c28343b}\label{group__CMSIS__core__DebugFunctions_gab2616eeaef16e043f78f8fd70c28343b} 
\index{ITM Functions@{ITM Functions}!RESERVED27@{RESERVED27}}
\index{RESERVED27@{RESERVED27}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED27}{RESERVED27}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED27}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01265}{1265}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa01a9b92d0df2a2c48314908696bc327}\label{group__CMSIS__core__DebugFunctions_gaa01a9b92d0df2a2c48314908696bc327} 
\index{ITM Functions@{ITM Functions}!RESERVED28@{RESERVED28}}
\index{RESERVED28@{RESERVED28}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED28}{RESERVED28}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED28}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01267}{1267}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga943f635a1ccfae4b50c837b540c1dda7}\label{group__CMSIS__core__DebugFunctions_ga943f635a1ccfae4b50c837b540c1dda7} 
\index{ITM Functions@{ITM Functions}!RESERVED29@{RESERVED29}}
\index{RESERVED29@{RESERVED29}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED29}{RESERVED29}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED29}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01269}{1269}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa4bffe09d298bc1210833fde1d290086}\label{group__CMSIS__core__DebugFunctions_gaa4bffe09d298bc1210833fde1d290086} 
\index{ITM Functions@{ITM Functions}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00471}{471}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga9cc84ea2573359cd11acd5779e5a1261}\label{group__CMSIS__core__DebugFunctions_ga9cc84ea2573359cd11acd5779e5a1261} 
\index{ITM Functions@{ITM Functions}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01217}{1217}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaaa35c79a89060533b3acce35a0cc63ec}\label{group__CMSIS__core__DebugFunctions_gaaa35c79a89060533b3acce35a0cc63ec} 
\index{ITM Functions@{ITM Functions}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01101}{1101}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga650f89ad335eff97db39beae568590a3}\label{group__CMSIS__core__DebugFunctions_ga650f89ad335eff97db39beae568590a3} 
\index{ITM Functions@{ITM Functions}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01400}{1400}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga605e2c2287a3d6efd274b9ba3e5d1253}\label{group__CMSIS__core__DebugFunctions_ga605e2c2287a3d6efd274b9ba3e5d1253} 
\index{ITM Functions@{ITM Functions}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00525}{525}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga7d80a58642fbf3d12fd3fe56edcd58be}\label{group__CMSIS__core__DebugFunctions_ga7d80a58642fbf3d12fd3fe56edcd58be} 
\index{ITM Functions@{ITM Functions}!RESERVED30@{RESERVED30}}
\index{RESERVED30@{RESERVED30}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED30}{RESERVED30}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED30}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01271}{1271}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga425a2332a06a717c38a5997b14425eb2}\label{group__CMSIS__core__DebugFunctions_ga425a2332a06a717c38a5997b14425eb2} 
\index{ITM Functions@{ITM Functions}!RESERVED31@{RESERVED31}}
\index{RESERVED31@{RESERVED31}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED31}{RESERVED31}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED31}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01273}{1273}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga1f1b36d682ed46ff0abe3b064e55e747}\label{group__CMSIS__core__DebugFunctions_ga1f1b36d682ed46ff0abe3b064e55e747} 
\index{ITM Functions@{ITM Functions}!RESERVED32@{RESERVED32}}
\index{RESERVED32@{RESERVED32}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED32}{RESERVED32}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED32}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01275}{1275}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gacd88b2bd1b17624cc31c9c66496c087d}\label{group__CMSIS__core__DebugFunctions_gacd88b2bd1b17624cc31c9c66496c087d} 
\index{ITM Functions@{ITM Functions}!RESERVED33@{RESERVED33}}
\index{RESERVED33@{RESERVED33}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED33}{RESERVED33}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED33}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01277}{1277}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga0711ee752d54c93f03410a3a57181e07}\label{group__CMSIS__core__DebugFunctions_ga0711ee752d54c93f03410a3a57181e07} 
\index{ITM Functions@{ITM Functions}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}\hspace{0.1cm}{\footnotesize\ttfamily [1/6]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00527}{527}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga0701d75c5b133d8d5a4436097a202236}\label{group__CMSIS__core__DebugFunctions_ga0701d75c5b133d8d5a4436097a202236} 
\index{ITM Functions@{ITM Functions}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}\hspace{0.1cm}{\footnotesize\ttfamily [2/6]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00473}{473}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga1defe18fe95571e383d754b13d3f6c51}\label{group__CMSIS__core__DebugFunctions_ga1defe18fe95571e383d754b13d3f6c51} 
\index{ITM Functions@{ITM Functions}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}\hspace{0.1cm}{\footnotesize\ttfamily [3/6]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01219}{1219}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga1defe18fe95571e383d754b13d3f6c51}\label{group__CMSIS__core__DebugFunctions_ga1defe18fe95571e383d754b13d3f6c51} 
\index{ITM Functions@{ITM Functions}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}\hspace{0.1cm}{\footnotesize\ttfamily [4/6]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01404}{1404}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga1defe18fe95571e383d754b13d3f6c51}\label{group__CMSIS__core__DebugFunctions_ga1defe18fe95571e383d754b13d3f6c51} 
\index{ITM Functions@{ITM Functions}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}\hspace{0.1cm}{\footnotesize\ttfamily [5/6]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01882}{1882}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga36fbed6985e5cd320e8eecfc73eb2846}\label{group__CMSIS__core__DebugFunctions_ga36fbed6985e5cd320e8eecfc73eb2846} 
\index{ITM Functions@{ITM Functions}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}\hspace{0.1cm}{\footnotesize\ttfamily [6/6]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01105}{1105}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gabd5ef8d9e3caace25094ac684840b270}\label{group__CMSIS__core__DebugFunctions_gabd5ef8d9e3caace25094ac684840b270} 
\index{ITM Functions@{ITM Functions}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED5}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00475}{475}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga171526446695fcdbfaf7992e567f881d}\label{group__CMSIS__core__DebugFunctions_ga171526446695fcdbfaf7992e567f881d} 
\index{ITM Functions@{ITM Functions}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED5}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00531}{531}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga171526446695fcdbfaf7992e567f881d}\label{group__CMSIS__core__DebugFunctions_ga171526446695fcdbfaf7992e567f881d} 
\index{ITM Functions@{ITM Functions}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED5}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01108}{1108}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga171526446695fcdbfaf7992e567f881d}\label{group__CMSIS__core__DebugFunctions_ga171526446695fcdbfaf7992e567f881d} 
\index{ITM Functions@{ITM Functions}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED5}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01221}{1221}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae024db200dd6038b38de69abd513f40c}\label{group__CMSIS__core__DebugFunctions_gae024db200dd6038b38de69abd513f40c} 
\index{ITM Functions@{ITM Functions}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED5}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01408}{1408}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga5009eeafbfdd33771613e8f36c4e6a34}\label{group__CMSIS__core__DebugFunctions_ga5009eeafbfdd33771613e8f36c4e6a34} 
\index{ITM Functions@{ITM Functions}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED6}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00533}{533}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga5009eeafbfdd33771613e8f36c4e6a34}\label{group__CMSIS__core__DebugFunctions_ga5009eeafbfdd33771613e8f36c4e6a34} 
\index{ITM Functions@{ITM Functions}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED6}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01223}{1223}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga8841a7f9533f78764cfcbf4cda67dfc7}\label{group__CMSIS__core__DebugFunctions_ga8841a7f9533f78764cfcbf4cda67dfc7} 
\index{ITM Functions@{ITM Functions}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED6}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01110}{1110}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga438158c308a5c50a2d80c21adb72228d}\label{group__CMSIS__core__DebugFunctions_ga438158c308a5c50a2d80c21adb72228d} 
\index{ITM Functions@{ITM Functions}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED6}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00477}{477}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga0dbbc4810d588e942a16caeea77da414}\label{group__CMSIS__core__DebugFunctions_ga0dbbc4810d588e942a16caeea77da414} 
\index{ITM Functions@{ITM Functions}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED7}{RESERVED7}\hspace{0.1cm}{\footnotesize\ttfamily [1/3]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED7}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01225}{1225}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga6895c9646978ee178387269d04ff4d70}\label{group__CMSIS__core__DebugFunctions_ga6895c9646978ee178387269d04ff4d70} 
\index{ITM Functions@{ITM Functions}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED7}{RESERVED7}\hspace{0.1cm}{\footnotesize\ttfamily [2/3]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED7}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00542}{542}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga49f51f1c090eb2cda74363bbfc3b385b}\label{group__CMSIS__core__DebugFunctions_ga49f51f1c090eb2cda74363bbfc3b385b} 
\index{ITM Functions@{ITM Functions}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED7}{RESERVED7}\hspace{0.1cm}{\footnotesize\ttfamily [3/3]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED7}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01411}{1411}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaf6560e8bddb551e45119bc49bcd1c52f}\label{group__CMSIS__core__DebugFunctions_gaf6560e8bddb551e45119bc49bcd1c52f} 
\index{ITM Functions@{ITM Functions}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED8}{RESERVED8}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED8}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00548}{548}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaf6560e8bddb551e45119bc49bcd1c52f}\label{group__CMSIS__core__DebugFunctions_gaf6560e8bddb551e45119bc49bcd1c52f} 
\index{ITM Functions@{ITM Functions}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED8}{RESERVED8}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED8}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01227}{1227}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gadd96c3a797009b4a2ff376fb8b5ef965}\label{group__CMSIS__core__DebugFunctions_gadd96c3a797009b4a2ff376fb8b5ef965} 
\index{ITM Functions@{ITM Functions}!RESERVED9@{RESERVED9}}
\index{RESERVED9@{RESERVED9}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RESERVED9}{RESERVED9}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED9}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01229}{1229}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga3323ebb4ecad890dcf5e5dc126205312}\label{group__CMSIS__core__DebugFunctions_ga3323ebb4ecad890dcf5e5dc126205312} 
\index{ITM Functions@{ITM Functions}!RSERVED1@{RSERVED1}}
\index{RSERVED1@{RSERVED1}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{RSERVED1}{RSERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RSERVED1}



Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00467}{467}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gacac65f229cb3fcb5369a0a9e0393b8c0}\label{group__CMSIS__core__DebugFunctions_gacac65f229cb3fcb5369a0a9e0393b8c0} 
\index{ITM Functions@{ITM Functions}!SCR@{SCR}}
\index{SCR@{SCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t SCR}

Offset\+: 0x010 (R/W) System Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00504}{504}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}\label{group__CMSIS__core__DebugFunctions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb} 
\index{ITM Functions@{ITM Functions}!SFPA@{SFPA}}
\index{SFPA@{SFPA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SFPA}{SFPA}\hspace{0.1cm}{\footnotesize\ttfamily [1/5]}}
{\footnotesize\ttfamily uint32\+\_\+t SFPA}

bit\+: 3 Secure floating-\/point active 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00430}{430}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}\label{group__CMSIS__core__DebugFunctions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb} 
\index{ITM Functions@{ITM Functions}!SFPA@{SFPA}}
\index{SFPA@{SFPA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SFPA}{SFPA}\hspace{0.1cm}{\footnotesize\ttfamily [2/5]}}
{\footnotesize\ttfamily uint32\+\_\+t SFPA}

bit\+: 3 Secure floating-\/point active 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00430}{430}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}\label{group__CMSIS__core__DebugFunctions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb} 
\index{ITM Functions@{ITM Functions}!SFPA@{SFPA}}
\index{SFPA@{SFPA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SFPA}{SFPA}\hspace{0.1cm}{\footnotesize\ttfamily [3/5]}}
{\footnotesize\ttfamily uint32\+\_\+t SFPA}

bit\+: 3 Secure floating-\/point active 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00429}{429}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}\label{group__CMSIS__core__DebugFunctions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb} 
\index{ITM Functions@{ITM Functions}!SFPA@{SFPA}}
\index{SFPA@{SFPA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SFPA}{SFPA}\hspace{0.1cm}{\footnotesize\ttfamily [4/5]}}
{\footnotesize\ttfamily uint32\+\_\+t SFPA}

bit\+: 3 Secure floating-\/point active 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00429}{429}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb}\label{group__CMSIS__core__DebugFunctions_ga40e45b21a6a619be3b6d5ce9c5bc5ffb} 
\index{ITM Functions@{ITM Functions}!SFPA@{SFPA}}
\index{SFPA@{SFPA}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SFPA}{SFPA}\hspace{0.1cm}{\footnotesize\ttfamily [5/5]}}
{\footnotesize\ttfamily uint32\+\_\+t SFPA}

bit\+: 3 Secure floating-\/point active 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00429}{429}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga44ad5c292dbd77e72f310902375a8a06}\label{group__CMSIS__core__DebugFunctions_ga44ad5c292dbd77e72f310902375a8a06} 
\index{ITM Functions@{ITM Functions}!SHCSR@{SHCSR}}
\index{SHCSR@{SHCSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SHCSR}{SHCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t SHCSR}

Offset\+: 0x024 (R/W) System Handler Control and State Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00507}{507}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga293826a2c44f754e80af03d62f62f9e6}\label{group__CMSIS__core__DebugFunctions_ga293826a2c44f754e80af03d62f62f9e6} 
\index{ITM Functions@{ITM Functions}!SHP@{SHP}}
\index{SHP@{SHP}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SHP}{SHP}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint8\+\_\+t SHP\mbox{[}12U\mbox{]}}

Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00382}{382}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga7ad5506df4709580091a9af0a9f6a28e}\label{group__CMSIS__core__DebugFunctions_ga7ad5506df4709580091a9af0a9f6a28e} 
\index{ITM Functions@{ITM Functions}!SHPR@{SHPR}}
\index{SHPR@{SHPR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SHPR}{SHPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint8\+\_\+t SHPR}

Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15)

Offset\+: 0x01C (R/W) System Handlers Priority Registers. \mbox{[}0\mbox{]} is RESERVED 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00506}{506}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaafa1400cd3168b21652b86599ad3ed83}\label{group__CMSIS__core__DebugFunctions_gaafa1400cd3168b21652b86599ad3ed83} 
\index{ITM Functions@{ITM Functions}!SLEEPCNT@{SLEEPCNT}}
\index{SLEEPCNT@{SLEEPCNT}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SLEEPCNT}{SLEEPCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t SLEEPCNT}

Offset\+: 0x010 (R/W) Sleep Count Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01208}{1208}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae9673e1acb75a46ed9852fd7a557cb7d}\label{group__CMSIS__core__DebugFunctions_gae9673e1acb75a46ed9852fd7a557cb7d} 
\index{ITM Functions@{ITM Functions}!SPPR@{SPPR}}
\index{SPPR@{SPPR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SPPR}{SPPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t SPPR}

Offset\+: 0x0\+F0 (R/W) Selected Pin Protocol Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01395}{1395}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b}\label{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b} 
\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SPSEL}{SPSEL}\hspace{0.1cm}{\footnotesize\ttfamily [1/9]}}
{\footnotesize\ttfamily uint32\+\_\+t SPSEL}

bit\+: 1 Stack-\/pointer select

bit\+: 1 Stack to be used 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00428}{428}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b}\label{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b} 
\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SPSEL}{SPSEL}\hspace{0.1cm}{\footnotesize\ttfamily [2/9]}}
{\footnotesize\ttfamily uint32\+\_\+t SPSEL}

bit\+: 1 Stack-\/pointer select 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00428}{428}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b}\label{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b} 
\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SPSEL}{SPSEL}\hspace{0.1cm}{\footnotesize\ttfamily [3/9]}}
{\footnotesize\ttfamily uint32\+\_\+t SPSEL}

bit\+: 1 Stack-\/pointer select 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00427}{427}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b}\label{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b} 
\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SPSEL}{SPSEL}\hspace{0.1cm}{\footnotesize\ttfamily [4/9]}}
{\footnotesize\ttfamily uint32\+\_\+t SPSEL}

bit\+: 1 Stack to be used 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00314}{314}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b}\label{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b} 
\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SPSEL}{SPSEL}\hspace{0.1cm}{\footnotesize\ttfamily [5/9]}}
{\footnotesize\ttfamily uint32\+\_\+t SPSEL}

bit\+: 1 Stack-\/pointer select 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00427}{427}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b}\label{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b} 
\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SPSEL}{SPSEL}\hspace{0.1cm}{\footnotesize\ttfamily [6/9]}}
{\footnotesize\ttfamily uint32\+\_\+t SPSEL}

bit\+: 1 Stack-\/pointer select 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00427}{427}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b}\label{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b} 
\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SPSEL}{SPSEL}\hspace{0.1cm}{\footnotesize\ttfamily [7/9]}}
{\footnotesize\ttfamily uint32\+\_\+t SPSEL}

bit\+: 1 Stack to be used 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00376}{376}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b}\label{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b} 
\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SPSEL}{SPSEL}\hspace{0.1cm}{\footnotesize\ttfamily [8/9]}}
{\footnotesize\ttfamily uint32\+\_\+t SPSEL}

bit\+: 1 Stack to be used 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00391}{391}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b}\label{group__CMSIS__core__DebugFunctions_gae185aac93686ffc78e998a9daf41415b} 
\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SPSEL}{SPSEL}\hspace{0.1cm}{\footnotesize\ttfamily [9/9]}}
{\footnotesize\ttfamily uint32\+\_\+t SPSEL}

bit\+: 1 Stack to be used 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00314}{314}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga1585b32a1ab860d0d77803475d08c7c6}\label{group__CMSIS__core__DebugFunctions_ga1585b32a1ab860d0d77803475d08c7c6} 
\index{ITM Functions@{ITM Functions}!SSPSR@{SSPSR}}
\index{SSPSR@{SSPSR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{SSPSR}{SSPSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t SSPSR}

Offset\+: 0x000 (R/ ) Supported Parallel Port Sizes Register

Offset\+: 0x000 (R/ ) Supported Parallel Port Size Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01390}{1390}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gada9cbba14ab1cc3fddd585f870932db8}\label{group__CMSIS__core__DebugFunctions_gada9cbba14ab1cc3fddd585f870932db8} 
\index{ITM Functions@{ITM Functions}!STIR@{STIR}}
\index{STIR@{STIR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{STIR}{STIR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t STIR}

Offset\+: 0x\+E00 ( /W) Software Trigger Interrupt Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00478}{478}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gada9cbba14ab1cc3fddd585f870932db8}\label{group__CMSIS__core__DebugFunctions_gada9cbba14ab1cc3fddd585f870932db8} 
\index{ITM Functions@{ITM Functions}!STIR@{STIR}}
\index{STIR@{STIR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{STIR}{STIR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t STIR}

Offset\+: 0x200 ( /W) Software Triggered Interrupt Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00526}{526}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972}\label{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972} 
\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{T}{T}\hspace{0.1cm}{\footnotesize\ttfamily [1/9]}}
{\footnotesize\ttfamily uint32\+\_\+t T}

bit\+: 24 Thumb bit (read 0)

bit\+: 24 Thumb bit 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00380}{380}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972}\label{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972} 
\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{T}{T}\hspace{0.1cm}{\footnotesize\ttfamily [2/9]}}
{\footnotesize\ttfamily uint32\+\_\+t T}

bit\+: 24 Thumb bit (read 0) 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00380}{380}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972}\label{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972} 
\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{T}{T}\hspace{0.1cm}{\footnotesize\ttfamily [3/9]}}
{\footnotesize\ttfamily uint32\+\_\+t T}

bit\+: 24 Thumb bit (read 0) 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00379}{379}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972}\label{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972} 
\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{T}{T}\hspace{0.1cm}{\footnotesize\ttfamily [4/9]}}
{\footnotesize\ttfamily uint32\+\_\+t T}

bit\+: 24 Thumb bit 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00266}{266}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972}\label{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972} 
\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{T}{T}\hspace{0.1cm}{\footnotesize\ttfamily [5/9]}}
{\footnotesize\ttfamily uint32\+\_\+t T}

bit\+: 24 Thumb bit (read 0) 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00379}{379}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972}\label{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972} 
\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{T}{T}\hspace{0.1cm}{\footnotesize\ttfamily [6/9]}}
{\footnotesize\ttfamily uint32\+\_\+t T}

bit\+: 24 Thumb bit (read 0) 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00379}{379}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972}\label{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972} 
\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{T}{T}\hspace{0.1cm}{\footnotesize\ttfamily [7/9]}}
{\footnotesize\ttfamily uint32\+\_\+t T}

bit\+: 24 Thumb bit 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00325}{325}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972}\label{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972} 
\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{T}{T}\hspace{0.1cm}{\footnotesize\ttfamily [8/9]}}
{\footnotesize\ttfamily uint32\+\_\+t T}

bit\+: 24 Thumb bit 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00340}{340}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972}\label{group__CMSIS__core__DebugFunctions_ga6e1cf12e53a20224f6f62c001d9be972} 
\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{T}{T}\hspace{0.1cm}{\footnotesize\ttfamily [9/9]}}
{\footnotesize\ttfamily uint32\+\_\+t T}

bit\+: 24 Thumb bit 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00266}{266}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga4111c001c1e56fd3f51d27c5a63b04e6}\label{group__CMSIS__core__DebugFunctions_ga4111c001c1e56fd3f51d27c5a63b04e6} 
\index{ITM Functions@{ITM Functions}!TCR@{TCR}}
\index{TCR@{TCR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{TCR}{TCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t TCR}

Offset\+: 0x\+E80 (R/W) ITM Trace Control Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01100}{1100}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gaa6530efad3a727fb3cc8f509403b9948}\label{group__CMSIS__core__DebugFunctions_gaa6530efad3a727fb3cc8f509403b9948} 
\index{ITM Functions@{ITM Functions}!TER@{TER}}
\index{TER@{TER}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{TER}{TER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t TER}

Offset\+: 0x\+E00 (R/W) ITM Trace Enable Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01096}{1096}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gafe5e266862734ca1082ceddff7180688}\label{group__CMSIS__core__DebugFunctions_gafe5e266862734ca1082ceddff7180688} 
\index{ITM Functions@{ITM Functions}!TPR@{TPR}}
\index{TPR@{TPR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{TPR}{TPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t TPR}

Offset\+: 0x\+E40 (R/W) ITM Trace Privilege Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01098}{1098}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga5590387d8f44b477fd69951a737b0d7e}\label{group__CMSIS__core__DebugFunctions_ga5590387d8f44b477fd69951a737b0d7e} 
\index{ITM Functions@{ITM Functions}!TRIGGER@{TRIGGER}}
\index{TRIGGER@{TRIGGER}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{TRIGGER}{TRIGGER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t TRIGGER}

Offset\+: 0x\+EE8 (R/ ) TRIGGER

Offset\+: 0x\+EE8 (R/ ) TRIGGER Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01401}{1401}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739}\label{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739} 
\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u16}{u16}\hspace{0.1cm}{\footnotesize\ttfamily [1/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint16\+\_\+t u16}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01092}{1092}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739}\label{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739} 
\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u16}{u16}\hspace{0.1cm}{\footnotesize\ttfamily [2/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint16\+\_\+t u16}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01092}{1092}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739}\label{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739} 
\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u16}{u16}\hspace{0.1cm}{\footnotesize\ttfamily [3/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint16\+\_\+t u16}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01011}{1011}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739}\label{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739} 
\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u16}{u16}\hspace{0.1cm}{\footnotesize\ttfamily [4/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint16\+\_\+t u16}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00758}{758}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739}\label{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739} 
\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u16}{u16}\hspace{0.1cm}{\footnotesize\ttfamily [5/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint16\+\_\+t u16}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01011}{1011}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739}\label{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739} 
\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u16}{u16}\hspace{0.1cm}{\footnotesize\ttfamily [6/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint16\+\_\+t u16}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01011}{1011}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739}\label{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739} 
\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u16}{u16}\hspace{0.1cm}{\footnotesize\ttfamily [7/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint16\+\_\+t u16}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00816}{816}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739}\label{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739} 
\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u16}{u16}\hspace{0.1cm}{\footnotesize\ttfamily [8/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint16\+\_\+t u16}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01036}{1036}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739}\label{group__CMSIS__core__DebugFunctions_gae93660eefe2482a8564fae9a1ca39739} 
\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u16}{u16}\hspace{0.1cm}{\footnotesize\ttfamily [9/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint16\+\_\+t u16}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00743}{743}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1}\label{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1} 
\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u32}{u32}\hspace{0.1cm}{\footnotesize\ttfamily [1/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t u32}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01093}{1093}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1}\label{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1} 
\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u32}{u32}\hspace{0.1cm}{\footnotesize\ttfamily [2/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t u32}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01093}{1093}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1}\label{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1} 
\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u32}{u32}\hspace{0.1cm}{\footnotesize\ttfamily [3/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t u32}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01012}{1012}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1}\label{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1} 
\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u32}{u32}\hspace{0.1cm}{\footnotesize\ttfamily [4/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t u32}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00759}{759}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1}\label{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1} 
\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u32}{u32}\hspace{0.1cm}{\footnotesize\ttfamily [5/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t u32}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01012}{1012}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1}\label{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1} 
\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u32}{u32}\hspace{0.1cm}{\footnotesize\ttfamily [6/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t u32}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01012}{1012}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1}\label{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1} 
\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u32}{u32}\hspace{0.1cm}{\footnotesize\ttfamily [7/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t u32}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00817}{817}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1}\label{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1} 
\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u32}{u32}\hspace{0.1cm}{\footnotesize\ttfamily [8/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t u32}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01037}{1037}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1}\label{group__CMSIS__core__DebugFunctions_gae89dd50f788f12863c681fba1a5b60d1} 
\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u32}{u32}\hspace{0.1cm}{\footnotesize\ttfamily [9/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint32\+\_\+t u32}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00744}{744}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c}\label{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c} 
\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u8}{u8}\hspace{0.1cm}{\footnotesize\ttfamily [1/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint8\+\_\+t u8}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01091}{1091}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c}\label{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c} 
\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u8}{u8}\hspace{0.1cm}{\footnotesize\ttfamily [2/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint8\+\_\+t u8}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01091}{1091}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c}\label{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c} 
\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u8}{u8}\hspace{0.1cm}{\footnotesize\ttfamily [3/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint8\+\_\+t u8}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l01010}{1010}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c}\label{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c} 
\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u8}{u8}\hspace{0.1cm}{\footnotesize\ttfamily [4/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint8\+\_\+t u8}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00757}{757}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c}\label{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c} 
\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u8}{u8}\hspace{0.1cm}{\footnotesize\ttfamily [5/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint8\+\_\+t u8}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l01010}{1010}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c}\label{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c} 
\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u8}{u8}\hspace{0.1cm}{\footnotesize\ttfamily [6/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint8\+\_\+t u8}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l01010}{1010}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c}\label{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c} 
\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u8}{u8}\hspace{0.1cm}{\footnotesize\ttfamily [7/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint8\+\_\+t u8}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00815}{815}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c}\label{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c} 
\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u8}{u8}\hspace{0.1cm}{\footnotesize\ttfamily [8/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint8\+\_\+t u8}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l01035}{1035}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c}\label{group__CMSIS__core__DebugFunctions_ga4c0550e859d614c607bd4b575f05425c} 
\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{u8}{u8}\hspace{0.1cm}{\footnotesize\ttfamily [9/9]}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM}} uint8\+\_\+t u8}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00742}{742}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}\label{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [1/18]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00323}{323}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}\label{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [2/18]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00323}{323}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}\label{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [3/18]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00383}{383}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}\label{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [4/18]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00383}{383}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}\label{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [5/18]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00322}{322}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}\label{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [6/18]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00382}{382}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}\label{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [7/18]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00212}{212}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}\label{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [8/18]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00269}{269}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}\label{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [9/18]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00322}{322}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}\label{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [10/18]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00382}{382}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}\label{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [11/18]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00322}{322}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}\label{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [12/18]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00382}{382}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}\label{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [13/18]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00267}{267}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}\label{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [14/18]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00328}{328}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}\label{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [15/18]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00282}{282}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}\label{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [16/18]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00343}{343}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}\label{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [17/18]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00212}{212}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222}\label{group__CMSIS__core__DebugFunctions_gacd4a2b64faee91e4a9eef300667fa222} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [18/18]}}
{\footnotesize\ttfamily uint32\+\_\+t V}

bit\+: 28 Overflow condition code flag 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00269}{269}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae7a655a853654127f3dfb7fa32c3f457}\label{group__CMSIS__core__DebugFunctions_gae7a655a853654127f3dfb7fa32c3f457} 
\index{ITM Functions@{ITM Functions}!VAL@{VAL}}
\index{VAL@{VAL}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{VAL}{VAL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t VAL}

Offset\+: 0x008 (R/W) Sys\+Tick Current Value Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l01039}{1039}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gae457d2615e203c3d5904a43a1bc9df71}\label{group__CMSIS__core__DebugFunctions_gae457d2615e203c3d5904a43a1bc9df71} 
\index{ITM Functions@{ITM Functions}!VTOR@{VTOR}}
\index{VTOR@{VTOR}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{VTOR}{VTOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t VTOR}

Offset\+: 0x008 (R/W) Vector Table Offset Register 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00502}{502}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad0fb62e7a08e70fc5e0a76b67809f84b}\label{group__CMSIS__core__DebugFunctions_gad0fb62e7a08e70fc5e0a76b67809f84b} 
\index{ITM Functions@{ITM Functions}!w@{w}}
\index{w@{w}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{w}{w}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t w}

Type used for word access 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00328}{328}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad0fb62e7a08e70fc5e0a76b67809f84b}\label{group__CMSIS__core__DebugFunctions_gad0fb62e7a08e70fc5e0a76b67809f84b} 
\index{ITM Functions@{ITM Functions}!w@{w}}
\index{w@{w}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{w}{w}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t w}

Type used for word access 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00361}{361}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad0fb62e7a08e70fc5e0a76b67809f84b}\label{group__CMSIS__core__DebugFunctions_gad0fb62e7a08e70fc5e0a76b67809f84b} 
\index{ITM Functions@{ITM Functions}!w@{w}}
\index{w@{w}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{w}{w}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t w}

Type used for word access 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00388}{388}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_gad0fb62e7a08e70fc5e0a76b67809f84b}\label{group__CMSIS__core__DebugFunctions_gad0fb62e7a08e70fc5e0a76b67809f84b} 
\index{ITM Functions@{ITM Functions}!w@{w}}
\index{w@{w}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{w}{w}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t w}

Type used for word access 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00433}{433}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}\label{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [1/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00325}{325}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}\label{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [2/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00325}{325}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}\label{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [3/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00385}{385}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}\label{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [4/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__armv81mml_8h_source_l00385}{385}} of file \mbox{\hyperlink{core__armv81mml_8h_source}{core\+\_\+armv81mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}\label{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [5/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00324}{324}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}\label{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [6/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__armv8mml_8h_source_l00384}{384}} of file \mbox{\hyperlink{core__armv8mml_8h_source}{core\+\_\+armv8mml.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}\label{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [7/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00214}{214}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}\label{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [8/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__cm3_8h_source_l00271}{271}} of file \mbox{\hyperlink{core__cm3_8h_source}{core\+\_\+cm3.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}\label{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [9/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00324}{324}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}\label{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [10/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__cm33_8h_source_l00384}{384}} of file \mbox{\hyperlink{core__cm33_8h_source}{core\+\_\+cm33.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}\label{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [11/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00324}{324}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}\label{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [12/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__cm35p_8h_source_l00384}{384}} of file \mbox{\hyperlink{core__cm35p_8h_source}{core\+\_\+cm35p.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}\label{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [13/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00269}{269}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}\label{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [14/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__cm4_8h_source_l00330}{330}} of file \mbox{\hyperlink{core__cm4_8h_source}{core\+\_\+cm4.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}\label{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [15/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00284}{284}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}\label{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [16/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__cm7_8h_source_l00345}{345}} of file \mbox{\hyperlink{core__cm7_8h_source}{core\+\_\+cm7.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}\label{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [17/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00214}{214}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

\Hypertarget{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e}\label{group__CMSIS__core__DebugFunctions_ga5ae954cbd9986cd64625d7fa00943c8e} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [18/18]}}
{\footnotesize\ttfamily uint32\+\_\+t Z}

bit\+: 30 Zero condition code flag 

Definition at line \mbox{\hyperlink{core__sc300_8h_source_l00271}{271}} of file \mbox{\hyperlink{core__sc300_8h_source}{core\+\_\+sc300.\+h}}.

