
*** Running vivado
    with args -log Midterm_Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Midterm_Top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Midterm_Top.tcl -notrace
Command: synth_design -top Midterm_Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31776 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 388.801 ; gain = 97.383
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Midterm_Top' [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/midterm_neuron/midterm_neuron.srcs/sources_1/new/midterm_neuron.v:152]
INFO: [Synth 8-638] synthesizing module 'Midterm_Accumulator' [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/midterm_neuron/midterm_neuron.srcs/sources_1/new/midterm_neuron.v:63]
INFO: [Synth 8-256] done synthesizing module 'Midterm_Accumulator' (1#1) [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/midterm_neuron/midterm_neuron.srcs/sources_1/new/midterm_neuron.v:63]
INFO: [Synth 8-638] synthesizing module 'Midterm_Reg' [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/midterm_neuron/midterm_neuron.srcs/sources_1/new/midterm_neuron.v:95]
INFO: [Synth 8-256] done synthesizing module 'Midterm_Reg' (2#1) [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/midterm_neuron/midterm_neuron.srcs/sources_1/new/midterm_neuron.v:95]
INFO: [Synth 8-638] synthesizing module 'Midterm_Threshold' [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/midterm_neuron/midterm_neuron.srcs/sources_1/new/midterm_neuron.v:120]
INFO: [Synth 8-4471] merging register 'reset_w_reg' into 'T_reg' [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/midterm_neuron/midterm_neuron.srcs/sources_1/new/midterm_neuron.v:140]
WARNING: [Synth 8-6014] Unused sequential element reset_w_reg was removed.  [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/midterm_neuron/midterm_neuron.srcs/sources_1/new/midterm_neuron.v:140]
INFO: [Synth 8-256] done synthesizing module 'Midterm_Threshold' (3#1) [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/midterm_neuron/midterm_neuron.srcs/sources_1/new/midterm_neuron.v:120]
INFO: [Synth 8-638] synthesizing module 'Midterm_CLK' [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/midterm_neuron/midterm_neuron.srcs/sources_1/new/midterm_neuron.v:41]
INFO: [Synth 8-256] done synthesizing module 'Midterm_CLK' (4#1) [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/midterm_neuron/midterm_neuron.srcs/sources_1/new/midterm_neuron.v:41]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/midterm_neuron/midterm_neuron.srcs/sources_1/new/midterm_neuron.v:10]
INFO: [Synth 8-226] default block is never used [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/midterm_neuron/midterm_neuron.srcs/sources_1/new/midterm_neuron.v:17]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (5#1) [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/midterm_neuron/midterm_neuron.srcs/sources_1/new/midterm_neuron.v:10]
INFO: [Synth 8-256] done synthesizing module 'Midterm_Top' (6#1) [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/midterm_neuron/midterm_neuron.srcs/sources_1/new/midterm_neuron.v:152]
WARNING: [Synth 8-3331] design Midterm_Threshold has unconnected port sw[12]
WARNING: [Synth 8-3331] design Midterm_Threshold has unconnected port sw[11]
WARNING: [Synth 8-3331] design Midterm_Threshold has unconnected port sw[10]
WARNING: [Synth 8-3331] design Midterm_Threshold has unconnected port sw[9]
WARNING: [Synth 8-3331] design Midterm_Threshold has unconnected port sw[8]
WARNING: [Synth 8-3331] design Midterm_Threshold has unconnected port sw[7]
WARNING: [Synth 8-3331] design Midterm_Threshold has unconnected port sw[6]
WARNING: [Synth 8-3331] design Midterm_Threshold has unconnected port sw[5]
WARNING: [Synth 8-3331] design Midterm_Threshold has unconnected port sw[4]
WARNING: [Synth 8-3331] design Midterm_Threshold has unconnected port sw[3]
WARNING: [Synth 8-3331] design Midterm_Threshold has unconnected port sw[2]
WARNING: [Synth 8-3331] design Midterm_Threshold has unconnected port sw[1]
WARNING: [Synth 8-3331] design Midterm_Threshold has unconnected port sw[0]
WARNING: [Synth 8-3331] design Midterm_Accumulator has unconnected port sw[15]
WARNING: [Synth 8-3331] design Midterm_Accumulator has unconnected port sw[14]
WARNING: [Synth 8-3331] design Midterm_Accumulator has unconnected port sw[13]
WARNING: [Synth 8-3331] design Midterm_Accumulator has unconnected port sw[12]
WARNING: [Synth 8-3331] design Midterm_Accumulator has unconnected port sw[11]
WARNING: [Synth 8-3331] design Midterm_Accumulator has unconnected port sw[10]
WARNING: [Synth 8-3331] design Midterm_Accumulator has unconnected port sw[9]
WARNING: [Synth 8-3331] design Midterm_Accumulator has unconnected port sw[8]
WARNING: [Synth 8-3331] design Midterm_Accumulator has unconnected port sw[7]
WARNING: [Synth 8-3331] design Midterm_Accumulator has unconnected port sw[6]
WARNING: [Synth 8-3331] design Midterm_Accumulator has unconnected port sw[5]
WARNING: [Synth 8-3331] design Midterm_Accumulator has unconnected port sw[4]
WARNING: [Synth 8-3331] design Midterm_Accumulator has unconnected port sw[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 440.883 ; gain = 149.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 440.883 ; gain = 149.465
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/midterm_neuron/Basys-3-midterm.xdc]
Finished Parsing XDC File [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/midterm_neuron/Basys-3-midterm.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/midterm_neuron/Basys-3-midterm.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Midterm_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Midterm_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 769.633 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 769.633 ; gain = 478.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 769.633 ; gain = 478.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 769.633 ; gain = 478.215
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/midterm_neuron/midterm_neuron.srcs/sources_1/new/midterm_neuron.v:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 769.633 ; gain = 478.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Midterm_Accumulator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module Midterm_CLK 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Decoder 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element MTC/count_reg was removed.  [C:/Users/danie/OneDrive/Documents/Basys3-Verilog/midterm_neuron/midterm_neuron.srcs/sources_1/new/midterm_neuron.v:51]
WARNING: [Synth 8-3331] design Midterm_Top has unconnected port sw[12]
WARNING: [Synth 8-3331] design Midterm_Top has unconnected port sw[11]
WARNING: [Synth 8-3331] design Midterm_Top has unconnected port sw[10]
WARNING: [Synth 8-3331] design Midterm_Top has unconnected port sw[9]
WARNING: [Synth 8-3331] design Midterm_Top has unconnected port sw[8]
WARNING: [Synth 8-3331] design Midterm_Top has unconnected port sw[7]
WARNING: [Synth 8-3331] design Midterm_Top has unconnected port sw[6]
WARNING: [Synth 8-3331] design Midterm_Top has unconnected port sw[5]
WARNING: [Synth 8-3331] design Midterm_Top has unconnected port sw[4]
WARNING: [Synth 8-3331] design Midterm_Top has unconnected port sw[3]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 769.633 ; gain = 478.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 769.633 ; gain = 478.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 784.902 ; gain = 493.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 785.730 ; gain = 494.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 785.730 ; gain = 494.312
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 785.730 ; gain = 494.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 785.730 ; gain = 494.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 785.730 ; gain = 494.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 785.730 ; gain = 494.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 785.730 ; gain = 494.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT2   |     2|
|5     |LUT3   |     8|
|6     |LUT4   |     1|
|7     |LUT5   |     2|
|8     |LUT6   |     5|
|9     |FDCE   |     6|
|10    |FDRE   |    35|
|11    |IBUF   |     7|
|12    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------------+------+
|      |Instance          |Module              |Cells |
+------+------------------+--------------------+------+
|1     |top               |                    |    83|
|2     |  MTA             |Midterm_Accumulator |     7|
|3     |  MTC             |Midterm_CLK         |    42|
|4     |  MTR             |Midterm_Reg         |     3|
|5     |  MTT             |Midterm_Threshold   |     2|
|6     |  nolabel_line168 |Decoder             |    13|
+------+------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 785.730 ; gain = 494.312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 785.730 ; gain = 165.562
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 785.730 ; gain = 494.312
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 785.730 ; gain = 506.590
INFO: [Common 17-1381] The checkpoint 'C:/Users/danie/OneDrive/Documents/Basys3-Verilog/midterm_neuron/midterm_neuron.runs/synth_1/Midterm_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Midterm_Top_utilization_synth.rpt -pb Midterm_Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 785.730 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 14 16:17:52 2022...
