{
  "Top": "convolution_filter",
  "RtlTop": "convolution_filter",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "41.667",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "310599",
    "Uncertainty": "5.20833"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 41.667 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "convolution_filter",
    "Version": "1.0",
    "DisplayName": "Convolution_filter",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/configurable_convolution_filter.cpp"],
    "Vhdl": [
      "impl\/vhdl\/convolution_filtebkb.vhd",
      "impl\/vhdl\/convolution_filtehbi.vhd",
      "impl\/vhdl\/convolution_filteibs.vhd",
      "impl\/vhdl\/convolution_filter_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/convolution_filter.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/convolution_filtebkb.v",
      "impl\/verilog\/convolution_filtebkb_ram.dat",
      "impl\/verilog\/convolution_filtehbi.v",
      "impl\/verilog\/convolution_filteibs.v",
      "impl\/verilog\/convolution_filter_AXILiteS_s_axi.v",
      "impl\/verilog\/convolution_filter.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/convolution_filter_v1_0\/data\/convolution_filter.mdd",
      "impl\/misc\/drivers\/convolution_filter_v1_0\/data\/convolution_filter.tcl",
      "impl\/misc\/drivers\/convolution_filter_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/convolution_filter_v1_0\/src\/xconvolution_filter.c",
      "impl\/misc\/drivers\/convolution_filter_v1_0\/src\/xconvolution_filter.h",
      "impl\/misc\/drivers\/convolution_filter_v1_0\/src\/xconvolution_filter_hw.h",
      "impl\/misc\/drivers\/convolution_filter_v1_0\/src\/xconvolution_filter_linux.c",
      "impl\/misc\/drivers\/convolution_filter_v1_0\/src\/xconvolution_filter_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_AXILiteS in_img_V out_img_V",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in_img_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_img_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    },
    "out_img_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_img_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "8"}
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "7",
      "registers": [],
      "memories": "kernel_config_V {base_address 64 range 64}",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "8"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "8"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "7",
        "AWADDR": "7",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "in_img_V_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "in_img_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_img_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_img_V_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "out_img_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_img_V_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "kernel_config_V": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "64",
      "statusOffset": "NA",
      "Object": "AXILiteS"
    },
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "in_img_V": {
      "interfaceRef": "in_img_V",
      "dir": "in"
    },
    "out_img_V": {
      "interfaceRef": "out_img_V",
      "dir": "out",
      "firstOutLatency": "29"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "convolution_filter"},
    "Metrics": {"convolution_filter": {
        "Latency": {
          "LatencyBest": "310599",
          "LatencyAvg": "310599",
          "LatencyWorst": "310599",
          "PipelineII": "310600",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "41.67",
          "Uncertainty": "5.21",
          "Estimate": "9.75"
        },
        "Loops": [{
            "Name": "Loop_row_Loop_col",
            "TripCount": "310569",
            "Latency": "310597",
            "PipelineII": "1",
            "PipelineDepth": "30"
          }],
        "Area": {
          "BRAM_18K": "8",
          "DSP48E": "0",
          "FF": "2744",
          "LUT": "6256",
          "URAM": "0"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-03-10 11:06:50 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
