{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# C++ Cling Examples for STM32F767X board\n",
    "\n",
    "![Image](img/board.jpg)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Load [REMCU](https://remotemcu.com) shared libray"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    ".L libremcu"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Add path with header files"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    ".I remcu_include/"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Including necessary header files. The [“remcu.h”](remcu_include/remcu.h) header must be always included before any MCU header files."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "#include \"remcu.h\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Connection to a debug server. The [**REMCU**](https://remotemcu.com/) library is able to work with [OpenOCD](https://github.com/ilg-archived/openocd/releases/tag/v0.10.0-12-20190422) or [GDB server](https://atollic.com/resources/download/).\n",
    "There is using the [remcu_connect2OpenOCD](https://remotemcu.com/api-v1-0#remcu_getVersion) function for connecting to the OpenOcd server. The functions have the same set of parameters. The first parameter is an IP address of the debug server. The second one is a port of the debug server. For instance, OpenOCD server print the port in log messages. The third parameter is a connection timeout. Upon a successful connection, the function returns the “true” value, otherwise, it returns “false”.\n",
    "\n",
    "> Detailed description of other REMCU function you see in [“remcu.h”](remcu_include/remcu.h) or [API reference](https://remotemcu.com/api-v1-0)\n",
    "\n",
    "Before that, plug stm32 board with debugger to PC\n",
    "\n",
    "run openocd utility in command line:\n",
    "```\n",
    "openocd -f board/stm32f7discovery.cfg\n",
    "```\n",
    "Result:\n",
    "![Image](img/openocd_unix.png)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "const char * debug_server_ip = \"localhost\";\n",
    "const uint16_t default_openocd_port = 6666;\n",
    "const int timeout_sec = 3; // It can not be negative"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "remcu_connect2OpenOCD(debug_server_ip, default_openocd_port, timeout_sec)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "If you use GDB server (either OpenOCD or ST-Link GDB server or Jlink GDB server  etc.), you uncomment code below and run it:\n",
    "<details>\n",
    "  <summary> Jlink windows. Where the port is written <b> (click here)</b></summary>\n",
    " \n",
    "<img src=\"https://raw.githubusercontent.com/remotemcu/remcu_examples/master/wiki/img/jlink.png\" >\n",
    "<img src=\"https://raw.githubusercontent.com/remotemcu/remcu_examples/master/wiki/img/jlink2.png\" >\n",
    "</details>  \n",
    "<details>\n",
    "  <summary> ST link GDB windows. Where the port is written<b> (click here)</b></summary>\n",
    "\n",
    "<img src=\"https://raw.githubusercontent.com/remotemcu/remcu_examples/master/wiki/img/run-stling-gdb.png\">\n",
    "</details>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "//const uint16_t default_openocd_gdb_port = 3333;\n",
    "//const uint16_t default_jlink_port = 2331;\n",
    "//const uint16_t default_stlink_port = 61234;\n",
    "//const uint16_t custom_port = ...;\n",
    "//remcu_connect2GDB(debug_server_ip, default_openocd_gdb_port /*default_jlink_port*/ /*default_stlink_port*/, timeout_sec)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "If connection were failed and the function returned false. See [Issue](https://github.com/remotemcu/remcu_examples/issues) and [Troubleshooting Page](https://remotemcu.com/troubleshooting-page) \n",
    "    \n",
    "If connection were success... Jupyter Output:\n",
    "![Image](img/success_connection_for_unix.png)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Reset the MCU (see [“remcu.h”](remcu_include/remcu.h) or [API reference](https://remotemcu.com/api-v1-0)):"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "remcu_resetRemoteUnit(__HALT)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "HAL Low Level header files:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "#include \"stm32f7xx_ll_adc.h\"\n",
    "#include \"stm32f7xx_ll_dma.h\"\n",
    "#include \"stm32f7xx_ll_tim.h\"\n",
    "#include \"stm32f7xx_ll_dac.h\"\n",
    "#include \"stm32f7xx_ll_gpio.h\"\n",
    "#include \"stm32f7xx_ll_bus.h\"\n",
    "#include \"stm32f7xx_ll_rcc.h\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "At this stage the microcontroller clock setting is already configured, this is done through SystemInit() function which is called from startup file (system_stm32f7xx.s) before to branch to application main. To see the default setting of SystemInit() function, refer to remcu_include/system_stm32f7xx.c file"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "SystemInit()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Simple Clock configuration:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    " /* Enable HSI and wait for HSI ready*/\n",
    "  LL_RCC_HSI_Enable();\n",
    "\n",
    "  while(LL_RCC_HSI_IsReady() != 1)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "/* Select HSI as system clock */\n",
    "/* Wait for HSI switched */\n",
    "  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### DAC - DMA Sine Wave Example\n",
    "![Image](img/dac_dma.png)\n",
    "\n",
    "This example provides a short description of how to use the DAC peripheral to \n",
    "generate Sine wave signals using DMA controller.\n",
    "\n",
    ">The code below have been taken from **DAC_GenerateWaveform_TriggerHW** ([main.c](https://github.com/STMicroelectronics/STM32CubeF7/blob/master/Projects/STM32F767ZI-Nucleo/Examples_LL/DAC/DAC_GenerateWaveform_TriggerHW/Src/main.c)) example of [HAL LL Library for STM32F767ZI-Nucleo](https://github.com/STMicroelectronics/STM32CubeF7/tree/master/Projects/STM32F767ZI-Nucleo/Examples_LL/DAC/DAC_GenerateWaveform_TriggerHW)\n",
    "\n",
    "How to use the DAC peripheral to generate a constant voltage signal. This\n",
    "example is based on the STM32F7xx DAC LL API. The peripheral \n",
    "initialization uses LL unitary service functions for optimization purposes\n",
    "(performance and size).\n",
    "\n",
    "Example configuration:\n",
    "One DAC channel (DAC1 channel1) is configured to connect DAC channel output on GPIO pin\n",
    "to get the samples from SW (no DMA transfer) and to get conversion trigger from SW.\n",
    "\n",
    "Example execution:\n",
    "From the main program execution, LED1 is toggling quickly while waiting for\n",
    "user button press.\n",
    "Then, the DAC is configured and activated: constant signal is generated on DAC output\n",
    "indefinitely.\n",
    "DAC channel output value is provided by SW, a new value is loaded\n",
    "at each press on push button: LED1 toggles and the signal starts from 0, increased by a quarter of Vdda and\n",
    "finishing at Vdda voltage.\n",
    "Finally, LED1 is turned-on.\n",
    "\n",
    "Connection needed:\n",
    "None. \n",
    "Oscilloscope for monitoring DAC channel output (cf pin below).\n",
    "Other peripheral used:\n",
    "  1 GPIO for push button\n",
    "  1 GPIO for DAC channel output PA.04 (Board Nucleo144: morpho connector CN11 pin 32 (in front of Arduino connector CN9 pin A2), Zio connector CN7 pin 17)\n",
    "  \n",
    "  @Note It is recommended to enable the cache and maintain its coherence, but depending on the use case\n",
    "      It is also possible to configure the MPU as \"Write through\", to guarantee the write access coherence.\n",
    "      In that case, the MPU must be configured as Cacheable/Bufferable/Not Shareable.\n",
    "      Even though the user must manage the cache coherence for read accesses.\n",
    "      Please refer to the AN4838 “Managing memory protection unit (MPU) in STM32 MCUs”\n",
    "      Please refer to the AN4839 “Level 1 cache on STM32F7 Series”\n",
    "      \n",
    "@par Hardware and Software environment\n",
    "\n",
    "  - This example runs on STM32F767xx devices.\n",
    "    \n",
    "  - This example has been tested with NUCLEO-F767ZI board and can be\n",
    "    easily tailored to any other supported device and development board."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "#define WAVEFORM_SAMPLES_SIZE 32\n",
    "#define DAC_DMA_STORE 0x20020000\n",
    " uint16_t WaveformSine_12bits_32samples[WAVEFORM_SAMPLES_SIZE] =\n",
    "{\n",
    "(2048),(2447),(2831),(3185),(3495),(3750),(3939),(4056),(4095),(4056),(3939),(3750),(3495),(3185),(2831),(2447),(2048),(1649),(1265),(911),(601),(346),(157),(40),(0),(40),(157),(346),(601),(911),(1265),(1649)\n",
    "};"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Upload the Sine wave data to MCU memory using ***remcu_store2mem*** function(see [“remcu.h”](remcu_include/remcu.h) or [API reference](https://remotemcu.com/api-v1-0)):\n",
    "![Image](img/escalator_mem.png)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "remcu_store2mem(DAC_DMA_STORE , (uint8_t*)WaveformSine_12bits_32samples , 32);\n",
    "remcu_store2mem(DAC_DMA_STORE + 32, (uint8_t*)WaveformSine_12bits_32samples + 32, 32)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    ">Note that Community and Education version of the  [**REMCU**](https://remotemcu.com/) library has a ***32-bytes limit*** on the memory operation. Therefore, if you need to copy big data, you can do it in parts.  \n",
    "Also the Community and Education versions have restrictions on memory region where you store and load data. You can use first 8 KBytes of SRAM1(STM32F767X chip). It is from 0x20020000 to (0x20000000 + 8*1024) address. To clarify that, see the [Download](https://remotemcu.com/download) page of your chip or the START_AVAILABLE_MEMORY_REGION and EMD_AVAILABLE_MEMORY_REGION constants in device_defines.h(is in remcu_include folder)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "/*## Configuration of DMA ##################################################*/\n",
    "  \n",
    "  /* Enable the peripheral clock of DMA */\n",
    "  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);\n",
    "  /* Configure the DMA transfer */\n",
    "  /*  - DMA transfer in circular mode to have an unlimited DAC signal         */\n",
    "  /*    generation.                                                           */\n",
    "  /*  - DMA transfer to DAC without address increment.                        */\n",
    "  /*  - DMA transfer from memory with address increment.                      */\n",
    "  /*  - DMA transfer to DAC by half-word to match with DAC resolution 12 bits */\n",
    "  /*  - DMA transfer from memory by half-word to match with DAC data          */\n",
    "  /*    buffer variable type: half-word.\n",
    "                                      */\n",
    "    \n",
    "  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_5, LL_DMA_CHANNEL_7);\n",
    "  LL_DMA_ConfigTransfer(DMA1,\n",
    "                        LL_DMA_STREAM_5,\n",
    "                        LL_DMA_DIRECTION_MEMORY_TO_PERIPH |\n",
    "                        LL_DMA_MODE_CIRCULAR              |\n",
    "                        LL_DMA_PERIPH_NOINCREMENT         |\n",
    "                        LL_DMA_MEMORY_INCREMENT           |\n",
    "                        LL_DMA_PDATAALIGN_HALFWORD        |\n",
    "                        LL_DMA_MDATAALIGN_HALFWORD        |\n",
    "                        LL_DMA_PRIORITY_HIGH               );\n",
    "  \n",
    "\n",
    "  /* Set DMA transfer addresses of source and destination */\n",
    "  LL_DMA_ConfigAddresses(DMA1,\n",
    "                         LL_DMA_STREAM_5,\n",
    "                         (uint32_t)0x20020000,\n",
    "                         LL_DAC_DMA_GetRegAddr(DAC1, LL_DAC_CHANNEL_1, LL_DAC_DMA_REG_DATA_12BITS_RIGHT_ALIGNED),\n",
    "                         LL_DMA_DIRECTION_MEMORY_TO_PERIPH);\n",
    "  \n",
    "  /* Set DMA transfer size */\n",
    "  LL_DMA_SetDataLength(DMA1,\n",
    "                       LL_DMA_STREAM_5,\n",
    "                       WAVEFORM_SAMPLES_SIZE);\n",
    "  \n",
    "  /* Enable DMA transfer interruption: transfer error */\n",
    "  LL_DMA_EnableIT_TE(DMA1,\n",
    "                     LL_DMA_STREAM_5);\n",
    "  \n",
    "  /* Note: In this example, the only DMA interruption activated is            */\n",
    "  /*       tranfer error.                                                     */\n",
    "  /*       If needed, DMA interruptions of half of transfer                   */\n",
    "  /*       and transfer complete can be activated.                            */\n",
    "  /*       Refer to DMA examples.                                             */\n",
    "  \n",
    "  /*## Activation of DMA #####################################################*/\n",
    "  /* Enable the DMA transfer */\n",
    "  LL_DMA_EnableStream(DMA1,\n",
    "                       LL_DMA_STREAM_5); "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "  #define WAVEFORM_FREQUENCY          ((uint32_t)1000)\n",
    "  /* Waveform generation: parameters of timer (used as DAC trigger) */\n",
    "  /* Timer frequency (unit: Hz). With a timer 16 bits and time base           */\n",
    "  /* freq min 1Hz, range is min=1Hz, max=32kHz.                               */\n",
    "  #define WAVEFORM_TIMER_FREQUENCY                (WAVEFORM_FREQUENCY * WAVEFORM_SAMPLES_SIZE)\n",
    "  /* Timer minimum frequency (unit: Hz), used to calculate frequency range.   */\n",
    "  /* With a timer 16 bits, maximum frequency will be 32000 times this value.  */\n",
    "  #define WAVEFORM_TIMER_FREQUENCY_RANGE_MIN      ((uint32_t)    1)\n",
    "  /* Timer prescaler maximum value (0xFFFF for a timer 16 bits) */\n",
    "  #define WAVEFORM_TIMER_PRESCALER_MAX_VALUE      ((uint32_t)0xFFFF-1)\n",
    "\n",
    "uint32_t timer_clock_frequency = 0;             /* Timer clock frequency */\n",
    "  uint32_t timer_prescaler = 0;                   /* Time base prescaler to have timebase aligned on minimum frequency possible */\n",
    "  uint32_t timer_reload = 0;                      /* Timer reload value in function of timer prescaler to achieve time base period */\n",
    "  \n",
    "  /*## Configuration of NVIC #################################################*/ \n",
    "  /* Note: In this example, timer interruptions are not activated.            */\n",
    "  /*       If needed, timer interruption at each time base period is          */\n",
    "  /*       possible.                                                          */\n",
    "  /*       Refer to timer examples.                                           */\n",
    "  \n",
    "  /*## Configuration of timer ################################################*/\n",
    "  \n",
    "  /* Configuration of timer as time base:                                     */ \n",
    "  /* Caution: Computation of frequency is done for a timer instance on APB1   */\n",
    "  /*          (clocked by PCLK1)                                              */\n",
    "  /* Timer frequency is configured from the following constants:              */\n",
    "  /* - WAVEFORM_TIMER_FREQUENCY: timer frequency (unit: Hz).                  */\n",
    "  /* - WAVEFORM_TIMER_FREQUENCY_RANGE_MIN: timer minimum frequency possible   */\n",
    "  /*   (unit: Hz).                                                            */\n",
    "  /* Note: Refer to comments at these literals definition for more details.   */\n",
    "  \n",
    "  /* Retrieve timer clock source frequency */\n",
    "  /* If APB1 prescaler is different of 1, timers have a factor x2 on their    */\n",
    "  /* clock source.                                                            */\n",
    "  if (LL_RCC_GetAPB1Prescaler() == LL_RCC_APB1_DIV_1)\n",
    "  {\n",
    "    timer_clock_frequency = __LL_RCC_CALC_PCLK1_FREQ(SystemCoreClock, LL_RCC_GetAPB1Prescaler());\n",
    "  }\n",
    "  else\n",
    "  {\n",
    "    timer_clock_frequency = (__LL_RCC_CALC_PCLK1_FREQ(SystemCoreClock, LL_RCC_GetAPB1Prescaler()) * 2);\n",
    "  }\n",
    "  \n",
    "  /* Timer prescaler calculation */\n",
    "  /* (computation for timer 16 bits, additional + 1 to round the prescaler up) */\n",
    "  timer_prescaler = ((timer_clock_frequency / (WAVEFORM_TIMER_PRESCALER_MAX_VALUE * WAVEFORM_TIMER_FREQUENCY_RANGE_MIN)) +1);\n",
    "  /* Timer reload calculation */\n",
    "  timer_reload = (timer_clock_frequency / (timer_prescaler * WAVEFORM_TIMER_FREQUENCY));\n",
    "  \n",
    "  /* Enable the timer peripheral clock */\n",
    "  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);\n",
    "  \n",
    "  /* Set timer pre-scaler value */\n",
    "  LL_TIM_SetPrescaler(TIM6, (timer_prescaler - 1));\n",
    "  \n",
    "  /* Set timer auto-reload value */\n",
    "  LL_TIM_SetAutoReload(TIM6, (timer_reload - 1));\n",
    "  \n",
    "  /* Set counter mode */\n",
    "  LL_TIM_SetCounterMode(TIM6, LL_TIM_COUNTERMODE_UP); \n",
    "  \n",
    "  /* Note: In this example, timer interruptions are not activated.            */\n",
    "  /*       If needed, timer interruption at each time base period is          */\n",
    "  /*       possible.                                                          */\n",
    "  /*       Refer to timer examples.                                           */\n",
    "  \n",
    "  /* Set timer the trigger output (TRGO) */\n",
    "  LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_UPDATE);\n",
    "  \n",
    "  /*## Activation of timer ###################################################*/\n",
    "  /* Enable counter */\n",
    "  LL_TIM_EnableCounter(TIM6);"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "LL_DAC_InitTypeDef DAC_InitStruct;\n",
    "  \n",
    "  /*## Configuration of GPIO used by DAC channels ############################*/\n",
    "  \n",
    "  /* Enable GPIO Clock */\n",
    "  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA); \n",
    "  \n",
    "  /* Configure GPIO in analog mode to be used as DAC output */\n",
    "  LL_GPIO_SetPinMode(GPIOA, LL_GPIO_PIN_4, LL_GPIO_MODE_ANALOG);\n",
    "  \n",
    "  /*## Configuration of DAC ##################################################*/\n",
    "  \n",
    "  /* Enable DAC clock */\n",
    "  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_DAC1);\n",
    "  \n",
    "  /* Update fields of initialization structure */\n",
    "  /* Note: Parameter \"WaveAutoGenerationConfig\" is not set because discarded, */\n",
    "  /*       since wave auto generation is disabled.                            */\n",
    "  DAC_InitStruct.TriggerSource            = LL_DAC_TRIG_EXT_TIM6_TRGO;\n",
    "  DAC_InitStruct.WaveAutoGeneration       = LL_DAC_WAVE_AUTO_GENERATION_NONE;\n",
    "  DAC_InitStruct.OutputBuffer             = LL_DAC_OUTPUT_BUFFER_ENABLE;\n",
    "  \n",
    "  /* Initialize DAC instance according to parameters defined in               */\n",
    "  /* initialization structure.                                                */\n",
    "  LL_DAC_Init(DAC1, LL_DAC_CHANNEL_1, &DAC_InitStruct);\n",
    "  \n",
    "  /* Set the mode for the selected DAC channel */\n",
    "  // LL_DAC_SetMode(DAC1, LL_DAC_CHANNEL_1, LL_DAC_MODE_NORMAL_OPERATION);\n",
    "  \n",
    "  /* Enable DAC channel DMA request */\n",
    "  LL_DAC_EnableDMAReq(DAC1, LL_DAC_CHANNEL_1);\n",
    "  \n",
    "  /* Enable interruption DAC channel1 underrun */\n",
    "  LL_DAC_EnableIT_DMAUDR1(DAC1);\n",
    "/* Enable DAC channel */\n",
    "  LL_DAC_Enable(DAC1, LL_DAC_CHANNEL_1);\n",
    "  /* Enable DAC channel trigger */\n",
    "  /* Note: DAC channel conversion can start from trigger enable:              */\n",
    "  /*       - if DAC channel trigger source is set to SW:                      */\n",
    "  /*         DAC channel conversion will start after trig order               */\n",
    "  /*         using function \"LL_DAC_TrigSWConversion()\".                      */\n",
    "  /*       - if DAC channel trigger source is set to external trigger         */\n",
    "  /*         (timer, ...):                                                    */\n",
    "  /*         DAC channel conversion can start immediately                     */\n",
    "  /*         (after next trig order from external trigger)                    */\n",
    "  LL_DAC_EnableTrigger(DAC1, LL_DAC_CHANNEL_1);"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "raw",
   "metadata": {},
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## ADC-DMA Example\n",
    "![Image](img/adc_dma.png)\n",
    "This example describes how to use the ADC1 and DMA to transfer continuously \n",
    "converted data from ADC1 to memory.\n",
    "\n",
    ">The code below have been taken from **ADC_SingleConversion_TriggerTimer_DMA** ([main.c](https://github.com/STMicroelectronics/STM32CubeF7/blob/master/Projects/STM32F767ZI-Nucleo/Examples_LL/ADC/ADC_SingleConversion_TriggerTimer_DMA/Src/main.c)) example of [HAL LL Library for STM32F767ZI-Nucleo](https://github.com/STMicroelectronics/STM32CubeF7/tree/master/Projects/STM32F767ZI-Nucleo/Examples_LL/ADC/ADC_SingleConversion_TriggerTimer_DMA)\n",
    "\n",
    "How to use an ADC peripheral to perform a single ADC conversion on a channel \n",
    "at each trigger event from a timer. Converted data is indefinitely transferred \n",
    "by DMA into a table (circular mode).\n",
    "\n",
    "This example is based on the STM32F7xx ADC LL API; \n",
    "peripheral initialization done using LL unitary services functions\n",
    "for optimization purpose (performance and size).\n",
    "\n",
    "Example configuration:\n",
    "ADC is configured to convert a single channel, in single conversion mode,\n",
    "from HW trigger: timer peripheral.\n",
    "DMA is configured to transfer conversion data in an array, in circular mode.\n",
    "A timer is configured in time base and to generate TRGO events.\n",
    "\n",
    "Example execution:\n",
    "From the first press on push button, the ADC performs 1 conversion of the selected\n",
    "channel at each trig from timer.\n",
    "DMA transfers conversion data to the array.\n",
    "When DMA reaches the selected number of transfers,\n",
    "DMA half transfer and transfer complete interruptions occurs.\n",
    "Data array is updated indefinitely (DMA in circular mode).\n",
    "<details>\n",
    "  <summary>Canvas <b>(click to show)</b></summary>\n",
    "\n",
    "![Image](img/adc_chart.png)\n",
    "</details>\n",
    "\n",
    "\n",
    "Connection needed:\n",
    "None.\n",
    "Note: Optionally, a voltage can be supplied to the analog input pin (cf pin below),\n",
    "      between 0V and Vdda=3.3V, to perform a ADC conversion on a determined\n",
    "      voltage level.\n",
    "      Otherwise, this pin can be let floating (in this case ADC conversion data\n",
    "      will be undetermined).\n",
    "\n",
    "Other peripherals used:\n",
    "  1 GPIO for push button\n",
    "  1 GPIO for LED1\n",
    "  1 GPIO for analog input: PA.03 \n",
    "  DMA\n",
    "  Timer\n",
    "  \n",
    "  @Note It is recommended to enable the cache and maintain its coherence, but depending on the use case\n",
    "      It is also possible to configure the MPU as \"Write through\", to guarantee the write access coherence.\n",
    "      In that case, the MPU must be configured as Cacheable/Bufferable/Not Shareable.\n",
    "      Even though the user must manage the cache coherence for read accesses.\n",
    "      Please refer to the AN4838 “Managing memory protection unit (MPU) in STM32 MCUs”\n",
    "      Please refer to the AN4839 “Level 1 cache on STM32F7 Series”\n",
    "      \n",
    "@par Hardware and Software environment\n",
    "\n",
    "  - This example runs on STM32F767xx devices.\n",
    "    \n",
    "  - This example has been tested with NUCLEO-F767ZI board and can be\n",
    "    easily tailored to any other supported device and development board."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**ADC_DMA_ADDRESS_BUFFER** is a starting address of the RAM region. For STM32F767, it is 0x20020040 \n",
    "![stm32f7 mamory map](img/starting_address.png)\n",
    "\n",
    "![remote adc buffer](img/sine_mem.png)\n",
    "\n",
    ">Note that Community and Education versions have restrictions on memory region where you store and load data. You can use first 8 KBytes of SRAM1 bank(STM32F767 chip). It is from 0x20020000 to (0x20020000 + 8*1024) address. To clarify that, see the [Download](https://remotemcu.com/download) page of your chip or the START_AVAILABLE_MEMORY_REGION and EMD_AVAILABLE_MEMORY_REGION constants in device_defines.h(is in remcu_include folder)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "#define ADC_CONVERTED_DATA_BUFFER_SIZE 256\n",
    "#define ADC_DMA_ADDRESS_BUFFER (DAC_DMA_STORE + WAVEFORM_SAMPLES_SIZE + 32)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "/*## Configuration of DMA ##################################################*/\n",
    "  /* Enable the peripheral clock of DMA */\n",
    "  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA2);\n",
    "  \n",
    "  /* Configure the DMA transfer */\n",
    "  /*  - DMA transfer in circular mode to match with ADC configuration:        */\n",
    "  /*    DMA unlimited requests.                                               */\n",
    "  /*  - DMA transfer from ADC without address increment.                      */\n",
    "  /*  - DMA transfer to memory with address increment.                        */\n",
    "  /*  - DMA transfer from ADC by half-word to match with ADC configuration:   */\n",
    "  /*    ADC resolution 12 bits.                                               */\n",
    "  /*  - DMA transfer to memory by half-word to match with ADC conversion data */\n",
    "  /*    buffer variable type: half-word.                                      */\n",
    "  LL_DMA_ConfigTransfer(DMA2,\n",
    "                        LL_DMA_CHANNEL_0,\n",
    "                        LL_DMA_DIRECTION_PERIPH_TO_MEMORY |\n",
    "                        LL_DMA_MODE_CIRCULAR              |\n",
    "                        LL_DMA_PERIPH_NOINCREMENT         |\n",
    "                        LL_DMA_MEMORY_INCREMENT           |\n",
    "                        LL_DMA_PDATAALIGN_HALFWORD        |\n",
    "                        LL_DMA_MDATAALIGN_HALFWORD        |\n",
    "                        LL_DMA_PRIORITY_HIGH               );\n",
    "  \n",
    "  /* Set DMA transfer addresses of source and destination */\n",
    "  LL_DMA_ConfigAddresses(DMA2,\n",
    "                         LL_DMA_CHANNEL_0,\n",
    "                         LL_ADC_DMA_GetRegAddr(ADC1, LL_ADC_DMA_REG_REGULAR_DATA),\n",
    "                         (uint32_t)ADC_DMA_ADDRESS_BUFFER,\n",
    "                         LL_DMA_DIRECTION_PERIPH_TO_MEMORY);\n",
    "  \n",
    "  /* Set DMA transfer size */\n",
    "  LL_DMA_SetDataLength(DMA2,\n",
    "                       LL_DMA_CHANNEL_0,\n",
    "                       ADC_CONVERTED_DATA_BUFFER_SIZE);\n",
    "  \n",
    "  /* Enable DMA transfer interruption: transfer complete */\n",
    "  LL_DMA_EnableIT_TC(DMA2,\n",
    "                     LL_DMA_CHANNEL_0);\n",
    "  \n",
    "  /* Enable DMA transfer interruption: half transfer */\n",
    "  LL_DMA_EnableIT_HT(DMA2,\n",
    "                     LL_DMA_CHANNEL_0);\n",
    "  \n",
    "  /* Enable DMA transfer interruption: transfer error */\n",
    "  LL_DMA_EnableIT_TE(DMA2,\n",
    "                     LL_DMA_CHANNEL_0);\n",
    "  \n",
    "  /*## Activation of DMA #####################################################*/\n",
    "  /* Enable the DMA transfer */\n",
    "  LL_DMA_EnableStream(DMA2,LL_DMA_STREAM_0);"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "  /* Parameters of timer (used as ADC conversion trigger) */\n",
    "  /* Timer frequency (unit: Hz). With a timer 16 bits and time base           */\n",
    "  /* freq min 1Hz, range is min=1Hz, max=32kHz.                               */\n",
    "  #define TIMER_FREQUENCY                ((uint32_t) 1000)\n",
    "  /* Timer minimum frequency (unit: Hz), used to calculate frequency range.   */\n",
    "  /* With a timer 16 bits, maximum frequency will be 32000 times this value.  */\n",
    "  #define TIMER_FREQUENCY_RANGE_MIN      ((uint32_t)    1)\n",
    "  /* Timer prescaler maximum value (0xFFFF for a timer 16 bits)               */\n",
    "  #define TIMER_PRESCALER_MAX_VALUE      ((uint32_t)0xFFFF-1)\n",
    "  #ifdef USE_ONLY_ADC\n",
    "  uint32_t timer_clock_frequency = 0;             /* Timer clock frequency */\n",
    "  uint32_t timer_prescaler = 0;                   /* Time base prescaler to have timebase aligned on minimum frequency possible */\n",
    "  uint32_t timer_reload = 0;                      /* Timer reload value in function of timer prescaler to achieve time base period */\n",
    "  #endif\n",
    "\n",
    "  /* Configuration of timer as time base:                                     */ \n",
    "  /* Caution: Computation of frequency is done for a timer instance on APB1   */\n",
    "  /*          (clocked by PCLK1)                                              */\n",
    "  /* Timer frequency is configured from the following constants:              */\n",
    "  /* - TIMER_FREQUENCY: timer frequency (unit: Hz).                           */\n",
    "  /* - TIMER_FREQUENCY_RANGE_MIN: timer minimum frequency possible            */\n",
    "  /*   (unit: Hz).                                                            */\n",
    "  /* Note: Refer to comments at these literals definition for more details.   */\n",
    "  \n",
    "  /* Retrieve timer clock source frequency */\n",
    "  /* If APB1 prescaler is different of 1, timers have a factor x2 on their    */\n",
    "  /* clock source.                                                            */\n",
    "  if (LL_RCC_GetAPB1Prescaler() == LL_RCC_APB1_DIV_1)\n",
    "  {\n",
    "    timer_clock_frequency = __LL_RCC_CALC_PCLK1_FREQ(SystemCoreClock, LL_RCC_GetAPB1Prescaler());\n",
    "  }\n",
    "  else\n",
    "  {\n",
    "    timer_clock_frequency = (__LL_RCC_CALC_PCLK1_FREQ(SystemCoreClock, LL_RCC_GetAPB1Prescaler()) * 2);\n",
    "  }\n",
    "  \n",
    "  /* Timer prescaler calculation */\n",
    "  /* (computation for timer 16 bits, additional + 1 to round the prescaler up) */\n",
    "  timer_prescaler = ((timer_clock_frequency / (TIMER_PRESCALER_MAX_VALUE * TIMER_FREQUENCY_RANGE_MIN)) +1);\n",
    "  /* Timer reload calculation */\n",
    "  timer_reload = (timer_clock_frequency / (timer_prescaler * TIMER_FREQUENCY));\n",
    "  \n",
    "  /* Enable the timer peripheral clock */\n",
    "  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);\n",
    "  \n",
    "  /* Set timer pre-scaler value */\n",
    "  LL_TIM_SetPrescaler(TIM2, (timer_prescaler - 1));\n",
    "  \n",
    "  /* Set timer auto-reload value */\n",
    "  LL_TIM_SetAutoReload(TIM2, (timer_reload - 1));\n",
    "  \n",
    "  /* Counter mode: select up-counting mode */\n",
    "  LL_TIM_SetCounterMode(TIM2, LL_TIM_COUNTERMODE_UP); \n",
    "  \n",
    "  /* Set the repetition counter */\n",
    "  LL_TIM_SetRepetitionCounter(TIM2, 0);\n",
    "  \n",
    "  /* Note: In this example, timer interrupts are not activated.               */\n",
    "  /*       If needed, timer interruption at each time base period is          */\n",
    "  /*       possible.                                                          */\n",
    "  /*       Refer to timer examples.                                           */\n",
    "  \n",
    "  /* Set timer the trigger output (TRGO) */\n",
    "  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_UPDATE);\n",
    "  \n",
    "  /* Enable counter */\n",
    "  LL_TIM_EnableCounter(TIM2);"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "  /*## Configuration of GPIO used by ADC channels ############################*/\n",
    "  \n",
    "  /* Note: On this STM32 device, ADC1 channel 4 is mapped on GPIO pin PA.04 */ \n",
    "  \n",
    "  /* Enable GPIO Clock */\n",
    "  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);\n",
    "  \n",
    "  /* Configure GPIO in analog mode to be used as ADC input */\n",
    "  LL_GPIO_SetPinMode(GPIOA, LL_GPIO_PIN_3, LL_GPIO_MODE_ANALOG);\n",
    "  \n",
    "  /*## Configuration of ADC ##################################################*/\n",
    "  \n",
    "  /*## Configuration of ADC hierarchical scope: common to several ADC ########*/\n",
    "  \n",
    "  /* Enable ADC clock (core clock) */\n",
    "  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);\n",
    "  \n",
    "  /* Note: Hardware constraint (refer to description of the functions         */\n",
    "  /*       below):                                                            */\n",
    "  /*       On this STM32 serie, setting of these features are not             */\n",
    "  /*       conditioned to ADC state.                                          */\n",
    "  /*       However, in order to be compliant with other STM32 series          */\n",
    "  /*       and to show the best practice usages, ADC state is checked.        */\n",
    "  /*       Software can be optimized by removing some of these checks, if     */\n",
    "  /*       they are not relevant considering previous settings and actions    */\n",
    "  /*       in user application.                                               */\n",
    "  if(__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE() == 0)\n",
    "  {\n",
    "    /* Note: Call of the functions below are commented because they are       */\n",
    "    /*       useless in this example:                                         */\n",
    "    /*       setting corresponding to default configuration from reset state. */\n",
    "    \n",
    "    /* Set ADC clock (conversion clock) common to several ADC instances */\n",
    "    LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(ADC1), LL_ADC_CLOCK_SYNC_PCLK_DIV2);\n",
    "    \n",
    "    /* Set ADC measurement path to internal channels */\n",
    "    // LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(ADC1), LL_ADC_PATH_INTERNAL_NONE);\n",
    "    \n",
    "    \n",
    "  /*## Configuration of ADC hierarchical scope: multimode ####################*/\n",
    "  \n",
    "    /* Set ADC multimode configuration */\n",
    "    // LL_ADC_SetMultimode(__LL_ADC_COMMON_INSTANCE(ADC1), LL_ADC_MULTI_INDEPENDENT);\n",
    "    \n",
    "    /* Set ADC multimode DMA transfer */\n",
    "    // LL_ADC_SetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(ADC1), LL_ADC_MULTI_REG_DMA_EACH_ADC);\n",
    "    \n",
    "    /* Set ADC multimode: delay between 2 sampling phases */\n",
    "    // LL_ADC_SetMultiTwoSamplingDelay(__LL_ADC_COMMON_INSTANCE(ADC1), LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE);\n",
    "    \n",
    "  }\n",
    "  \n",
    "    /* Set ADC group regular trigger source */\n",
    "    LL_ADC_REG_SetTriggerSource(ADC1, LL_ADC_REG_TRIG_EXT_TIM2_TRGO);\n",
    "\n",
    "\n",
    "    \n",
    "    /* Set ADC group regular trigger polarity */\n",
    "    // LL_ADC_REG_SetTriggerEdge(ADC1, LL_ADC_REG_TRIG_EXT_RISING);\n",
    "    \n",
    "    /* Set ADC group regular continuous mode */\n",
    "    LL_ADC_REG_SetContinuousMode(ADC1, LL_ADC_REG_CONV_SINGLE);\n",
    "    \n",
    "    /* Set ADC group regular conversion data transfer */\n",
    "    LL_ADC_REG_SetDMATransfer(ADC1, LL_ADC_REG_DMA_TRANSFER_UNLIMITED);\n",
    "    \n",
    "    /* Specify which ADC flag between EOC (end of unitary conversion)         */\n",
    "    /* or EOS (end of sequence conversions) is used to indicate               */\n",
    "    /* the end of conversion.                                                 */\n",
    "    // LL_ADC_REG_SetFlagEndOfConversion(ADC1, LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV);\n",
    "    \n",
    "    /* Set ADC group regular sequencer */\n",
    "    /* Note: On this STM32 serie, ADC group regular sequencer is              */\n",
    "    /*       fully configurable: sequencer length and each rank               */\n",
    "    /*       affectation to a channel are configurable.                       */\n",
    "    /*       Refer to description of function                                 */\n",
    "    /*       \"LL_ADC_REG_SetSequencerLength()\".                               */\n",
    "    \n",
    "    /* Set ADC group regular sequencer length and scan direction */\n",
    "    LL_ADC_REG_SetSequencerLength(ADC1, LL_ADC_REG_SEQ_SCAN_DISABLE);\n",
    "    \n",
    "    /* Set ADC group regular sequencer discontinuous mode */\n",
    "    // LL_ADC_REG_SetSequencerDiscont(ADC1, LL_ADC_REG_SEQ_DISCONT_DISABLE);\n",
    "    \n",
    "    /* Set ADC group regular sequence: channel on the selected sequence rank. */\n",
    "    LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_3);\n",
    "  \n",
    "  \n",
    "  /*## Configuration of ADC hierarchical scope: channels #####################*/\n",
    "  \n",
    "  /* Note: Hardware constraint (refer to description of the functions         */\n",
    "  /*       below):                                                            */\n",
    "  /*       On this STM32 serie, setting of these features are not             */\n",
    "  /*       conditioned to ADC state.                                          */\n",
    "  /*       However, in order to be compliant with other STM32 series          */\n",
    "  /*       and to show the best practice usages, ADC state is checked.        */\n",
    "  /*       Software can be optimized by removing some of these checks, if     */\n",
    "  /*       they are not relevant considering previous settings and actions    */\n",
    "  /*       in user application.                                               */\n",
    "  if (LL_ADC_IsEnabled(ADC1) == 0)\n",
    "  {\n",
    "    /* Set ADC channels sampling time */\n",
    "    /* Note: Considering interruption occurring after each number of          */\n",
    "    /*       \"ADC_CONVERTED_DATA_BUFFER_SIZE\" ADC conversions                 */\n",
    "    /*       (IT from DMA transfer complete),                                 */\n",
    "    /*       select sampling time and ADC clock with sufficient               */\n",
    "    /*       duration to not create an overhead situation in IRQHandler.      */\n",
    "    LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_56CYCLES);\n",
    "    \n",
    "  }\n",
    "/*## Operation on ADC hierarchical scope: ADC instance #####################*/\n",
    "  \n",
    "  /* Note: Hardware constraint (refer to description of the functions         */\n",
    "  /*       below):                                                            */\n",
    "  /*       On this STM32 serie, setting of these features are not             */\n",
    "  /*       conditioned to ADC state.                                          */\n",
    "  /*       However, in order to be compliant with other STM32 series          */\n",
    "  /*       and to show the best practice usages, ADC state is checked.        */\n",
    "  /*       Software can be optimized by removing some of these checks, if     */\n",
    "  /*       they are not relevant considering previous settings and actions    */\n",
    "  /*       in user application.                                               */\n",
    "  if (LL_ADC_IsEnabled(ADC1) == 0)\n",
    "  {\n",
    "    /* Enable ADC */\n",
    "    LL_ADC_Enable(ADC1);\n",
    "    \n",
    "  }\n",
    "// Activate ADC\n",
    " if (LL_ADC_IsEnabled(ADC1) == 1)\n",
    "  {\n",
    "    LL_ADC_REG_StartConversionExtTrig(ADC1, LL_ADC_REG_TRIG_EXT_RISING);\n",
    "  }\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Prepare canvas, which shows ADC data. [Template](https://github.com/QuantStack/xplot/blob/3399c4b96dffb1fec9d9c44de74d3d223bb04789/notebooks/xplot.ipynb)\n",
    "> First install [xplot](https://github.com/QuantStack/xplot) or make sure you have it  \n",
    " \n",
    "<details>\n",
    "  <summary>The kernel of notebook should be  <b>C++14</b> (clck here)</summary>\n",
    "    \n",
    "![Image](img/Cpp14.png)  \n",
    "\n",
    "</details>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "#include \"xplot/xfigure.hpp\"\n",
    "#include \"xplot/xmarks.hpp\"\n",
    "#include \"xplot/xaxes.hpp\"\n",
    "\n",
    "xpl::figure fig;\n",
    "xpl::linear_scale sx, sy;\n",
    "xpl::lines line(sx, sy);\n",
    "std::vector<uint16_t> adc_data(ADC_CONVERTED_DATA_BUFFER_SIZE );\n",
    "std::vector<int> x_line(ADC_CONVERTED_DATA_BUFFER_SIZE);\n",
    "int i = 0;\n",
    "for( auto & x : x_line){x = i++;}\n",
    "line.x = x_line;\n",
    "line.y = adc_data;\n",
    "fig.add_mark(line);\n",
    "    \n",
    "xpl::axis hx(sx), hy(sy);\n",
    "hy.orientation = \"vertical\";\n",
    "fig.add_axis(hx);\n",
    "fig.add_axis(hy);"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Plug a signal DAC generator from PA4 into the ***PA3*** pin and run the code below. You will get a wave of the signal:\n",
    "\n",
    "The graph above have been gotten for a sinus signal.\n",
    "<details>\n",
    "  <summary><b>Scheme (click to show)</b></summary>\n",
    "\n",
    "![Image](img/adc_scheme.png)\n",
    "</details>\n",
    "\n",
    ">Note that Community and Education versions have restrictions on memory region where you store and load data. You can use first 8 KBytes of SRAM1 bank(STM32F767 chip). It is from 0x20020000 to (0x20020000 + 8*1024) address. To clarify that, see the [Download](https://remotemcu.com/download) page of your chip or the START_AVAILABLE_MEMORY_REGION and EMD_AVAILABLE_MEMORY_REGION constants in device_defines.h(is in remcu_include folder)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "fig"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "#include <unistd.h>\n",
    "\n",
    "for(int j = 0; j < 33; j++){\n",
    "    LL_ADC_Disable(ADC1);\n",
    "    for(int i =0; i < ADC_CONVERTED_DATA_BUFFER_SIZE*2; i += 32)\n",
    "    remcu_loadFrMem(ADC_DMA_ADDRESS_BUFFER + i, 32, ((uint8_t*)&adc_data.front()) + i);\n",
    "    LL_ADC_Enable(ADC1);\n",
    "    //plot ADC data\n",
    "    line.y = adc_data;\n",
    "    usleep(300000);\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<details>\n",
    "  <summary>Result <b>(click to show)</b></summary>\n",
    "\n",
    "![Image](img/fig.png)\n",
    "</details>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "C++14",
   "language": "C++14",
   "name": "xcpp14"
  },
  "language_info": {
   "codemirror_mode": "text/x-c++src",
   "file_extension": ".cpp",
   "mimetype": "text/x-c++src",
   "name": "c++",
   "version": "-std=c++14"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
