

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 15:36:22 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.368 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       14|       14| 70.000 ns | 70.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |             Instance             |         Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_generic_sincos_12_6_s_fu_227  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_232  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_237  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_242  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_247  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_252  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_257  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_262  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_267  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_272  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_277  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_282  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_287  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_292  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_297  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_302  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_12_6_s_fu_307  |generic_sincos_12_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.32>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_V_read = call i192 @_ssdm_op_Read.ap_vld.i192P(i192* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 16 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Val2_10 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 168, i32 179)" [firmware/myproject.cpp:50]   --->   Operation 17 'partselect' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i12 %p_Val2_10 to i18" [firmware/myproject.cpp:54]   --->   Operation 18 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 48, i32 59)" [firmware/myproject.cpp:50]   --->   Operation 19 'partselect' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 180, i32 191)" [firmware/myproject.cpp:50]   --->   Operation 20 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 24, i32 35)" [firmware/myproject.cpp:50]   --->   Operation 21 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [9/9] (3.57ns)   --->   "%call_ret_i = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 22 'call' 'call_ret_i' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i12 %p_Val2_2 to i18" [firmware/myproject.cpp:50]   --->   Operation 23 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i18 %sext_ln1192, 45" [firmware/myproject.cpp:50]   --->   Operation 24 'mul' 'mul_ln1192' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i192 %x_V_read to i12" [firmware/myproject.cpp:51]   --->   Operation 25 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [9/9] (3.57ns)   --->   "%call_ret_i4 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 26 'call' 'call_ret_i4' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 27 [1/1] (0.74ns)   --->   "%sub_ln703_1 = sub i12 %p_Val2_10, %p_Val2_4" [firmware/myproject.cpp:51]   --->   Operation 27 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [9/9] (3.57ns)   --->   "%call_ret_i5 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 28 'call' 'call_ret_i5' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 29 [1/1] (0.74ns)   --->   "%add_ln703_2 = add i12 %p_Val2_2, -25" [firmware/myproject.cpp:51]   --->   Operation 29 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [9/9] (3.57ns)   --->   "%call_ret_i6 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 30 'call' 'call_ret_i6' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Val2_21 = call i12 @_ssdm_op_PartSelect.i12.i192.i32.i32(i192 %x_V_read, i32 36, i32 47)" [firmware/myproject.cpp:51]   --->   Operation 31 'partselect' 'p_Val2_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [9/9] (3.57ns)   --->   "%call_ret_i8 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_21)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 32 'call' 'call_ret_i8' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 33 [1/1] (0.49ns) (grouped into DSP with root node ret_V_45)   --->   "%mul_ln700_5 = mul i18 %sext_ln700, 312" [firmware/myproject.cpp:54]   --->   Operation 33 'mul' 'mul_ln700_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%rhs_V_7 = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %p_Val2_21, i6 0)" [firmware/myproject.cpp:54]   --->   Operation 34 'bitconcatenate' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_45 = add i18 %mul_ln700_5, %rhs_V_7" [firmware/myproject.cpp:54]   --->   Operation 35 'add' 'ret_V_45' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_45, i32 6, i32 17)" [firmware/myproject.cpp:54]   --->   Operation 36 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.36>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i12 %p_Val2_10 to i20" [firmware/myproject.cpp:53]   --->   Operation 37 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [8/9] (4.27ns)   --->   "%call_ret_i = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 38 'call' 'call_ret_i' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 39 [1/1] (0.74ns)   --->   "%add_ln703 = add i12 %p_Val2_3, %p_Val2_4" [firmware/myproject.cpp:50]   --->   Operation 39 'add' 'add_ln703' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [9/9] (3.57ns)   --->   "%call_ret_i1 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 40 'call' 'call_ret_i1' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i12 %p_Val2_3 to i18" [firmware/myproject.cpp:53]   --->   Operation 41 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192_1 = mul i18 %sext_ln728, -45" [firmware/myproject.cpp:50]   --->   Operation 42 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192 = add i18 %mul_ln1192, %mul_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 43 'add' 'add_ln1192' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.79ns)   --->   "%ret_V_33 = add i18 %add_ln1192, 3200" [firmware/myproject.cpp:50]   --->   Operation 44 'add' 'ret_V_33' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_33, i32 6, i32 17)" [firmware/myproject.cpp:50]   --->   Operation 45 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [8/9] (4.27ns)   --->   "%call_ret_i4 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 46 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 47 [8/9] (4.27ns)   --->   "%call_ret_i5 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 47 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 48 [8/9] (4.27ns)   --->   "%call_ret_i6 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 48 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %p_Val2_3, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 49 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i17 %shl_ln1118_3 to i18" [firmware/myproject.cpp:51]   --->   Operation 50 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %p_Val2_3, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 51 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i15 %shl_ln1118_4 to i18" [firmware/myproject.cpp:51]   --->   Operation 52 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.79ns)   --->   "%r_V_53 = sub i18 %sext_ln1118_9, %sext_ln1118_10" [firmware/myproject.cpp:51]   --->   Operation 53 'sub' 'r_V_53' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %r_V_53, i32 6, i32 17)" [firmware/myproject.cpp:51]   --->   Operation 54 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [9/9] (3.57ns)   --->   "%call_ret_i7 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 55 'call' 'call_ret_i7' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 56 [8/9] (4.27ns)   --->   "%call_ret_i8 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_21)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 56 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i12 %p_Val2_21 to i18" [firmware/myproject.cpp:53]   --->   Operation 57 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.49ns) (grouped into DSP with root node ret_V_42)   --->   "%mul_ln1192_3 = mul i18 %sext_ln1118_19, 151" [firmware/myproject.cpp:53]   --->   Operation 58 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_42 = add i18 %mul_ln1192_3, 3456" [firmware/myproject.cpp:53]   --->   Operation 59 'add' 'ret_V_42' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_42, i32 6, i32 17)" [firmware/myproject.cpp:53]   --->   Operation 60 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.49ns) (grouped into DSP with root node ret_V_22)   --->   "%mul_ln703_1 = mul i20 %sext_ln703, 151" [firmware/myproject.cpp:53]   --->   Operation 61 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_22 = add i20 %mul_ln703_1, 18048" [firmware/myproject.cpp:53]   --->   Operation 62 'add' 'ret_V_22' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [9/9] (3.57ns)   --->   "%call_ret_i14 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 63 'call' 'call_ret_i14' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 64 [1/1] (0.49ns) (grouped into DSP with root node ret_V_46)   --->   "%mul_ln1192_5 = mul i18 %sext_ln1118_19, 183" [firmware/myproject.cpp:54]   --->   Operation 64 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_46 = add i18 %mul_ln1192_5, 704" [firmware/myproject.cpp:54]   --->   Operation 65 'add' 'ret_V_46' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_46, i32 6, i32 17)" [firmware/myproject.cpp:54]   --->   Operation 66 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i12 %p_Val2_10 to i13" [firmware/myproject.cpp:50]   --->   Operation 67 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %p_Val2_3, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 68 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i14 %shl_ln to i18" [firmware/myproject.cpp:50]   --->   Operation 69 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [7/9] (4.27ns)   --->   "%call_ret_i = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 70 'call' 'call_ret_i' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 71 [8/9] (4.27ns)   --->   "%call_ret_i1 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 71 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 72 [9/9] (3.57ns)   --->   "%call_ret_i2 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 72 'call' 'call_ret_i2' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703 = sub i12 %p_Val2_10, %p_Val2_2" [firmware/myproject.cpp:50]   --->   Operation 73 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 74 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln703_1 = add i12 %sub_ln703, 18" [firmware/myproject.cpp:50]   --->   Operation 74 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [9/9] (3.57ns)   --->   "%call_ret_i3 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 75 'call' 'call_ret_i3' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 76 [7/9] (4.27ns)   --->   "%call_ret_i4 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 76 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 77 [7/9] (4.27ns)   --->   "%call_ret_i5 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 77 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 78 [7/9] (4.27ns)   --->   "%call_ret_i6 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 78 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 79 [8/9] (4.27ns)   --->   "%call_ret_i7 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 79 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 80 [7/9] (4.27ns)   --->   "%call_ret_i8 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_21)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 80 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 81 [9/9] (3.57ns)   --->   "%call_ret_i9 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 81 'call' 'call_ret_i9' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i12 %p_Val2_21 to i13" [firmware/myproject.cpp:52]   --->   Operation 82 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.74ns)   --->   "%ret_V_38 = sub i13 %lhs_V_3, %rhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 83 'sub' 'ret_V_38' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i13 %ret_V_38 to i14" [firmware/myproject.cpp:52]   --->   Operation 84 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.75ns)   --->   "%ret_V_15 = add nsw i14 %lhs_V_5, 44" [firmware/myproject.cpp:52]   --->   Operation 85 'add' 'ret_V_15' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i14 %ret_V_15 to i18" [firmware/myproject.cpp:52]   --->   Operation 86 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %p_Val2_2, i6 0)" [firmware/myproject.cpp:52]   --->   Operation 87 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.49ns) (grouped into DSP with root node ret_V_39)   --->   "%mul_ln1193 = mul i18 %sext_ln1118_16, %sext_ln1118_16" [firmware/myproject.cpp:52]   --->   Operation 88 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_39 = sub i18 %lhs_V_6, %mul_ln1193" [firmware/myproject.cpp:52]   --->   Operation 89 'sub' 'ret_V_39' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_39, i32 6, i32 17)" [firmware/myproject.cpp:52]   --->   Operation 90 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [9/9] (3.57ns)   --->   "%call_ret_i12 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 91 'call' 'call_ret_i12' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln700_9 = sext i12 %p_Val2_10 to i24" [firmware/myproject.cpp:53]   --->   Operation 92 'sext' 'sext_ln700_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln700_10 = sext i20 %ret_V_22 to i24" [firmware/myproject.cpp:53]   --->   Operation 93 'sext' 'sext_ln700_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.49ns) (grouped into DSP with root node ret_V_43)   --->   "%mul_ln700_4 = mul i24 %sext_ln700_9, %sext_ln700_10" [firmware/myproject.cpp:53]   --->   Operation 94 'mul' 'mul_ln700_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i24 @_ssdm_op_BitConcatenate.i24.i12.i12(i12 %p_Val2_21, i12 0)" [firmware/myproject.cpp:53]   --->   Operation 95 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_43 = add i24 %mul_ln700_4, %rhs_V_6" [firmware/myproject.cpp:53]   --->   Operation 96 'add' 'ret_V_43' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %ret_V_43, i32 12, i32 23)" [firmware/myproject.cpp:53]   --->   Operation 97 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [8/9] (4.27ns)   --->   "%call_ret_i14 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 98 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 99 [9/9] (3.57ns)   --->   "%call_ret_i15 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 99 'call' 'call_ret_i15' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 100 [1/1] (0.79ns)   --->   "%r_V_58 = sub i18 %sext_ln1118_9, %sext_ln1118_2" [firmware/myproject.cpp:54]   --->   Operation 100 'sub' 'r_V_58' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i17 @_ssdm_op_BitConcatenate.i17.i12.i5(i12 %p_Val2_21, i5 0)" [firmware/myproject.cpp:54]   --->   Operation 101 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i17 %shl_ln1118_7 to i18" [firmware/myproject.cpp:54]   --->   Operation 102 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %p_Val2_21, i2 0)" [firmware/myproject.cpp:54]   --->   Operation 103 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i14 %shl_ln1118_8 to i18" [firmware/myproject.cpp:54]   --->   Operation 104 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.79ns)   --->   "%r_V_59 = sub i18 %sext_ln1118_23, %sext_ln1118_24" [firmware/myproject.cpp:54]   --->   Operation 105 'sub' 'r_V_59' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_20 = add i18 %r_V_58, %r_V_59" [firmware/myproject.cpp:54]   --->   Operation 106 'add' 'add_ln1192_20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 107 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_47 = add i18 %add_ln1192_20, 1536" [firmware/myproject.cpp:54]   --->   Operation 107 'add' 'ret_V_47' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i12 @_ssdm_op_PartSelect.i12.i18.i32.i32(i18 %ret_V_47, i32 6, i32 17)" [firmware/myproject.cpp:54]   --->   Operation 108 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.32>
ST_4 : Operation 109 [6/9] (4.27ns)   --->   "%call_ret_i = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 109 'call' 'call_ret_i' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 110 [7/9] (4.27ns)   --->   "%call_ret_i1 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 110 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 111 [8/9] (4.27ns)   --->   "%call_ret_i2 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 111 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 112 [8/9] (4.27ns)   --->   "%call_ret_i3 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 112 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 113 [6/9] (4.27ns)   --->   "%call_ret_i4 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 113 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 114 [6/9] (4.27ns)   --->   "%call_ret_i5 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 114 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 115 [6/9] (4.27ns)   --->   "%call_ret_i6 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 115 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 116 [7/9] (4.27ns)   --->   "%call_ret_i7 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 116 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 117 [6/9] (4.27ns)   --->   "%call_ret_i8 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_21)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 117 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 118 [8/9] (4.27ns)   --->   "%call_ret_i9 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 118 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 119 [1/1] (0.74ns)   --->   "%add_ln703_3 = add i12 %p_Val2_21, -4" [firmware/myproject.cpp:51]   --->   Operation 119 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [9/9] (3.57ns)   --->   "%call_ret_i10 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 120 'call' 'call_ret_i10' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 121 [9/9] (3.57ns)   --->   "%call_ret_i11 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 121 'call' 'call_ret_i11' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 122 [8/9] (4.27ns)   --->   "%call_ret_i12 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 122 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 123 [9/9] (3.57ns)   --->   "%call_ret_i13 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 123 'call' 'call_ret_i13' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 124 [7/9] (4.27ns)   --->   "%call_ret_i14 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 124 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 125 [8/9] (4.27ns)   --->   "%call_ret_i15 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 125 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 126 [9/9] (3.57ns)   --->   "%call_ret_i16 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 126 'call' 'call_ret_i16' <Predicate = true> <Delay = 3.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.27>
ST_5 : Operation 127 [5/9] (4.27ns)   --->   "%call_ret_i = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 127 'call' 'call_ret_i' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 128 [6/9] (4.27ns)   --->   "%call_ret_i1 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 128 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 129 [7/9] (4.27ns)   --->   "%call_ret_i2 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 129 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 130 [7/9] (4.27ns)   --->   "%call_ret_i3 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 130 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 131 [5/9] (4.27ns)   --->   "%call_ret_i4 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 131 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 132 [5/9] (4.27ns)   --->   "%call_ret_i5 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 132 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 133 [5/9] (4.27ns)   --->   "%call_ret_i6 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 133 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 134 [6/9] (4.27ns)   --->   "%call_ret_i7 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 134 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 135 [5/9] (4.27ns)   --->   "%call_ret_i8 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_21)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 135 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 136 [7/9] (4.27ns)   --->   "%call_ret_i9 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 136 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 137 [8/9] (4.27ns)   --->   "%call_ret_i10 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 137 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 138 [8/9] (4.27ns)   --->   "%call_ret_i11 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 138 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 139 [7/9] (4.27ns)   --->   "%call_ret_i12 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 139 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 140 [8/9] (4.27ns)   --->   "%call_ret_i13 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 140 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 141 [6/9] (4.27ns)   --->   "%call_ret_i14 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 141 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 142 [7/9] (4.27ns)   --->   "%call_ret_i15 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 142 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 143 [8/9] (4.27ns)   --->   "%call_ret_i16 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 143 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.27>
ST_6 : Operation 144 [4/9] (4.27ns)   --->   "%call_ret_i = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 144 'call' 'call_ret_i' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 145 [5/9] (4.27ns)   --->   "%call_ret_i1 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 145 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 146 [6/9] (4.27ns)   --->   "%call_ret_i2 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 146 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 147 [6/9] (4.27ns)   --->   "%call_ret_i3 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 147 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 148 [4/9] (4.27ns)   --->   "%call_ret_i4 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 148 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 149 [4/9] (4.27ns)   --->   "%call_ret_i5 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 149 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 150 [4/9] (4.27ns)   --->   "%call_ret_i6 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 150 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 151 [5/9] (4.27ns)   --->   "%call_ret_i7 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 151 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 152 [4/9] (4.27ns)   --->   "%call_ret_i8 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_21)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 152 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 153 [6/9] (4.27ns)   --->   "%call_ret_i9 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 153 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 154 [7/9] (4.27ns)   --->   "%call_ret_i10 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 154 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 155 [7/9] (4.27ns)   --->   "%call_ret_i11 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 155 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 156 [6/9] (4.27ns)   --->   "%call_ret_i12 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 156 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 157 [7/9] (4.27ns)   --->   "%call_ret_i13 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 157 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 158 [5/9] (4.27ns)   --->   "%call_ret_i14 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 158 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 159 [6/9] (4.27ns)   --->   "%call_ret_i15 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 159 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 160 [7/9] (4.27ns)   --->   "%call_ret_i16 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 160 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.27>
ST_7 : Operation 161 [3/9] (4.27ns)   --->   "%call_ret_i = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 161 'call' 'call_ret_i' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 162 [4/9] (4.27ns)   --->   "%call_ret_i1 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 162 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 163 [5/9] (4.27ns)   --->   "%call_ret_i2 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 163 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 164 [5/9] (4.27ns)   --->   "%call_ret_i3 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 164 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 165 [3/9] (4.27ns)   --->   "%call_ret_i4 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 165 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 166 [3/9] (4.27ns)   --->   "%call_ret_i5 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 166 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 167 [3/9] (4.27ns)   --->   "%call_ret_i6 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 167 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 168 [4/9] (4.27ns)   --->   "%call_ret_i7 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 168 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 169 [3/9] (4.27ns)   --->   "%call_ret_i8 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_21)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 169 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 170 [5/9] (4.27ns)   --->   "%call_ret_i9 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 170 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 171 [6/9] (4.27ns)   --->   "%call_ret_i10 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 171 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 172 [6/9] (4.27ns)   --->   "%call_ret_i11 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 172 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 173 [5/9] (4.27ns)   --->   "%call_ret_i12 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 173 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 174 [6/9] (4.27ns)   --->   "%call_ret_i13 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 174 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 175 [4/9] (4.27ns)   --->   "%call_ret_i14 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 175 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 176 [5/9] (4.27ns)   --->   "%call_ret_i15 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 176 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 177 [6/9] (4.27ns)   --->   "%call_ret_i16 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 177 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.27>
ST_8 : Operation 178 [2/9] (4.27ns)   --->   "%call_ret_i = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 178 'call' 'call_ret_i' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 179 [3/9] (4.27ns)   --->   "%call_ret_i1 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 179 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 180 [4/9] (4.27ns)   --->   "%call_ret_i2 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 180 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 181 [4/9] (4.27ns)   --->   "%call_ret_i3 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 181 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 182 [2/9] (4.27ns)   --->   "%call_ret_i4 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 182 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 183 [2/9] (4.27ns)   --->   "%call_ret_i5 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 183 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 184 [2/9] (4.27ns)   --->   "%call_ret_i6 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 184 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 185 [3/9] (4.27ns)   --->   "%call_ret_i7 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 185 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 186 [2/9] (4.27ns)   --->   "%call_ret_i8 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_21)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 186 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 187 [4/9] (4.27ns)   --->   "%call_ret_i9 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 187 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 188 [5/9] (4.27ns)   --->   "%call_ret_i10 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 188 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 189 [5/9] (4.27ns)   --->   "%call_ret_i11 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 189 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 190 [4/9] (4.27ns)   --->   "%call_ret_i12 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 190 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 191 [5/9] (4.27ns)   --->   "%call_ret_i13 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 191 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 192 [3/9] (4.27ns)   --->   "%call_ret_i14 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 192 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 193 [4/9] (4.27ns)   --->   "%call_ret_i15 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 193 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 194 [5/9] (4.27ns)   --->   "%call_ret_i16 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 194 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.27>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i12 %p_Val2_4 to i13" [firmware/myproject.cpp:50]   --->   Operation 195 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.74ns)   --->   "%ret_V_37 = sub i13 %lhs_V_3, %rhs_V_3" [firmware/myproject.cpp:50]   --->   Operation 196 'sub' 'ret_V_37' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [1/9] (2.36ns)   --->   "%call_ret_i = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 197 'call' 'call_ret_i' <Predicate = true> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%outsin_V = extractvalue { i8, i8 } %call_ret_i, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 198 'extractvalue' 'outsin_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [2/9] (4.27ns)   --->   "%call_ret_i1 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 199 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 200 [3/9] (4.27ns)   --->   "%call_ret_i2 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 200 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 201 [3/9] (4.27ns)   --->   "%call_ret_i3 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 201 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 202 [1/9] (2.36ns)   --->   "%call_ret_i4 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 202 'call' 'call_ret_i4' <Predicate = true> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%outcos_V_9 = extractvalue { i8, i8 } %call_ret_i4, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 203 'extractvalue' 'outcos_V_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 204 [1/9] (2.36ns)   --->   "%call_ret_i5 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 204 'call' 'call_ret_i5' <Predicate = true> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%outcos_V_2 = extractvalue { i8, i8 } %call_ret_i5, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 205 'extractvalue' 'outcos_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 206 [1/9] (2.36ns)   --->   "%call_ret_i6 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 206 'call' 'call_ret_i6' <Predicate = true> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%outsin_V_10 = extractvalue { i8, i8 } %call_ret_i6, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 207 'extractvalue' 'outsin_V_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [2/9] (4.27ns)   --->   "%call_ret_i7 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 208 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 209 [1/9] (2.36ns)   --->   "%call_ret_i8 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_21)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 209 'call' 'call_ret_i8' <Predicate = true> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%outcos_V_10 = extractvalue { i8, i8 } %call_ret_i8, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 210 'extractvalue' 'outcos_V_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [3/9] (4.27ns)   --->   "%call_ret_i9 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 211 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 212 [4/9] (4.27ns)   --->   "%call_ret_i10 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 212 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%outcos_V_4 = extractvalue { i8, i8 } %call_ret_i, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 213 'extractvalue' 'outcos_V_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%r_V_23 = sext i12 %p_Val2_21 to i24" [firmware/myproject.cpp:52]   --->   Operation 214 'sext' 'r_V_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_24 = mul i24 %r_V_23, %r_V_23" [firmware/myproject.cpp:52]   --->   Operation 215 'mul' 'r_V_24' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i13 %ret_V_37 to i14" [firmware/myproject.cpp:52]   --->   Operation 216 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.75ns)   --->   "%ret_V_13 = add nsw i14 %lhs_V_4, 35" [firmware/myproject.cpp:52]   --->   Operation 217 'add' 'ret_V_13' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%r_V_26 = sext i14 %ret_V_13 to i28" [firmware/myproject.cpp:52]   --->   Operation 218 'sext' 'r_V_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_27 = mul i28 %r_V_26, %r_V_26" [firmware/myproject.cpp:52]   --->   Operation 219 'mul' 'r_V_27' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 220 [4/9] (4.27ns)   --->   "%call_ret_i11 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 220 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 221 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i18 %sext_ln728, -43" [firmware/myproject.cpp:53]   --->   Operation 221 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node ret_V_18)   --->   "%outsin_V_13 = extractvalue { i8, i8 } %call_ret_i8, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 222 'extractvalue' 'outsin_V_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node ret_V_18)   --->   "%sext_ln703_12 = sext i8 %outsin_V_13 to i9" [firmware/myproject.cpp:53]   --->   Operation 223 'sext' 'sext_ln703_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.70ns) (out node of the LUT)   --->   "%ret_V_18 = add i9 %sext_ln703_12, 27" [firmware/myproject.cpp:53]   --->   Operation 224 'add' 'ret_V_18' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [3/9] (4.27ns)   --->   "%call_ret_i12 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 225 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 226 [4/9] (4.27ns)   --->   "%call_ret_i13 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 226 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 227 [2/9] (4.27ns)   --->   "%call_ret_i14 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 227 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 228 [3/9] (4.27ns)   --->   "%call_ret_i15 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 228 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 229 [4/9] (4.27ns)   --->   "%call_ret_i16 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 229 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.27>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "%r_V_15 = sext i12 %p_Val2_3 to i24" [firmware/myproject.cpp:50]   --->   Operation 230 'sext' 'r_V_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i12 %p_Val2_3 to i15" [firmware/myproject.cpp:50]   --->   Operation 231 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i14 %shl_ln to i15" [firmware/myproject.cpp:50]   --->   Operation 232 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 233 [1/1] (0.76ns)   --->   "%r_V_48 = add i15 %sext_ln1118_1, %sext_ln1118_3" [firmware/myproject.cpp:50]   --->   Operation 233 'add' 'r_V_48' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i8 %outsin_V to i11" [firmware/myproject.cpp:50]   --->   Operation 234 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %outsin_V, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 235 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i10 %shl_ln1118_1 to i11" [firmware/myproject.cpp:50]   --->   Operation 236 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (0.72ns)   --->   "%r_V_49 = add i11 %sext_ln1118_4, %sext_ln1118_5" [firmware/myproject.cpp:50]   --->   Operation 237 'add' 'r_V_49' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i11 %r_V_49 to i15" [firmware/myproject.cpp:50]   --->   Operation 238 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_31 = add i15 %sext_ln703_1, %r_V_48" [firmware/myproject.cpp:50]   --->   Operation 239 'add' 'ret_V_31' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 240 [1/9] (2.36ns)   --->   "%call_ret_i1 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 240 'call' 'call_ret_i1' <Predicate = true> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%outcos_V = extractvalue { i8, i8 } %call_ret_i1, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 241 'extractvalue' 'outcos_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i8 %outcos_V to i11" [firmware/myproject.cpp:50]   --->   Operation 242 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %outcos_V, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 243 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i10 %shl_ln1118_2 to i11" [firmware/myproject.cpp:50]   --->   Operation 244 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (0.72ns)   --->   "%r_V_50 = add i11 %sext_ln1118_6, %sext_ln1118_7" [firmware/myproject.cpp:50]   --->   Operation 245 'add' 'r_V_50' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i11 %r_V_50 to i15" [firmware/myproject.cpp:50]   --->   Operation 246 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V_32 = sub i15 %ret_V_31, %sext_ln703_2" [firmware/myproject.cpp:50]   --->   Operation 247 'sub' 'ret_V_32' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%r_V_18 = sext i12 %p_Val2_2 to i24" [firmware/myproject.cpp:50]   --->   Operation 248 'sext' 'r_V_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 249 [2/9] (4.27ns)   --->   "%call_ret_i2 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 249 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 250 [2/9] (4.27ns)   --->   "%call_ret_i3 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 250 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%r_V_5 = sext i12 %p_Val2_3 to i13" [firmware/myproject.cpp:51]   --->   Operation 251 'sext' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.74ns)   --->   "%r_V_52 = sub i13 0, %r_V_5" [firmware/myproject.cpp:51]   --->   Operation 252 'sub' 'r_V_52' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i8 %outcos_V_9 to i13" [firmware/myproject.cpp:51]   --->   Operation 253 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_35 = sub i13 %r_V_52, %sext_ln703_5" [firmware/myproject.cpp:51]   --->   Operation 254 'sub' 'ret_V_35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 255 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ret_V = add i13 %ret_V_35, 207" [firmware/myproject.cpp:51]   --->   Operation 255 'add' 'ret_V' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i13 %ret_V to i20" [firmware/myproject.cpp:51]   --->   Operation 256 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i8 %outcos_V_2 to i20" [firmware/myproject.cpp:51]   --->   Operation 257 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (0.49ns) (grouped into DSP with root node ret_V_8)   --->   "%mul_ln703 = mul i20 %sext_ln703_7, %sext_ln703_6" [firmware/myproject.cpp:51]   --->   Operation 258 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 259 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %outsin_V_10, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 259 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i14 %rhs_V_1 to i20" [firmware/myproject.cpp:51]   --->   Operation 260 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_8 = sub i20 %mul_ln703, %sext_ln728_2" [firmware/myproject.cpp:51]   --->   Operation 261 'sub' 'ret_V_8' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 262 [1/9] (2.36ns)   --->   "%call_ret_i7 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 262 'call' 'call_ret_i7' <Predicate = true> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node r_V_54)   --->   "%outsin_V_11 = extractvalue { i8, i8 } %call_ret_i7, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 263 'extractvalue' 'outsin_V_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node r_V_54)   --->   "%r_V_8 = sext i8 %outsin_V_11 to i9" [firmware/myproject.cpp:51]   --->   Operation 264 'sext' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 265 [1/1] (0.70ns) (out node of the LUT)   --->   "%r_V_54 = sub i9 0, %r_V_8" [firmware/myproject.cpp:51]   --->   Operation 265 'sub' 'r_V_54' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%r_V_10 = sext i8 %outcos_V_10 to i16" [firmware/myproject.cpp:51]   --->   Operation 266 'sext' 'r_V_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (1.55ns)   --->   "%r_V_55 = mul i16 %r_V_10, %r_V_10" [firmware/myproject.cpp:51]   --->   Operation 267 'mul' 'r_V_55' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [2/9] (4.27ns)   --->   "%call_ret_i9 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 268 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 269 [3/9] (4.27ns)   --->   "%call_ret_i10 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 269 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 270 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_16 = mul i24 %r_V_15, %r_V_15" [firmware/myproject.cpp:52]   --->   Operation 270 'mul' 'r_V_16' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%shl_ln703 = shl i24 %r_V_16, 2" [firmware/myproject.cpp:52]   --->   Operation 271 'shl' 'shl_ln703' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.76ns)   --->   "%r_V_56 = sub i15 %sext_ln1118_3, %sext_ln1118_1" [firmware/myproject.cpp:52]   --->   Operation 272 'sub' 'r_V_56' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i21 @_ssdm_op_BitConcatenate.i21.i15.i6(i15 %r_V_56, i6 0)" [firmware/myproject.cpp:52]   --->   Operation 273 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192 = sub i24 %r_V_16, %shl_ln703" [firmware/myproject.cpp:52]   --->   Operation 274 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i21 %rhs_V_2 to i24" [firmware/myproject.cpp:52]   --->   Operation 275 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 276 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_19 = mul i24 %r_V_18, %r_V_18" [firmware/myproject.cpp:52]   --->   Operation 276 'mul' 'r_V_19' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i24 %r_V_19 to i26" [firmware/myproject.cpp:52]   --->   Operation 277 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i26 @_ssdm_op_BitConcatenate.i26.i24.i2(i24 %r_V_19, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 278 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (0.84ns)   --->   "%r_V_20 = sub i26 %shl_ln1118_5, %sext_ln1118" [firmware/myproject.cpp:52]   --->   Operation 279 'sub' 'r_V_20' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%r_V_21 = sext i12 %p_Val2_4 to i20" [firmware/myproject.cpp:52]   --->   Operation 280 'sext' 'r_V_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i8 %outcos_V_4 to i20" [firmware/myproject.cpp:52]   --->   Operation 281 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 282 [1/1] (0.49ns) (grouped into DSP with root node ret_V_11)   --->   "%r_V_57 = mul i20 %sext_ln1118_14, %r_V_21" [firmware/myproject.cpp:52]   --->   Operation 282 'mul' 'r_V_57' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 283 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %p_Val2_3, i6 0)" [firmware/myproject.cpp:52]   --->   Operation 283 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i18 %lhs_V_2 to i20" [firmware/myproject.cpp:52]   --->   Operation 284 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 285 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_11 = add i20 %r_V_57, %sext_ln728_4" [firmware/myproject.cpp:52]   --->   Operation 285 'add' 'ret_V_11' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 286 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln700_1 = add i24 %sub_ln1192, %sext_ln1192_6" [firmware/myproject.cpp:52]   --->   Operation 286 'add' 'add_ln700_1' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i24 %r_V_24 to i26" [firmware/myproject.cpp:52]   --->   Operation 287 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 288 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i26 @_ssdm_op_BitConcatenate.i26.i24.i2(i24 %r_V_24, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 288 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 289 [1/1] (0.84ns)   --->   "%r_V_25 = sub i26 %shl_ln1118_6, %sext_ln1118_15" [firmware/myproject.cpp:52]   --->   Operation 289 'sub' 'r_V_25' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln700_6 = sext i26 %r_V_25 to i48" [firmware/myproject.cpp:52]   --->   Operation 290 'sext' 'sext_ln700_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln700_7 = sext i28 %r_V_27 to i48" [firmware/myproject.cpp:52]   --->   Operation 291 'sext' 'sext_ln700_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 292 [1/1] (2.87ns)   --->   "%mul_ln700_2 = mul i48 %sext_ln700_7, %sext_ln700_6" [firmware/myproject.cpp:52]   --->   Operation 292 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 2.87> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 293 [1/1] (0.00ns)   --->   "%r_V_28 = sext i8 %outsin_V to i16" [firmware/myproject.cpp:52]   --->   Operation 293 'sext' 'r_V_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 294 [1/1] (1.55ns)   --->   "%r_V_29 = mul i16 %r_V_28, %r_V_28" [firmware/myproject.cpp:52]   --->   Operation 294 'mul' 'r_V_29' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 295 [3/9] (4.27ns)   --->   "%call_ret_i11 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 295 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i9 %ret_V_18 to i18" [firmware/myproject.cpp:53]   --->   Operation 296 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 297 [1/1] (1.46ns)   --->   "%r_V_30 = mul i18 %sext_ln1116_7, %sext_ln1116_7" [firmware/myproject.cpp:53]   --->   Operation 297 'mul' 'r_V_30' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln703_13 = sext i18 %r_V_30 to i24" [firmware/myproject.cpp:53]   --->   Operation 298 'sext' 'sext_ln703_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 299 [1/1] (0.00ns)   --->   "%lhs_V_7 = call i24 @_ssdm_op_BitConcatenate.i24.i18.i6(i18 %mul_ln728, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 299 'bitconcatenate' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 300 [1/1] (0.49ns) (grouped into DSP with root node ret_V_41)   --->   "%mul_ln1193_1 = mul i24 %sext_ln703_13, -43" [firmware/myproject.cpp:53]   --->   Operation 300 'mul' 'mul_ln1193_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 301 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_41 = add i24 %mul_ln1193_1, %lhs_V_7" [firmware/myproject.cpp:53]   --->   Operation 301 'add' 'ret_V_41' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 302 [2/9] (4.27ns)   --->   "%call_ret_i12 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 302 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 303 [3/9] (4.27ns)   --->   "%call_ret_i13 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 303 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln703_14 = sext i8 %outcos_V_10 to i9" [firmware/myproject.cpp:54]   --->   Operation 304 'sext' 'sext_ln703_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 305 [1/1] (0.70ns)   --->   "%ret_V_25 = add i9 %sext_ln703_14, 30" [firmware/myproject.cpp:54]   --->   Operation 305 'add' 'ret_V_25' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 306 [1/9] (2.36ns)   --->   "%call_ret_i14 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 306 'call' 'call_ret_i14' <Predicate = true> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 307 [1/1] (0.00ns)   --->   "%outsin_V_9 = extractvalue { i8, i8 } %call_ret_i14, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 307 'extractvalue' 'outsin_V_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 308 [2/9] (4.27ns)   --->   "%call_ret_i15 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 308 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 309 [3/9] (4.27ns)   --->   "%call_ret_i16 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 309 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 4.27>
ST_11 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i13 %ret_V_37 to i17" [firmware/myproject.cpp:50]   --->   Operation 310 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 311 [1/1] (1.89ns)   --->   "%ret_V_30 = mul i17 %sext_ln1193_1, 11" [firmware/myproject.cpp:50]   --->   Operation 311 'mul' 'ret_V_30' <Predicate = true> <Delay = 1.89> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 312 [1/9] (2.36ns)   --->   "%call_ret_i2 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 312 'call' 'call_ret_i2' <Predicate = true> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 313 [1/1] (0.00ns)   --->   "%outsin_V_1 = extractvalue { i8, i8 } %call_ret_i2, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 313 'extractvalue' 'outsin_V_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 314 [1/9] (2.36ns)   --->   "%call_ret_i3 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 314 'call' 'call_ret_i3' <Predicate = true> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 315 [1/1] (0.00ns)   --->   "%outsin_V_2 = extractvalue { i8, i8 } %call_ret_i3, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 315 'extractvalue' 'outsin_V_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 316 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %r_V_54, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 316 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i15 %lhs_V_1 to i16" [firmware/myproject.cpp:51]   --->   Operation 317 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 318 [1/1] (0.78ns)   --->   "%ret_V_9 = add i16 %r_V_55, %sext_ln728_3" [firmware/myproject.cpp:51]   --->   Operation 318 'add' 'ret_V_9' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i20 %ret_V_8 to i36" [firmware/myproject.cpp:51]   --->   Operation 319 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i16 %ret_V_9 to i36" [firmware/myproject.cpp:51]   --->   Operation 320 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 321 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_12 = mul i36 %sext_ln1118_11, %sext_ln1116" [firmware/myproject.cpp:51]   --->   Operation 321 'mul' 'r_V_12' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 322 [1/9] (2.36ns)   --->   "%call_ret_i9 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %p_Val2_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 322 'call' 'call_ret_i9' <Predicate = true> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 323 [1/1] (0.00ns)   --->   "%outsin_V_5 = extractvalue { i8, i8 } %call_ret_i9, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 323 'extractvalue' 'outsin_V_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 324 [2/9] (4.27ns)   --->   "%call_ret_i10 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 324 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i26 %r_V_20 to i36" [firmware/myproject.cpp:52]   --->   Operation 325 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln700_5 = sext i20 %ret_V_11 to i36" [firmware/myproject.cpp:52]   --->   Operation 326 'sext' 'sext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 327 [1/1] (2.73ns)   --->   "%mul_ln700_1 = mul i36 %sext_ln700_5, %sext_ln700_4" [firmware/myproject.cpp:52]   --->   Operation 327 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 2.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 328 [1/1] (0.00ns)   --->   "%shl_ln1 = call i36 @_ssdm_op_BitConcatenate.i36.i24.i12(i24 %add_ln700_1, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 328 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 329 [1/1] (0.92ns)   --->   "%sub_ln700 = sub i36 %shl_ln1, %mul_ln700_1" [firmware/myproject.cpp:52]   --->   Operation 329 'sub' 'sub_ln700' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln700_8 = sext i16 %r_V_29 to i48" [firmware/myproject.cpp:52]   --->   Operation 330 'sext' 'sext_ln700_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 331 [1/1] (3.74ns)   --->   "%mul_ln700_3 = mul i48 %sext_ln700_8, %mul_ln700_2" [firmware/myproject.cpp:52]   --->   Operation 331 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 332 [2/9] (4.27ns)   --->   "%call_ret_i11 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 332 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 333 [1/1] (0.83ns)   --->   "%ret_V_20 = add i24 %ret_V_41, 438272" [firmware/myproject.cpp:53]   --->   Operation 333 'add' 'ret_V_20' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i24 %ret_V_20 to i40" [firmware/myproject.cpp:53]   --->   Operation 334 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i16 %r_V_55 to i40" [firmware/myproject.cpp:53]   --->   Operation 335 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 336 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_31 = mul i40 %sext_ln1118_18, %sext_ln1118_17" [firmware/myproject.cpp:53]   --->   Operation 336 'mul' 'r_V_31' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 337 [1/9] (2.36ns)   --->   "%call_ret_i12 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 337 'call' 'call_ret_i12' <Predicate = true> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 338 [1/1] (0.00ns)   --->   "%outcos_V_5 = extractvalue { i8, i8 } %call_ret_i12, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 338 'extractvalue' 'outcos_V_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 339 [1/1] (0.00ns)   --->   "%r_V_32 = sext i8 %outcos_V_5 to i16" [firmware/myproject.cpp:53]   --->   Operation 339 'sext' 'r_V_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 340 [1/1] (1.55ns)   --->   "%r_V_33 = mul i16 %r_V_32, %r_V_32" [firmware/myproject.cpp:53]   --->   Operation 340 'mul' 'r_V_33' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 341 [2/9] (4.27ns)   --->   "%call_ret_i13 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 341 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln1116_12 = sext i9 %ret_V_25 to i18" [firmware/myproject.cpp:54]   --->   Operation 342 'sext' 'sext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 343 [1/1] (1.46ns)   --->   "%r_V_37 = mul i18 %sext_ln1116_12, %sext_ln1116_12" [firmware/myproject.cpp:54]   --->   Operation 343 'mul' 'r_V_37' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 344 [1/1] (0.00ns)   --->   "%r_V_38 = sext i8 %outsin_V_9 to i16" [firmware/myproject.cpp:54]   --->   Operation 344 'sext' 'r_V_38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 345 [1/1] (1.55ns)   --->   "%r_V_39 = mul i16 %r_V_38, %r_V_38" [firmware/myproject.cpp:54]   --->   Operation 345 'mul' 'r_V_39' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln1116_14 = sext i18 %r_V_37 to i34" [firmware/myproject.cpp:54]   --->   Operation 346 'sext' 'sext_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i16 %r_V_39 to i34" [firmware/myproject.cpp:54]   --->   Operation 347 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 348 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_40 = mul i34 %sext_ln1118_21, %sext_ln1116_14" [firmware/myproject.cpp:54]   --->   Operation 348 'mul' 'r_V_40' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 349 [1/9] (2.36ns)   --->   "%call_ret_i15 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 349 'call' 'call_ret_i15' <Predicate = true> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 350 [1/1] (0.00ns)   --->   "%outcos_V_7 = extractvalue { i8, i8 } %call_ret_i15, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 350 'extractvalue' 'outcos_V_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 351 [1/1] (0.00ns)   --->   "%r_V_41 = sext i8 %outcos_V_7 to i16" [firmware/myproject.cpp:54]   --->   Operation 351 'sext' 'r_V_41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 352 [1/1] (1.55ns)   --->   "%r_V_42 = mul i16 %r_V_41, %r_V_41" [firmware/myproject.cpp:54]   --->   Operation 352 'mul' 'r_V_42' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 353 [2/9] (4.27ns)   --->   "%call_ret_i16 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 353 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.91>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i15 %ret_V_32 to i16" [firmware/myproject.cpp:50]   --->   Operation 354 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 355 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%ret_V_4 = add i16 %sext_ln703_3, -4992" [firmware/myproject.cpp:50]   --->   Operation 355 'add' 'ret_V_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 356 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%sext_ln700_1 = sext i16 %ret_V_4 to i24" [firmware/myproject.cpp:50]   --->   Operation 356 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i8 %outsin_V_1 to i24" [firmware/myproject.cpp:50]   --->   Operation 357 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 358 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln700 = mul i24 %sext_ln700_2, %sext_ln700_1" [firmware/myproject.cpp:50]   --->   Operation 358 'mul' 'mul_ln700' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 359 [1/1] (0.00ns)   --->   "%lhs_V = call i23 @_ssdm_op_BitConcatenate.i23.i17.i6(i17 %ret_V_30, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 359 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i23 %lhs_V to i24" [firmware/myproject.cpp:50]   --->   Operation 360 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 361 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i24 %mul_ln700, %sext_ln700_3" [firmware/myproject.cpp:50]   --->   Operation 361 'add' 'add_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 362 [1/1] (0.00ns)   --->   "%r_V = sext i8 %outsin_V_2 to i16" [firmware/myproject.cpp:50]   --->   Operation 362 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 363 [1/1] (1.55ns)   --->   "%r_V_51 = mul i16 %r_V, %r_V" [firmware/myproject.cpp:50]   --->   Operation 363 'mul' 'r_V_51' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "%rhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %r_V_51, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 364 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i22 %rhs_V to i24" [firmware/myproject.cpp:50]   --->   Operation 365 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 366 [1/1] (0.83ns)   --->   "%ret_V_34 = add i24 %add_ln700, %sext_ln728_1" [firmware/myproject.cpp:50]   --->   Operation 366 'add' 'ret_V_34' <Predicate = true> <Delay = 0.83> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %ret_V_34, i32 12, i32 23)" [firmware/myproject.cpp:50]   --->   Operation 367 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i36 %r_V_12 to i44" [firmware/myproject.cpp:51]   --->   Operation 368 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i8 %outsin_V_5 to i44" [firmware/myproject.cpp:51]   --->   Operation 369 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 370 [1/1] (3.07ns)   --->   "%r_V_13 = mul i44 %sext_ln1118_12, %sext_ln1116_1" [firmware/myproject.cpp:51]   --->   Operation 370 'mul' 'r_V_13' <Predicate = true> <Delay = 3.07> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 371 [1/9] (2.36ns)   --->   "%call_ret_i10 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 371 'call' 'call_ret_i10' <Predicate = true> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 372 [1/1] (0.00ns)   --->   "%outsin_V_6 = extractvalue { i8, i8 } %call_ret_i10, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 372 'extractvalue' 'outsin_V_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 373 [1/1] (0.00ns)   --->   "%shl_ln700_1 = call i48 @_ssdm_op_BitConcatenate.i48.i36.i12(i36 %sub_ln700, i12 0)" [firmware/myproject.cpp:52]   --->   Operation 373 'bitconcatenate' 'shl_ln700_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln700_1 = sub i48 %shl_ln700_1, %mul_ln700_3" [firmware/myproject.cpp:52]   --->   Operation 374 'sub' 'sub_ln700_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 375 [1/9] (2.36ns)   --->   "%call_ret_i11 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 375 'call' 'call_ret_i11' <Predicate = true> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 376 [1/1] (0.00ns)   --->   "%outsin_V_12 = extractvalue { i8, i8 } %call_ret_i11, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 376 'extractvalue' 'outsin_V_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 377 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i44 @_ssdm_op_BitConcatenate.i44.i8.i36(i8 %outsin_V_12, i36 0)" [firmware/myproject.cpp:52]   --->   Operation 377 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i44 %rhs_V_5 to i48" [firmware/myproject.cpp:52]   --->   Operation 378 'sext' 'sext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 379 [1/1] (0.78ns) (root node of TernaryAdder)   --->   "%ret_V_40 = add i48 %sub_ln700_1, %sext_ln728_5" [firmware/myproject.cpp:52]   --->   Operation 379 'add' 'ret_V_40' <Predicate = true> <Delay = 0.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i12 @_ssdm_op_PartSelect.i12.i48.i32.i32(i48 %ret_V_40, i32 36, i32 47)" [firmware/myproject.cpp:52]   --->   Operation 380 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i40 %r_V_31 to i52" [firmware/myproject.cpp:53]   --->   Operation 381 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i16 %r_V_33 to i52" [firmware/myproject.cpp:53]   --->   Operation 382 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 383 [1/1] (3.38ns)   --->   "%r_V_34 = mul i52 %sext_ln1118_20, %sext_ln1116_10" [firmware/myproject.cpp:53]   --->   Operation 383 'mul' 'r_V_34' <Predicate = true> <Delay = 3.38> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 384 [1/9] (2.36ns)   --->   "%call_ret_i13 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 384 'call' 'call_ret_i13' <Predicate = true> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 385 [1/1] (0.00ns)   --->   "%outcos_V_6 = extractvalue { i8, i8 } %call_ret_i13, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 385 'extractvalue' 'outcos_V_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 386 [1/1] (0.00ns)   --->   "%r_V_35 = sext i8 %outcos_V_6 to i16" [firmware/myproject.cpp:53]   --->   Operation 386 'sext' 'r_V_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 387 [1/1] (1.55ns)   --->   "%r_V_36 = mul i16 %r_V_35, %r_V_35" [firmware/myproject.cpp:53]   --->   Operation 387 'mul' 'r_V_36' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln1116_16 = sext i34 %r_V_40 to i50" [firmware/myproject.cpp:54]   --->   Operation 388 'sext' 'sext_ln1116_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i16 %r_V_42 to i50" [firmware/myproject.cpp:54]   --->   Operation 389 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 390 [1/1] (3.12ns)   --->   "%r_V_43 = mul i50 %sext_ln1118_22, %sext_ln1116_16" [firmware/myproject.cpp:54]   --->   Operation 390 'mul' 'r_V_43' <Predicate = true> <Delay = 3.12> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 391 [1/9] (2.36ns)   --->   "%call_ret_i16 = call fastcc { i8, i8 } @"generic_sincos<12, 6>"(i12 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 391 'call' 'call_ret_i16' <Predicate = true> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 392 [1/1] (0.00ns)   --->   "%outcos_V_8 = extractvalue { i8, i8 } %call_ret_i16, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 392 'extractvalue' 'outcos_V_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 393 [1/1] (0.00ns)   --->   "%r_V_46 = sext i8 %outcos_V_8 to i16" [firmware/myproject.cpp:54]   --->   Operation 393 'sext' 'r_V_46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 394 [1/1] (1.55ns)   --->   "%r_V_47 = mul i16 %r_V_46, %r_V_46" [firmware/myproject.cpp:54]   --->   Operation 394 'mul' 'r_V_47' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.75>
ST_13 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i44 %r_V_13 to i48" [firmware/myproject.cpp:51]   --->   Operation 395 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i8 %outsin_V_6 to i48" [firmware/myproject.cpp:51]   --->   Operation 396 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 397 [1/1] (3.68ns)   --->   "%r_V_14 = mul i48 %sext_ln1118_13, %sext_ln1116_2" [firmware/myproject.cpp:51]   --->   Operation 397 'mul' 'r_V_14' <Predicate = true> <Delay = 3.68> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i52 %r_V_34 to i60" [firmware/myproject.cpp:53]   --->   Operation 398 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i16 %r_V_36 to i60" [firmware/myproject.cpp:53]   --->   Operation 399 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 400 [1/1] (3.75ns)   --->   "%mul_ln1192_4 = mul i60 %sext_ln1192_3, %sext_ln1192_2" [firmware/myproject.cpp:53]   --->   Operation 400 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 3.75> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i50 %r_V_43 to i54" [firmware/myproject.cpp:54]   --->   Operation 401 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i16 %r_V_47 to i54" [firmware/myproject.cpp:54]   --->   Operation 402 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 403 [1/1] (3.73ns)   --->   "%mul_ln1192_6 = mul i54 %sext_ln1192_5, %sext_ln1192_4" [firmware/myproject.cpp:54]   --->   Operation 403 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 3.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.74>
ST_14 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i8 %outcos_V_4 to i48" [firmware/myproject.cpp:51]   --->   Operation 404 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 405 [1/1] (3.74ns)   --->   "%mul_ln1192_2 = mul i48 %sext_ln1192_1, %r_V_14" [firmware/myproject.cpp:51]   --->   Operation 405 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 406 [1/1] (1.09ns)   --->   "%ret_V_44 = add i60 %mul_ln1192_4, -17451448556060672" [firmware/myproject.cpp:53]   --->   Operation 406 'add' 'ret_V_44' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i12 @_ssdm_op_PartSelect.i12.i60.i32.i32(i60 %ret_V_44, i32 48, i32 59)" [firmware/myproject.cpp:53]   --->   Operation 407 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 408 [1/1] (1.01ns)   --->   "%ret_V_48 = add i54 %mul_ln1192_6, -277076930199552" [firmware/myproject.cpp:54]   --->   Operation 408 'add' 'ret_V_48' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i12 @_ssdm_op_PartSelect.i12.i54.i32.i32(i54 %ret_V_48, i32 42, i32 53)" [firmware/myproject.cpp:54]   --->   Operation 409 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 0.95>
ST_15 : Operation 410 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_4_V), !map !262"   --->   Operation 410 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 411 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_3_V), !map !268"   --->   Operation 411 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 412 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_2_V), !map !274"   --->   Operation 412 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 413 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_1_V), !map !280"   --->   Operation 413 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 414 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %y_0_V), !map !286"   --->   Operation 414 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 415 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i192* %x_V), !map !292"   --->   Operation 415 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 416 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 416 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 417 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 417 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 418 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %y_0_V, i12* %y_1_V, i12* %y_2_V, i12* %y_3_V, i12* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 418 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 419 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 419 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 420 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_0_V, i12 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 420 'write' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 421 [1/1] (0.95ns)   --->   "%ret_V_36 = add i48 %mul_ln1192_2, -3848290697216" [firmware/myproject.cpp:51]   --->   Operation 421 'add' 'ret_V_36' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i12 @_ssdm_op_PartSelect.i12.i48.i32.i32(i48 %ret_V_36, i32 36, i32 47)" [firmware/myproject.cpp:51]   --->   Operation 422 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 423 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_1_V, i12 %trunc_ln708_3)" [firmware/myproject.cpp:51]   --->   Operation 423 'write' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 424 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_2_V, i12 %trunc_ln708_5)" [firmware/myproject.cpp:52]   --->   Operation 424 'write' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 425 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_3_V, i12 %trunc_ln708_8)" [firmware/myproject.cpp:53]   --->   Operation 425 'write' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 426 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i12P(i12* %y_4_V, i12 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 426 'write' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 427 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 427 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 0000000000000000]
p_Val2_10          (partselect    ) [ 0111111111110000]
sext_ln700         (sext          ) [ 0000000000000000]
p_Val2_4           (partselect    ) [ 0111111111100000]
p_Val2_3           (partselect    ) [ 0111111111100000]
p_Val2_2           (partselect    ) [ 0111111111100000]
sext_ln1192        (sext          ) [ 0000000000000000]
mul_ln1192         (mul           ) [ 0110000000000000]
trunc_ln51         (trunc         ) [ 0111111111000000]
sub_ln703_1        (sub           ) [ 0111111111000000]
add_ln703_2        (add           ) [ 0111111111000000]
p_Val2_21          (partselect    ) [ 0111111111000000]
mul_ln700_5        (mul           ) [ 0000000000000000]
rhs_V_7            (bitconcatenate) [ 0000000000000000]
ret_V_45           (add           ) [ 0000000000000000]
trunc_ln708_9      (partselect    ) [ 0111111111100000]
sext_ln703         (sext          ) [ 0000000000000000]
add_ln703          (add           ) [ 0101111111100000]
sext_ln728         (sext          ) [ 0101111111000000]
mul_ln1192_1       (mul           ) [ 0000000000000000]
add_ln1192         (add           ) [ 0000000000000000]
ret_V_33           (add           ) [ 0000000000000000]
trunc_ln           (partselect    ) [ 0101111111110000]
shl_ln1118_3       (bitconcatenate) [ 0000000000000000]
sext_ln1118_9      (sext          ) [ 0101000000000000]
shl_ln1118_4       (bitconcatenate) [ 0000000000000000]
sext_ln1118_10     (sext          ) [ 0000000000000000]
r_V_53             (sub           ) [ 0000000000000000]
trunc_ln708_2      (partselect    ) [ 0101111111100000]
sext_ln1118_19     (sext          ) [ 0000000000000000]
mul_ln1192_3       (mul           ) [ 0000000000000000]
ret_V_42           (add           ) [ 0000000000000000]
trunc_ln708_6      (partselect    ) [ 0101111111110000]
mul_ln703_1        (mul           ) [ 0000000000000000]
ret_V_22           (add           ) [ 0101000000000000]
mul_ln1192_5       (mul           ) [ 0000000000000000]
ret_V_46           (add           ) [ 0000000000000000]
trunc_ln708_s      (partselect    ) [ 0101111111110000]
lhs_V_3            (sext          ) [ 0100111111000000]
shl_ln             (bitconcatenate) [ 0100111111100000]
sext_ln1118_2      (sext          ) [ 0000000000000000]
sub_ln703          (sub           ) [ 0000000000000000]
add_ln703_1        (add           ) [ 0100111111110000]
rhs_V_4            (sext          ) [ 0000000000000000]
ret_V_38           (sub           ) [ 0000000000000000]
lhs_V_5            (sext          ) [ 0000000000000000]
ret_V_15           (add           ) [ 0000000000000000]
sext_ln1118_16     (sext          ) [ 0000000000000000]
lhs_V_6            (bitconcatenate) [ 0000000000000000]
mul_ln1193         (mul           ) [ 0000000000000000]
ret_V_39           (sub           ) [ 0000000000000000]
trunc_ln708_4      (partselect    ) [ 0100111111111000]
sext_ln700_9       (sext          ) [ 0000000000000000]
sext_ln700_10      (sext          ) [ 0000000000000000]
mul_ln700_4        (mul           ) [ 0000000000000000]
rhs_V_6            (bitconcatenate) [ 0000000000000000]
ret_V_43           (add           ) [ 0000000000000000]
trunc_ln708_7      (partselect    ) [ 0100111111111000]
r_V_58             (sub           ) [ 0000000000000000]
shl_ln1118_7       (bitconcatenate) [ 0000000000000000]
sext_ln1118_23     (sext          ) [ 0000000000000000]
shl_ln1118_8       (bitconcatenate) [ 0000000000000000]
sext_ln1118_24     (sext          ) [ 0000000000000000]
r_V_59             (sub           ) [ 0000000000000000]
add_ln1192_20      (add           ) [ 0000000000000000]
ret_V_47           (add           ) [ 0000000000000000]
trunc_ln708_10     (partselect    ) [ 0100111111111000]
add_ln703_3        (add           ) [ 0100011111111000]
rhs_V_3            (sext          ) [ 0000000000000000]
ret_V_37           (sub           ) [ 0100000000110000]
call_ret_i         (call          ) [ 0000000000000000]
outsin_V           (extractvalue  ) [ 0100000000100000]
call_ret_i4        (call          ) [ 0000000000000000]
outcos_V_9         (extractvalue  ) [ 0100000000100000]
call_ret_i5        (call          ) [ 0000000000000000]
outcos_V_2         (extractvalue  ) [ 0100000000100000]
call_ret_i6        (call          ) [ 0000000000000000]
outsin_V_10        (extractvalue  ) [ 0100000000100000]
call_ret_i8        (call          ) [ 0000000000000000]
outcos_V_10        (extractvalue  ) [ 0100000000100000]
outcos_V_4         (extractvalue  ) [ 0100000000111110]
r_V_23             (sext          ) [ 0000000000000000]
r_V_24             (mul           ) [ 0100000000100000]
lhs_V_4            (sext          ) [ 0000000000000000]
ret_V_13           (add           ) [ 0000000000000000]
r_V_26             (sext          ) [ 0000000000000000]
r_V_27             (mul           ) [ 0100000000100000]
mul_ln728          (mul           ) [ 0100000000100000]
outsin_V_13        (extractvalue  ) [ 0000000000000000]
sext_ln703_12      (sext          ) [ 0000000000000000]
ret_V_18           (add           ) [ 0100000000100000]
r_V_15             (sext          ) [ 0000000000000000]
sext_ln1118_1      (sext          ) [ 0000000000000000]
sext_ln1118_3      (sext          ) [ 0000000000000000]
r_V_48             (add           ) [ 0000000000000000]
sext_ln1118_4      (sext          ) [ 0000000000000000]
shl_ln1118_1       (bitconcatenate) [ 0000000000000000]
sext_ln1118_5      (sext          ) [ 0000000000000000]
r_V_49             (add           ) [ 0000000000000000]
sext_ln703_1       (sext          ) [ 0000000000000000]
ret_V_31           (add           ) [ 0000000000000000]
call_ret_i1        (call          ) [ 0000000000000000]
outcos_V           (extractvalue  ) [ 0000000000000000]
sext_ln1118_6      (sext          ) [ 0000000000000000]
shl_ln1118_2       (bitconcatenate) [ 0000000000000000]
sext_ln1118_7      (sext          ) [ 0000000000000000]
r_V_50             (add           ) [ 0000000000000000]
sext_ln703_2       (sext          ) [ 0000000000000000]
ret_V_32           (sub           ) [ 0100000000011000]
r_V_18             (sext          ) [ 0000000000000000]
r_V_5              (sext          ) [ 0000000000000000]
r_V_52             (sub           ) [ 0000000000000000]
sext_ln703_5       (sext          ) [ 0000000000000000]
ret_V_35           (sub           ) [ 0000000000000000]
ret_V              (add           ) [ 0000000000000000]
sext_ln703_6       (sext          ) [ 0000000000000000]
sext_ln703_7       (sext          ) [ 0000000000000000]
mul_ln703          (mul           ) [ 0000000000000000]
rhs_V_1            (bitconcatenate) [ 0000000000000000]
sext_ln728_2       (sext          ) [ 0000000000000000]
ret_V_8            (sub           ) [ 0100000000010000]
call_ret_i7        (call          ) [ 0000000000000000]
outsin_V_11        (extractvalue  ) [ 0000000000000000]
r_V_8              (sext          ) [ 0000000000000000]
r_V_54             (sub           ) [ 0100000000010000]
r_V_10             (sext          ) [ 0000000000000000]
r_V_55             (mul           ) [ 0100000000010000]
r_V_16             (mul           ) [ 0000000000000000]
shl_ln703          (shl           ) [ 0000000000000000]
r_V_56             (sub           ) [ 0000000000000000]
rhs_V_2            (bitconcatenate) [ 0000000000000000]
sub_ln1192         (sub           ) [ 0000000000000000]
sext_ln1192_6      (sext          ) [ 0000000000000000]
r_V_19             (mul           ) [ 0000000000000000]
sext_ln1118        (sext          ) [ 0000000000000000]
shl_ln1118_5       (bitconcatenate) [ 0000000000000000]
r_V_20             (sub           ) [ 0100000000010000]
r_V_21             (sext          ) [ 0000000000000000]
sext_ln1118_14     (sext          ) [ 0000000000000000]
r_V_57             (mul           ) [ 0000000000000000]
lhs_V_2            (bitconcatenate) [ 0000000000000000]
sext_ln728_4       (sext          ) [ 0000000000000000]
ret_V_11           (add           ) [ 0100000000010000]
add_ln700_1        (add           ) [ 0100000000010000]
sext_ln1118_15     (sext          ) [ 0000000000000000]
shl_ln1118_6       (bitconcatenate) [ 0000000000000000]
r_V_25             (sub           ) [ 0000000000000000]
sext_ln700_6       (sext          ) [ 0000000000000000]
sext_ln700_7       (sext          ) [ 0000000000000000]
mul_ln700_2        (mul           ) [ 0100000000010000]
r_V_28             (sext          ) [ 0000000000000000]
r_V_29             (mul           ) [ 0100000000010000]
sext_ln1116_7      (sext          ) [ 0000000000000000]
r_V_30             (mul           ) [ 0000000000000000]
sext_ln703_13      (sext          ) [ 0000000000000000]
lhs_V_7            (bitconcatenate) [ 0000000000000000]
mul_ln1193_1       (mul           ) [ 0000000000000000]
ret_V_41           (add           ) [ 0100000000010000]
sext_ln703_14      (sext          ) [ 0000000000000000]
ret_V_25           (add           ) [ 0100000000010000]
call_ret_i14       (call          ) [ 0000000000000000]
outsin_V_9         (extractvalue  ) [ 0100000000010000]
sext_ln1193_1      (sext          ) [ 0000000000000000]
ret_V_30           (mul           ) [ 0100000000001000]
call_ret_i2        (call          ) [ 0000000000000000]
outsin_V_1         (extractvalue  ) [ 0100000000001000]
call_ret_i3        (call          ) [ 0000000000000000]
outsin_V_2         (extractvalue  ) [ 0100000000001000]
lhs_V_1            (bitconcatenate) [ 0000000000000000]
sext_ln728_3       (sext          ) [ 0000000000000000]
ret_V_9            (add           ) [ 0000000000000000]
sext_ln1116        (sext          ) [ 0000000000000000]
sext_ln1118_11     (sext          ) [ 0000000000000000]
r_V_12             (mul           ) [ 0100000000001000]
call_ret_i9        (call          ) [ 0000000000000000]
outsin_V_5         (extractvalue  ) [ 0100000000001000]
sext_ln700_4       (sext          ) [ 0000000000000000]
sext_ln700_5       (sext          ) [ 0000000000000000]
mul_ln700_1        (mul           ) [ 0000000000000000]
shl_ln1            (bitconcatenate) [ 0000000000000000]
sub_ln700          (sub           ) [ 0100000000001000]
sext_ln700_8       (sext          ) [ 0000000000000000]
mul_ln700_3        (mul           ) [ 0100000000001000]
ret_V_20           (add           ) [ 0000000000000000]
sext_ln1118_17     (sext          ) [ 0000000000000000]
sext_ln1118_18     (sext          ) [ 0000000000000000]
r_V_31             (mul           ) [ 0100000000001000]
call_ret_i12       (call          ) [ 0000000000000000]
outcos_V_5         (extractvalue  ) [ 0000000000000000]
r_V_32             (sext          ) [ 0000000000000000]
r_V_33             (mul           ) [ 0100000000001000]
sext_ln1116_12     (sext          ) [ 0000000000000000]
r_V_37             (mul           ) [ 0000000000000000]
r_V_38             (sext          ) [ 0000000000000000]
r_V_39             (mul           ) [ 0000000000000000]
sext_ln1116_14     (sext          ) [ 0000000000000000]
sext_ln1118_21     (sext          ) [ 0000000000000000]
r_V_40             (mul           ) [ 0100000000001000]
call_ret_i15       (call          ) [ 0000000000000000]
outcos_V_7         (extractvalue  ) [ 0000000000000000]
r_V_41             (sext          ) [ 0000000000000000]
r_V_42             (mul           ) [ 0100000000001000]
sext_ln703_3       (sext          ) [ 0000000000000000]
ret_V_4            (add           ) [ 0000000000000000]
sext_ln700_1       (sext          ) [ 0000000000000000]
sext_ln700_2       (sext          ) [ 0000000000000000]
mul_ln700          (mul           ) [ 0000000000000000]
lhs_V              (bitconcatenate) [ 0000000000000000]
sext_ln700_3       (sext          ) [ 0000000000000000]
add_ln700          (add           ) [ 0000000000000000]
r_V                (sext          ) [ 0000000000000000]
r_V_51             (mul           ) [ 0000000000000000]
rhs_V              (bitconcatenate) [ 0000000000000000]
sext_ln728_1       (sext          ) [ 0000000000000000]
ret_V_34           (add           ) [ 0000000000000000]
trunc_ln708_1      (partselect    ) [ 0100000000000111]
sext_ln1116_1      (sext          ) [ 0000000000000000]
sext_ln1118_12     (sext          ) [ 0000000000000000]
r_V_13             (mul           ) [ 0100000000000100]
call_ret_i10       (call          ) [ 0000000000000000]
outsin_V_6         (extractvalue  ) [ 0100000000000100]
shl_ln700_1        (bitconcatenate) [ 0000000000000000]
sub_ln700_1        (sub           ) [ 0000000000000000]
call_ret_i11       (call          ) [ 0000000000000000]
outsin_V_12        (extractvalue  ) [ 0000000000000000]
rhs_V_5            (bitconcatenate) [ 0000000000000000]
sext_ln728_5       (sext          ) [ 0000000000000000]
ret_V_40           (add           ) [ 0000000000000000]
trunc_ln708_5      (partselect    ) [ 0100000000000111]
sext_ln1116_10     (sext          ) [ 0000000000000000]
sext_ln1118_20     (sext          ) [ 0000000000000000]
r_V_34             (mul           ) [ 0100000000000100]
call_ret_i13       (call          ) [ 0000000000000000]
outcos_V_6         (extractvalue  ) [ 0000000000000000]
r_V_35             (sext          ) [ 0000000000000000]
r_V_36             (mul           ) [ 0100000000000100]
sext_ln1116_16     (sext          ) [ 0000000000000000]
sext_ln1118_22     (sext          ) [ 0000000000000000]
r_V_43             (mul           ) [ 0100000000000100]
call_ret_i16       (call          ) [ 0000000000000000]
outcos_V_8         (extractvalue  ) [ 0000000000000000]
r_V_46             (sext          ) [ 0000000000000000]
r_V_47             (mul           ) [ 0100000000000100]
sext_ln1116_2      (sext          ) [ 0000000000000000]
sext_ln1118_13     (sext          ) [ 0000000000000000]
r_V_14             (mul           ) [ 0100000000000010]
sext_ln1192_2      (sext          ) [ 0000000000000000]
sext_ln1192_3      (sext          ) [ 0000000000000000]
mul_ln1192_4       (mul           ) [ 0100000000000010]
sext_ln1192_4      (sext          ) [ 0000000000000000]
sext_ln1192_5      (sext          ) [ 0000000000000000]
mul_ln1192_6       (mul           ) [ 0100000000000010]
sext_ln1192_1      (sext          ) [ 0000000000000000]
mul_ln1192_2       (mul           ) [ 0100000000000001]
ret_V_44           (add           ) [ 0000000000000000]
trunc_ln708_8      (partselect    ) [ 0100000000000001]
ret_V_48           (add           ) [ 0000000000000000]
trunc_ln708_11     (partselect    ) [ 0100000000000001]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000]
spectopmodule_ln0  (spectopmodule ) [ 0000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000]
specinterface_ln32 (specinterface ) [ 0000000000000000]
specpipeline_ln33  (specpipeline  ) [ 0000000000000000]
write_ln50         (write         ) [ 0000000000000000]
ret_V_36           (add           ) [ 0000000000000000]
trunc_ln708_3      (partselect    ) [ 0000000000000000]
write_ln51         (write         ) [ 0000000000000000]
write_ln52         (write         ) [ 0000000000000000]
write_ln53         (write         ) [ 0000000000000000]
write_ln54         (write         ) [ 0000000000000000]
ret_ln56           (ret           ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i192P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i192.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_sincos<12, 6>"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i12.i6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i12.i5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i12.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i12.i12"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i15.i6"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i24.i2"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i18.i6"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i24.i12"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i17.i6"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i16.i6"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i36.i12"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i8.i36"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i60.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i12P"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1004" name="x_V_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="192" slack="0"/>
<pin id="188" dir="0" index="1" bw="192" slack="0"/>
<pin id="189" dir="1" index="2" bw="192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="write_ln50_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="12" slack="0"/>
<pin id="195" dir="0" index="2" bw="12" slack="3"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/15 "/>
</bind>
</comp>

<comp id="199" class="1004" name="write_ln51_write_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="0" slack="0"/>
<pin id="201" dir="0" index="1" bw="12" slack="0"/>
<pin id="202" dir="0" index="2" bw="12" slack="0"/>
<pin id="203" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/15 "/>
</bind>
</comp>

<comp id="206" class="1004" name="write_ln52_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="12" slack="0"/>
<pin id="209" dir="0" index="2" bw="12" slack="3"/>
<pin id="210" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/15 "/>
</bind>
</comp>

<comp id="213" class="1004" name="write_ln53_write_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="0" slack="0"/>
<pin id="215" dir="0" index="1" bw="12" slack="0"/>
<pin id="216" dir="0" index="2" bw="12" slack="1"/>
<pin id="217" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/15 "/>
</bind>
</comp>

<comp id="220" class="1004" name="write_ln54_write_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="12" slack="0"/>
<pin id="223" dir="0" index="2" bw="12" slack="1"/>
<pin id="224" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/15 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_generic_sincos_12_6_s_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="12" slack="0"/>
<pin id="230" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_generic_sincos_12_6_s_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="12" slack="0"/>
<pin id="235" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i4/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_generic_sincos_12_6_s_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="0" index="1" bw="12" slack="0"/>
<pin id="240" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i5/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_generic_sincos_12_6_s_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="12" slack="0"/>
<pin id="245" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i6/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_generic_sincos_12_6_s_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="0" index="1" bw="12" slack="0"/>
<pin id="250" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i8/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_generic_sincos_12_6_s_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="12" slack="0"/>
<pin id="255" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i1/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_generic_sincos_12_6_s_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="0"/>
<pin id="259" dir="0" index="1" bw="12" slack="0"/>
<pin id="260" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i7/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_generic_sincos_12_6_s_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="12" slack="1"/>
<pin id="265" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i14/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_generic_sincos_12_6_s_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="0" index="1" bw="12" slack="1"/>
<pin id="270" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i2/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_generic_sincos_12_6_s_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="12" slack="0"/>
<pin id="275" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i3/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_generic_sincos_12_6_s_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="12" slack="2"/>
<pin id="280" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i9/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_generic_sincos_12_6_s_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="0" index="1" bw="12" slack="1"/>
<pin id="285" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i12/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_generic_sincos_12_6_s_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="0" index="1" bw="12" slack="1"/>
<pin id="290" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i15/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_generic_sincos_12_6_s_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="0" index="1" bw="12" slack="0"/>
<pin id="295" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i10/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_generic_sincos_12_6_s_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="0" index="1" bw="12" slack="1"/>
<pin id="300" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i11/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_generic_sincos_12_6_s_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="0" index="1" bw="12" slack="1"/>
<pin id="305" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i13/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_generic_sincos_12_6_s_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="0"/>
<pin id="309" dir="0" index="1" bw="12" slack="1"/>
<pin id="310" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i16/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_Val2_10_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="12" slack="0"/>
<pin id="314" dir="0" index="1" bw="192" slack="0"/>
<pin id="315" dir="0" index="2" bw="9" slack="0"/>
<pin id="316" dir="0" index="3" bw="9" slack="0"/>
<pin id="317" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_10/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sext_ln700_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="12" slack="0"/>
<pin id="324" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_Val2_4_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="12" slack="0"/>
<pin id="328" dir="0" index="1" bw="192" slack="0"/>
<pin id="329" dir="0" index="2" bw="7" slack="0"/>
<pin id="330" dir="0" index="3" bw="7" slack="0"/>
<pin id="331" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_Val2_3_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="12" slack="0"/>
<pin id="338" dir="0" index="1" bw="192" slack="0"/>
<pin id="339" dir="0" index="2" bw="9" slack="0"/>
<pin id="340" dir="0" index="3" bw="9" slack="0"/>
<pin id="341" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_Val2_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="12" slack="0"/>
<pin id="348" dir="0" index="1" bw="192" slack="0"/>
<pin id="349" dir="0" index="2" bw="6" slack="0"/>
<pin id="350" dir="0" index="3" bw="7" slack="0"/>
<pin id="351" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sext_ln1192_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="12" slack="0"/>
<pin id="359" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="trunc_ln51_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="192" slack="0"/>
<pin id="363" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sub_ln703_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="12" slack="0"/>
<pin id="368" dir="0" index="1" bw="12" slack="0"/>
<pin id="369" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln703_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="12" slack="0"/>
<pin id="375" dir="0" index="1" bw="6" slack="0"/>
<pin id="376" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="p_Val2_21_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="12" slack="0"/>
<pin id="382" dir="0" index="1" bw="192" slack="0"/>
<pin id="383" dir="0" index="2" bw="7" slack="0"/>
<pin id="384" dir="0" index="3" bw="7" slack="0"/>
<pin id="385" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_21/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="rhs_V_7_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="18" slack="0"/>
<pin id="393" dir="0" index="1" bw="12" slack="0"/>
<pin id="394" dir="0" index="2" bw="1" slack="0"/>
<pin id="395" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_7/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="trunc_ln708_9_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="12" slack="0"/>
<pin id="401" dir="0" index="1" bw="18" slack="0"/>
<pin id="402" dir="0" index="2" bw="4" slack="0"/>
<pin id="403" dir="0" index="3" bw="6" slack="0"/>
<pin id="404" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sext_ln703_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="12" slack="1"/>
<pin id="410" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln703_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="12" slack="1"/>
<pin id="413" dir="0" index="1" bw="12" slack="1"/>
<pin id="414" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sext_ln728_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="12" slack="1"/>
<pin id="418" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="ret_V_33_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="18" slack="0"/>
<pin id="421" dir="0" index="1" bw="13" slack="0"/>
<pin id="422" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_33/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="trunc_ln_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="12" slack="0"/>
<pin id="426" dir="0" index="1" bw="18" slack="0"/>
<pin id="427" dir="0" index="2" bw="4" slack="0"/>
<pin id="428" dir="0" index="3" bw="6" slack="0"/>
<pin id="429" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="shl_ln1118_3_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="17" slack="0"/>
<pin id="436" dir="0" index="1" bw="12" slack="1"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="sext_ln1118_9_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="17" slack="0"/>
<pin id="443" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="shl_ln1118_4_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="15" slack="0"/>
<pin id="447" dir="0" index="1" bw="12" slack="1"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sext_ln1118_10_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="15" slack="0"/>
<pin id="454" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="r_V_53_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="17" slack="0"/>
<pin id="458" dir="0" index="1" bw="15" slack="0"/>
<pin id="459" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_53/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="trunc_ln708_2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="12" slack="0"/>
<pin id="464" dir="0" index="1" bw="18" slack="0"/>
<pin id="465" dir="0" index="2" bw="4" slack="0"/>
<pin id="466" dir="0" index="3" bw="6" slack="0"/>
<pin id="467" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sext_ln1118_19_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="12" slack="1"/>
<pin id="475" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_19/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="trunc_ln708_6_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="12" slack="0"/>
<pin id="478" dir="0" index="1" bw="18" slack="0"/>
<pin id="479" dir="0" index="2" bw="4" slack="0"/>
<pin id="480" dir="0" index="3" bw="6" slack="0"/>
<pin id="481" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="trunc_ln708_s_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="12" slack="0"/>
<pin id="487" dir="0" index="1" bw="18" slack="0"/>
<pin id="488" dir="0" index="2" bw="4" slack="0"/>
<pin id="489" dir="0" index="3" bw="6" slack="0"/>
<pin id="490" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="lhs_V_3_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="12" slack="2"/>
<pin id="496" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="shl_ln_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="14" slack="0"/>
<pin id="499" dir="0" index="1" bw="12" slack="2"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="sext_ln1118_2_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="14" slack="0"/>
<pin id="506" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sub_ln703_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="12" slack="2"/>
<pin id="510" dir="0" index="1" bw="12" slack="2"/>
<pin id="511" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln703_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="12" slack="0"/>
<pin id="514" dir="0" index="1" bw="6" slack="0"/>
<pin id="515" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="rhs_V_4_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="12" slack="2"/>
<pin id="521" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="ret_V_38_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="12" slack="0"/>
<pin id="524" dir="0" index="1" bw="12" slack="0"/>
<pin id="525" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_38/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="lhs_V_5_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="13" slack="0"/>
<pin id="530" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_5/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="ret_V_15_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="13" slack="0"/>
<pin id="534" dir="0" index="1" bw="7" slack="0"/>
<pin id="535" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_15/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="sext_ln1118_16_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="14" slack="0"/>
<pin id="540" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="lhs_V_6_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="18" slack="0"/>
<pin id="544" dir="0" index="1" bw="12" slack="2"/>
<pin id="545" dir="0" index="2" bw="1" slack="0"/>
<pin id="546" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="trunc_ln708_4_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="12" slack="0"/>
<pin id="551" dir="0" index="1" bw="18" slack="0"/>
<pin id="552" dir="0" index="2" bw="4" slack="0"/>
<pin id="553" dir="0" index="3" bw="6" slack="0"/>
<pin id="554" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="sext_ln700_9_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="12" slack="2"/>
<pin id="560" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_9/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="sext_ln700_10_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="20" slack="1"/>
<pin id="563" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_10/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="rhs_V_6_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="24" slack="0"/>
<pin id="566" dir="0" index="1" bw="12" slack="2"/>
<pin id="567" dir="0" index="2" bw="1" slack="0"/>
<pin id="568" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_6/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="trunc_ln708_7_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="12" slack="0"/>
<pin id="573" dir="0" index="1" bw="24" slack="0"/>
<pin id="574" dir="0" index="2" bw="5" slack="0"/>
<pin id="575" dir="0" index="3" bw="6" slack="0"/>
<pin id="576" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="r_V_58_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="17" slack="1"/>
<pin id="582" dir="0" index="1" bw="14" slack="0"/>
<pin id="583" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_58/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="shl_ln1118_7_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="17" slack="0"/>
<pin id="587" dir="0" index="1" bw="12" slack="2"/>
<pin id="588" dir="0" index="2" bw="1" slack="0"/>
<pin id="589" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_7/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="sext_ln1118_23_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="17" slack="0"/>
<pin id="594" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_23/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="shl_ln1118_8_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="14" slack="0"/>
<pin id="598" dir="0" index="1" bw="12" slack="2"/>
<pin id="599" dir="0" index="2" bw="1" slack="0"/>
<pin id="600" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_8/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="sext_ln1118_24_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="14" slack="0"/>
<pin id="605" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_24/3 "/>
</bind>
</comp>

<comp id="607" class="1004" name="r_V_59_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="17" slack="0"/>
<pin id="609" dir="0" index="1" bw="14" slack="0"/>
<pin id="610" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_59/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln1192_20_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="18" slack="0"/>
<pin id="615" dir="0" index="1" bw="18" slack="0"/>
<pin id="616" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_20/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="ret_V_47_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="18" slack="0"/>
<pin id="621" dir="0" index="1" bw="12" slack="0"/>
<pin id="622" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_47/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="trunc_ln708_10_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="12" slack="0"/>
<pin id="627" dir="0" index="1" bw="18" slack="0"/>
<pin id="628" dir="0" index="2" bw="4" slack="0"/>
<pin id="629" dir="0" index="3" bw="6" slack="0"/>
<pin id="630" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="add_ln703_3_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="12" slack="3"/>
<pin id="637" dir="0" index="1" bw="3" slack="0"/>
<pin id="638" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/4 "/>
</bind>
</comp>

<comp id="641" class="1004" name="rhs_V_3_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="12" slack="8"/>
<pin id="643" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/9 "/>
</bind>
</comp>

<comp id="644" class="1004" name="ret_V_37_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="12" slack="6"/>
<pin id="646" dir="0" index="1" bw="12" slack="0"/>
<pin id="647" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_37/9 "/>
</bind>
</comp>

<comp id="649" class="1004" name="outsin_V_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="16" slack="0"/>
<pin id="651" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V/9 "/>
</bind>
</comp>

<comp id="653" class="1004" name="outcos_V_9_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="16" slack="0"/>
<pin id="655" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_9/9 "/>
</bind>
</comp>

<comp id="657" class="1004" name="outcos_V_2_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="16" slack="0"/>
<pin id="659" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_2/9 "/>
</bind>
</comp>

<comp id="661" class="1004" name="outsin_V_10_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="16" slack="0"/>
<pin id="663" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_10/9 "/>
</bind>
</comp>

<comp id="665" class="1004" name="outcos_V_10_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="16" slack="0"/>
<pin id="667" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_10/9 "/>
</bind>
</comp>

<comp id="669" class="1004" name="outcos_V_4_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="16" slack="0"/>
<pin id="671" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_4/9 "/>
</bind>
</comp>

<comp id="673" class="1004" name="r_V_23_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="12" slack="8"/>
<pin id="675" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_23/9 "/>
</bind>
</comp>

<comp id="676" class="1004" name="lhs_V_4_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="13" slack="0"/>
<pin id="678" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_4/9 "/>
</bind>
</comp>

<comp id="680" class="1004" name="ret_V_13_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="13" slack="0"/>
<pin id="682" dir="0" index="1" bw="7" slack="0"/>
<pin id="683" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/9 "/>
</bind>
</comp>

<comp id="686" class="1004" name="r_V_26_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="14" slack="0"/>
<pin id="688" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_26/9 "/>
</bind>
</comp>

<comp id="690" class="1004" name="outsin_V_13_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="16" slack="0"/>
<pin id="692" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_13/9 "/>
</bind>
</comp>

<comp id="694" class="1004" name="sext_ln703_12_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="0"/>
<pin id="696" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_12/9 "/>
</bind>
</comp>

<comp id="698" class="1004" name="ret_V_18_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="0"/>
<pin id="700" dir="0" index="1" bw="6" slack="0"/>
<pin id="701" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_18/9 "/>
</bind>
</comp>

<comp id="704" class="1004" name="r_V_15_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="12" slack="9"/>
<pin id="706" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_15/10 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sext_ln1118_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="12" slack="9"/>
<pin id="709" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/10 "/>
</bind>
</comp>

<comp id="710" class="1004" name="sext_ln1118_3_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="14" slack="7"/>
<pin id="712" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/10 "/>
</bind>
</comp>

<comp id="713" class="1004" name="r_V_48_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="12" slack="0"/>
<pin id="715" dir="0" index="1" bw="14" slack="0"/>
<pin id="716" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_48/10 "/>
</bind>
</comp>

<comp id="719" class="1004" name="sext_ln1118_4_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="1"/>
<pin id="721" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/10 "/>
</bind>
</comp>

<comp id="722" class="1004" name="shl_ln1118_1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="10" slack="0"/>
<pin id="724" dir="0" index="1" bw="8" slack="1"/>
<pin id="725" dir="0" index="2" bw="1" slack="0"/>
<pin id="726" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/10 "/>
</bind>
</comp>

<comp id="729" class="1004" name="sext_ln1118_5_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="10" slack="0"/>
<pin id="731" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/10 "/>
</bind>
</comp>

<comp id="733" class="1004" name="r_V_49_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="8" slack="0"/>
<pin id="735" dir="0" index="1" bw="10" slack="0"/>
<pin id="736" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_49/10 "/>
</bind>
</comp>

<comp id="739" class="1004" name="sext_ln703_1_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="11" slack="0"/>
<pin id="741" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/10 "/>
</bind>
</comp>

<comp id="743" class="1004" name="ret_V_31_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="11" slack="0"/>
<pin id="745" dir="0" index="1" bw="15" slack="0"/>
<pin id="746" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_31/10 "/>
</bind>
</comp>

<comp id="749" class="1004" name="outcos_V_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="16" slack="0"/>
<pin id="751" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V/10 "/>
</bind>
</comp>

<comp id="753" class="1004" name="sext_ln1118_6_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="8" slack="0"/>
<pin id="755" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/10 "/>
</bind>
</comp>

<comp id="757" class="1004" name="shl_ln1118_2_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="10" slack="0"/>
<pin id="759" dir="0" index="1" bw="8" slack="0"/>
<pin id="760" dir="0" index="2" bw="1" slack="0"/>
<pin id="761" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/10 "/>
</bind>
</comp>

<comp id="765" class="1004" name="sext_ln1118_7_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="10" slack="0"/>
<pin id="767" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/10 "/>
</bind>
</comp>

<comp id="769" class="1004" name="r_V_50_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="0"/>
<pin id="771" dir="0" index="1" bw="10" slack="0"/>
<pin id="772" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_50/10 "/>
</bind>
</comp>

<comp id="775" class="1004" name="sext_ln703_2_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="11" slack="0"/>
<pin id="777" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/10 "/>
</bind>
</comp>

<comp id="779" class="1004" name="ret_V_32_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="15" slack="0"/>
<pin id="781" dir="0" index="1" bw="11" slack="0"/>
<pin id="782" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_32/10 "/>
</bind>
</comp>

<comp id="785" class="1004" name="r_V_18_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="12" slack="9"/>
<pin id="787" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_18/10 "/>
</bind>
</comp>

<comp id="788" class="1004" name="r_V_5_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="12" slack="9"/>
<pin id="790" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_5/10 "/>
</bind>
</comp>

<comp id="791" class="1004" name="r_V_52_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="12" slack="0"/>
<pin id="794" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_52/10 "/>
</bind>
</comp>

<comp id="797" class="1004" name="sext_ln703_5_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="8" slack="1"/>
<pin id="799" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/10 "/>
</bind>
</comp>

<comp id="800" class="1004" name="ret_V_35_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="13" slack="0"/>
<pin id="802" dir="0" index="1" bw="8" slack="0"/>
<pin id="803" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_35/10 "/>
</bind>
</comp>

<comp id="806" class="1004" name="ret_V_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="13" slack="0"/>
<pin id="808" dir="0" index="1" bw="9" slack="0"/>
<pin id="809" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/10 "/>
</bind>
</comp>

<comp id="812" class="1004" name="sext_ln703_6_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="13" slack="0"/>
<pin id="814" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_6/10 "/>
</bind>
</comp>

<comp id="816" class="1004" name="sext_ln703_7_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="1"/>
<pin id="818" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_7/10 "/>
</bind>
</comp>

<comp id="819" class="1004" name="rhs_V_1_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="14" slack="0"/>
<pin id="821" dir="0" index="1" bw="8" slack="1"/>
<pin id="822" dir="0" index="2" bw="1" slack="0"/>
<pin id="823" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/10 "/>
</bind>
</comp>

<comp id="826" class="1004" name="sext_ln728_2_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="14" slack="0"/>
<pin id="828" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_2/10 "/>
</bind>
</comp>

<comp id="830" class="1004" name="outsin_V_11_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="0"/>
<pin id="832" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_11/10 "/>
</bind>
</comp>

<comp id="834" class="1004" name="r_V_8_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="0"/>
<pin id="836" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_8/10 "/>
</bind>
</comp>

<comp id="838" class="1004" name="r_V_54_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="8" slack="0"/>
<pin id="841" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_54/10 "/>
</bind>
</comp>

<comp id="844" class="1004" name="r_V_10_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="1"/>
<pin id="846" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_10/10 "/>
</bind>
</comp>

<comp id="847" class="1004" name="r_V_55_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="0"/>
<pin id="849" dir="0" index="1" bw="8" slack="0"/>
<pin id="850" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_55/10 "/>
</bind>
</comp>

<comp id="853" class="1004" name="shl_ln703_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="24" slack="0"/>
<pin id="855" dir="0" index="1" bw="3" slack="0"/>
<pin id="856" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln703/10 "/>
</bind>
</comp>

<comp id="858" class="1004" name="r_V_56_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="14" slack="0"/>
<pin id="860" dir="0" index="1" bw="12" slack="0"/>
<pin id="861" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_56/10 "/>
</bind>
</comp>

<comp id="864" class="1004" name="rhs_V_2_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="21" slack="0"/>
<pin id="866" dir="0" index="1" bw="15" slack="0"/>
<pin id="867" dir="0" index="2" bw="1" slack="0"/>
<pin id="868" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/10 "/>
</bind>
</comp>

<comp id="872" class="1004" name="sub_ln1192_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="24" slack="0"/>
<pin id="874" dir="0" index="1" bw="24" slack="0"/>
<pin id="875" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/10 "/>
</bind>
</comp>

<comp id="877" class="1004" name="sext_ln1192_6_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="21" slack="0"/>
<pin id="879" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/10 "/>
</bind>
</comp>

<comp id="881" class="1004" name="sext_ln1118_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="24" slack="0"/>
<pin id="883" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/10 "/>
</bind>
</comp>

<comp id="884" class="1004" name="shl_ln1118_5_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="26" slack="0"/>
<pin id="886" dir="0" index="1" bw="24" slack="0"/>
<pin id="887" dir="0" index="2" bw="1" slack="0"/>
<pin id="888" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_5/10 "/>
</bind>
</comp>

<comp id="891" class="1004" name="r_V_20_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="26" slack="0"/>
<pin id="893" dir="0" index="1" bw="24" slack="0"/>
<pin id="894" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_20/10 "/>
</bind>
</comp>

<comp id="897" class="1004" name="r_V_21_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="12" slack="9"/>
<pin id="899" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_21/10 "/>
</bind>
</comp>

<comp id="900" class="1004" name="sext_ln1118_14_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="1"/>
<pin id="902" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/10 "/>
</bind>
</comp>

<comp id="903" class="1004" name="lhs_V_2_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="18" slack="0"/>
<pin id="905" dir="0" index="1" bw="12" slack="9"/>
<pin id="906" dir="0" index="2" bw="1" slack="0"/>
<pin id="907" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/10 "/>
</bind>
</comp>

<comp id="910" class="1004" name="sext_ln728_4_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="18" slack="0"/>
<pin id="912" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_4/10 "/>
</bind>
</comp>

<comp id="914" class="1004" name="add_ln700_1_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="24" slack="0"/>
<pin id="916" dir="0" index="1" bw="21" slack="0"/>
<pin id="917" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/10 "/>
</bind>
</comp>

<comp id="920" class="1004" name="sext_ln1118_15_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="24" slack="1"/>
<pin id="922" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/10 "/>
</bind>
</comp>

<comp id="923" class="1004" name="shl_ln1118_6_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="26" slack="0"/>
<pin id="925" dir="0" index="1" bw="24" slack="1"/>
<pin id="926" dir="0" index="2" bw="1" slack="0"/>
<pin id="927" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/10 "/>
</bind>
</comp>

<comp id="930" class="1004" name="r_V_25_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="26" slack="0"/>
<pin id="932" dir="0" index="1" bw="24" slack="0"/>
<pin id="933" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_25/10 "/>
</bind>
</comp>

<comp id="936" class="1004" name="sext_ln700_6_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="26" slack="0"/>
<pin id="938" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_6/10 "/>
</bind>
</comp>

<comp id="940" class="1004" name="sext_ln700_7_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="28" slack="1"/>
<pin id="942" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_7/10 "/>
</bind>
</comp>

<comp id="943" class="1004" name="mul_ln700_2_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="28" slack="0"/>
<pin id="945" dir="0" index="1" bw="26" slack="0"/>
<pin id="946" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/10 "/>
</bind>
</comp>

<comp id="949" class="1004" name="r_V_28_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="8" slack="1"/>
<pin id="951" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_28/10 "/>
</bind>
</comp>

<comp id="952" class="1004" name="r_V_29_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="0"/>
<pin id="954" dir="0" index="1" bw="8" slack="0"/>
<pin id="955" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_29/10 "/>
</bind>
</comp>

<comp id="958" class="1004" name="sext_ln1116_7_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="9" slack="1"/>
<pin id="960" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_7/10 "/>
</bind>
</comp>

<comp id="961" class="1004" name="r_V_30_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="9" slack="0"/>
<pin id="963" dir="0" index="1" bw="9" slack="0"/>
<pin id="964" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_30/10 "/>
</bind>
</comp>

<comp id="967" class="1004" name="sext_ln703_13_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="18" slack="0"/>
<pin id="969" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_13/10 "/>
</bind>
</comp>

<comp id="971" class="1004" name="lhs_V_7_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="24" slack="0"/>
<pin id="973" dir="0" index="1" bw="18" slack="1"/>
<pin id="974" dir="0" index="2" bw="1" slack="0"/>
<pin id="975" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_7/10 "/>
</bind>
</comp>

<comp id="978" class="1004" name="sext_ln703_14_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="8" slack="1"/>
<pin id="980" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_14/10 "/>
</bind>
</comp>

<comp id="981" class="1004" name="ret_V_25_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="8" slack="0"/>
<pin id="983" dir="0" index="1" bw="6" slack="0"/>
<pin id="984" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_25/10 "/>
</bind>
</comp>

<comp id="987" class="1004" name="outsin_V_9_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="16" slack="0"/>
<pin id="989" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_9/10 "/>
</bind>
</comp>

<comp id="991" class="1004" name="sext_ln1193_1_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="13" slack="2"/>
<pin id="993" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_1/11 "/>
</bind>
</comp>

<comp id="994" class="1004" name="ret_V_30_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="13" slack="0"/>
<pin id="996" dir="0" index="1" bw="5" slack="0"/>
<pin id="997" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_30/11 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="outsin_V_1_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="16" slack="0"/>
<pin id="1002" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_1/11 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="outsin_V_2_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="16" slack="0"/>
<pin id="1006" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_2/11 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="lhs_V_1_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="15" slack="0"/>
<pin id="1010" dir="0" index="1" bw="9" slack="1"/>
<pin id="1011" dir="0" index="2" bw="1" slack="0"/>
<pin id="1012" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/11 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="sext_ln728_3_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="15" slack="0"/>
<pin id="1017" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_3/11 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="ret_V_9_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="16" slack="1"/>
<pin id="1021" dir="0" index="1" bw="15" slack="0"/>
<pin id="1022" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/11 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="sext_ln1116_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="20" slack="1"/>
<pin id="1026" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/11 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="sext_ln1118_11_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="16" slack="0"/>
<pin id="1029" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/11 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="outsin_V_5_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="16" slack="0"/>
<pin id="1033" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_5/11 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="sext_ln700_4_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="26" slack="1"/>
<pin id="1037" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_4/11 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="sext_ln700_5_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="20" slack="1"/>
<pin id="1040" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_5/11 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="mul_ln700_1_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="20" slack="0"/>
<pin id="1043" dir="0" index="1" bw="26" slack="0"/>
<pin id="1044" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/11 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="shl_ln1_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="36" slack="0"/>
<pin id="1049" dir="0" index="1" bw="24" slack="1"/>
<pin id="1050" dir="0" index="2" bw="1" slack="0"/>
<pin id="1051" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/11 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="sub_ln700_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="36" slack="0"/>
<pin id="1056" dir="0" index="1" bw="36" slack="0"/>
<pin id="1057" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln700/11 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="sext_ln700_8_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="16" slack="1"/>
<pin id="1062" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_8/11 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="mul_ln700_3_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="16" slack="0"/>
<pin id="1065" dir="0" index="1" bw="48" slack="1"/>
<pin id="1066" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_3/11 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="ret_V_20_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="24" slack="1"/>
<pin id="1070" dir="0" index="1" bw="20" slack="0"/>
<pin id="1071" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_20/11 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="sext_ln1118_17_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="24" slack="0"/>
<pin id="1075" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/11 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="sext_ln1118_18_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="16" slack="1"/>
<pin id="1079" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_18/11 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="outcos_V_5_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="16" slack="0"/>
<pin id="1082" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_5/11 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="r_V_32_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="8" slack="0"/>
<pin id="1086" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_32/11 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="r_V_33_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="8" slack="0"/>
<pin id="1090" dir="0" index="1" bw="8" slack="0"/>
<pin id="1091" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_33/11 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="sext_ln1116_12_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="9" slack="1"/>
<pin id="1096" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_12/11 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="r_V_37_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="9" slack="0"/>
<pin id="1099" dir="0" index="1" bw="9" slack="0"/>
<pin id="1100" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_37/11 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="r_V_38_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="8" slack="1"/>
<pin id="1105" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_38/11 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="r_V_39_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="8" slack="0"/>
<pin id="1108" dir="0" index="1" bw="8" slack="0"/>
<pin id="1109" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_39/11 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="sext_ln1116_14_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="18" slack="0"/>
<pin id="1114" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_14/11 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="sext_ln1118_21_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="16" slack="0"/>
<pin id="1118" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_21/11 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="outcos_V_7_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="16" slack="0"/>
<pin id="1122" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_7/11 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="r_V_41_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="8" slack="0"/>
<pin id="1126" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_41/11 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="r_V_42_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="8" slack="0"/>
<pin id="1130" dir="0" index="1" bw="8" slack="0"/>
<pin id="1131" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_42/11 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="sext_ln703_3_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="15" slack="2"/>
<pin id="1136" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/12 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="sext_ln700_2_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="8" slack="1"/>
<pin id="1139" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/12 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="lhs_V_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="23" slack="0"/>
<pin id="1142" dir="0" index="1" bw="17" slack="1"/>
<pin id="1143" dir="0" index="2" bw="1" slack="0"/>
<pin id="1144" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/12 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="sext_ln700_3_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="23" slack="0"/>
<pin id="1149" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/12 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="r_V_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="8" slack="1"/>
<pin id="1153" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/12 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="r_V_51_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="8" slack="0"/>
<pin id="1156" dir="0" index="1" bw="8" slack="0"/>
<pin id="1157" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_51/12 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="rhs_V_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="22" slack="0"/>
<pin id="1162" dir="0" index="1" bw="16" slack="0"/>
<pin id="1163" dir="0" index="2" bw="1" slack="0"/>
<pin id="1164" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/12 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="sext_ln728_1_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="22" slack="0"/>
<pin id="1170" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/12 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="ret_V_34_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="24" slack="0"/>
<pin id="1174" dir="0" index="1" bw="22" slack="0"/>
<pin id="1175" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_34/12 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="trunc_ln708_1_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="12" slack="0"/>
<pin id="1179" dir="0" index="1" bw="24" slack="0"/>
<pin id="1180" dir="0" index="2" bw="5" slack="0"/>
<pin id="1181" dir="0" index="3" bw="6" slack="0"/>
<pin id="1182" dir="1" index="4" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/12 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="sext_ln1116_1_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="36" slack="1"/>
<pin id="1189" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/12 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="sext_ln1118_12_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="8" slack="1"/>
<pin id="1192" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/12 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="r_V_13_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="8" slack="0"/>
<pin id="1195" dir="0" index="1" bw="36" slack="0"/>
<pin id="1196" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_13/12 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="outsin_V_6_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="16" slack="0"/>
<pin id="1201" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_6/12 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="shl_ln700_1_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="48" slack="0"/>
<pin id="1205" dir="0" index="1" bw="36" slack="1"/>
<pin id="1206" dir="0" index="2" bw="1" slack="0"/>
<pin id="1207" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln700_1/12 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="sub_ln700_1_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="48" slack="0"/>
<pin id="1212" dir="0" index="1" bw="48" slack="1"/>
<pin id="1213" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln700_1/12 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="outsin_V_12_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="16" slack="0"/>
<pin id="1217" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_12/12 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="rhs_V_5_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="44" slack="0"/>
<pin id="1221" dir="0" index="1" bw="8" slack="0"/>
<pin id="1222" dir="0" index="2" bw="1" slack="0"/>
<pin id="1223" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/12 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="sext_ln728_5_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="44" slack="0"/>
<pin id="1229" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_5/12 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="ret_V_40_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="48" slack="0"/>
<pin id="1233" dir="0" index="1" bw="44" slack="0"/>
<pin id="1234" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_40/12 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="trunc_ln708_5_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="12" slack="0"/>
<pin id="1239" dir="0" index="1" bw="48" slack="0"/>
<pin id="1240" dir="0" index="2" bw="7" slack="0"/>
<pin id="1241" dir="0" index="3" bw="7" slack="0"/>
<pin id="1242" dir="1" index="4" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/12 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="sext_ln1116_10_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="40" slack="1"/>
<pin id="1249" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_10/12 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="sext_ln1118_20_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="16" slack="1"/>
<pin id="1252" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_20/12 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="r_V_34_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="16" slack="0"/>
<pin id="1255" dir="0" index="1" bw="40" slack="0"/>
<pin id="1256" dir="1" index="2" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_34/12 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="outcos_V_6_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="16" slack="0"/>
<pin id="1261" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_6/12 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="r_V_35_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="8" slack="0"/>
<pin id="1265" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_35/12 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="r_V_36_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="8" slack="0"/>
<pin id="1269" dir="0" index="1" bw="8" slack="0"/>
<pin id="1270" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_36/12 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="sext_ln1116_16_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="34" slack="1"/>
<pin id="1275" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_16/12 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="sext_ln1118_22_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="16" slack="1"/>
<pin id="1278" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_22/12 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="r_V_43_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="16" slack="0"/>
<pin id="1281" dir="0" index="1" bw="34" slack="0"/>
<pin id="1282" dir="1" index="2" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_43/12 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="outcos_V_8_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="16" slack="0"/>
<pin id="1287" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_8/12 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="r_V_46_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="8" slack="0"/>
<pin id="1291" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_46/12 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="r_V_47_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="8" slack="0"/>
<pin id="1295" dir="0" index="1" bw="8" slack="0"/>
<pin id="1296" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_47/12 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="sext_ln1116_2_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="44" slack="1"/>
<pin id="1301" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/13 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="sext_ln1118_13_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="8" slack="1"/>
<pin id="1304" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/13 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="r_V_14_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="8" slack="0"/>
<pin id="1307" dir="0" index="1" bw="44" slack="0"/>
<pin id="1308" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_14/13 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="sext_ln1192_2_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="52" slack="1"/>
<pin id="1313" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/13 "/>
</bind>
</comp>

<comp id="1314" class="1004" name="sext_ln1192_3_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="16" slack="1"/>
<pin id="1316" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/13 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="mul_ln1192_4_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="16" slack="0"/>
<pin id="1319" dir="0" index="1" bw="52" slack="0"/>
<pin id="1320" dir="1" index="2" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/13 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="sext_ln1192_4_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="50" slack="1"/>
<pin id="1325" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/13 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="sext_ln1192_5_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="16" slack="1"/>
<pin id="1328" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/13 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="mul_ln1192_6_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="16" slack="0"/>
<pin id="1331" dir="0" index="1" bw="50" slack="0"/>
<pin id="1332" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_6/13 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="sext_ln1192_1_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="8" slack="5"/>
<pin id="1337" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/14 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="mul_ln1192_2_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="8" slack="0"/>
<pin id="1340" dir="0" index="1" bw="48" slack="1"/>
<pin id="1341" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/14 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="ret_V_44_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="60" slack="1"/>
<pin id="1345" dir="0" index="1" bw="55" slack="0"/>
<pin id="1346" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_44/14 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="trunc_ln708_8_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="12" slack="0"/>
<pin id="1350" dir="0" index="1" bw="60" slack="0"/>
<pin id="1351" dir="0" index="2" bw="7" slack="0"/>
<pin id="1352" dir="0" index="3" bw="7" slack="0"/>
<pin id="1353" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/14 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="ret_V_48_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="54" slack="1"/>
<pin id="1360" dir="0" index="1" bw="49" slack="0"/>
<pin id="1361" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_48/14 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="trunc_ln708_11_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="12" slack="0"/>
<pin id="1365" dir="0" index="1" bw="54" slack="0"/>
<pin id="1366" dir="0" index="2" bw="7" slack="0"/>
<pin id="1367" dir="0" index="3" bw="7" slack="0"/>
<pin id="1368" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_11/14 "/>
</bind>
</comp>

<comp id="1373" class="1004" name="ret_V_36_fu_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="48" slack="1"/>
<pin id="1375" dir="0" index="1" bw="43" slack="0"/>
<pin id="1376" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_36/15 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="trunc_ln708_3_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="12" slack="0"/>
<pin id="1380" dir="0" index="1" bw="48" slack="0"/>
<pin id="1381" dir="0" index="2" bw="7" slack="0"/>
<pin id="1382" dir="0" index="3" bw="7" slack="0"/>
<pin id="1383" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/15 "/>
</bind>
</comp>

<comp id="1389" class="1007" name="mul_ln1192_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="12" slack="0"/>
<pin id="1391" dir="0" index="1" bw="18" slack="0"/>
<pin id="1392" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/1 "/>
</bind>
</comp>

<comp id="1395" class="1007" name="grp_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="12" slack="0"/>
<pin id="1397" dir="0" index="1" bw="18" slack="0"/>
<pin id="1398" dir="0" index="2" bw="18" slack="0"/>
<pin id="1399" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_5/1 ret_V_45/1 "/>
</bind>
</comp>

<comp id="1404" class="1007" name="grp_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="12" slack="0"/>
<pin id="1406" dir="0" index="1" bw="18" slack="0"/>
<pin id="1407" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="1408" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_1/2 add_ln1192/2 "/>
</bind>
</comp>

<comp id="1412" class="1007" name="grp_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="12" slack="0"/>
<pin id="1414" dir="0" index="1" bw="18" slack="0"/>
<pin id="1415" dir="0" index="2" bw="18" slack="0"/>
<pin id="1416" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_3/2 ret_V_42/2 "/>
</bind>
</comp>

<comp id="1421" class="1007" name="grp_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="12" slack="0"/>
<pin id="1423" dir="0" index="1" bw="20" slack="0"/>
<pin id="1424" dir="0" index="2" bw="20" slack="0"/>
<pin id="1425" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703_1/2 ret_V_22/2 "/>
</bind>
</comp>

<comp id="1429" class="1007" name="grp_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="12" slack="0"/>
<pin id="1431" dir="0" index="1" bw="18" slack="0"/>
<pin id="1432" dir="0" index="2" bw="18" slack="0"/>
<pin id="1433" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_5/2 ret_V_46/2 "/>
</bind>
</comp>

<comp id="1438" class="1007" name="grp_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="14" slack="0"/>
<pin id="1440" dir="0" index="1" bw="14" slack="0"/>
<pin id="1441" dir="0" index="2" bw="18" slack="0"/>
<pin id="1442" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1193/3 ret_V_39/3 "/>
</bind>
</comp>

<comp id="1447" class="1007" name="grp_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="12" slack="0"/>
<pin id="1449" dir="0" index="1" bw="20" slack="0"/>
<pin id="1450" dir="0" index="2" bw="24" slack="0"/>
<pin id="1451" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_4/3 ret_V_43/3 "/>
</bind>
</comp>

<comp id="1456" class="1007" name="r_V_24_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="12" slack="0"/>
<pin id="1458" dir="0" index="1" bw="12" slack="0"/>
<pin id="1459" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_24/9 "/>
</bind>
</comp>

<comp id="1462" class="1007" name="r_V_27_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="14" slack="0"/>
<pin id="1464" dir="0" index="1" bw="14" slack="0"/>
<pin id="1465" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_27/9 "/>
</bind>
</comp>

<comp id="1468" class="1007" name="mul_ln728_fu_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="12" slack="7"/>
<pin id="1470" dir="0" index="1" bw="18" slack="0"/>
<pin id="1471" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/9 "/>
</bind>
</comp>

<comp id="1473" class="1007" name="grp_fu_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="8" slack="0"/>
<pin id="1475" dir="0" index="1" bw="13" slack="0"/>
<pin id="1476" dir="0" index="2" bw="14" slack="0"/>
<pin id="1477" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="mul_ln703/10 ret_V_8/10 "/>
</bind>
</comp>

<comp id="1481" class="1007" name="r_V_16_fu_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="12" slack="0"/>
<pin id="1483" dir="0" index="1" bw="12" slack="0"/>
<pin id="1484" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_16/10 "/>
</bind>
</comp>

<comp id="1489" class="1007" name="r_V_19_fu_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="12" slack="0"/>
<pin id="1491" dir="0" index="1" bw="12" slack="0"/>
<pin id="1492" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/10 "/>
</bind>
</comp>

<comp id="1497" class="1007" name="grp_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="8" slack="0"/>
<pin id="1499" dir="0" index="1" bw="12" slack="0"/>
<pin id="1500" dir="0" index="2" bw="18" slack="0"/>
<pin id="1501" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_57/10 ret_V_11/10 "/>
</bind>
</comp>

<comp id="1505" class="1007" name="grp_fu_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="18" slack="0"/>
<pin id="1507" dir="0" index="1" bw="24" slack="0"/>
<pin id="1508" dir="0" index="2" bw="24" slack="0"/>
<pin id="1509" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1193_1/10 ret_V_41/10 "/>
</bind>
</comp>

<comp id="1513" class="1007" name="r_V_12_fu_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="16" slack="0"/>
<pin id="1515" dir="0" index="1" bw="20" slack="0"/>
<pin id="1516" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/11 "/>
</bind>
</comp>

<comp id="1519" class="1007" name="r_V_31_fu_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="16" slack="0"/>
<pin id="1521" dir="0" index="1" bw="24" slack="0"/>
<pin id="1522" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_31/11 "/>
</bind>
</comp>

<comp id="1525" class="1007" name="r_V_40_fu_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="16" slack="0"/>
<pin id="1527" dir="0" index="1" bw="18" slack="0"/>
<pin id="1528" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_40/11 "/>
</bind>
</comp>

<comp id="1531" class="1007" name="grp_fu_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="15" slack="0"/>
<pin id="1533" dir="0" index="1" bw="16" slack="0"/>
<pin id="1534" dir="0" index="2" bw="8" slack="0"/>
<pin id="1535" dir="0" index="3" bw="23" slack="0"/>
<pin id="1536" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="ret_V_4/12 sext_ln700_1/12 mul_ln700/12 add_ln700/12 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="p_Val2_10_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="12" slack="1"/>
<pin id="1544" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_10 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="p_Val2_4_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="12" slack="1"/>
<pin id="1553" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="p_Val2_3_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="12" slack="1"/>
<pin id="1560" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1571" class="1005" name="p_Val2_2_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="12" slack="1"/>
<pin id="1573" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="mul_ln1192_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="18" slack="1"/>
<pin id="1581" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="trunc_ln51_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="12" slack="1"/>
<pin id="1586" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="sub_ln703_1_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="12" slack="1"/>
<pin id="1591" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln703_1 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="add_ln703_2_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="12" slack="1"/>
<pin id="1596" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="p_Val2_21_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="12" slack="1"/>
<pin id="1601" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_21 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="trunc_ln708_9_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="12" slack="1"/>
<pin id="1613" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1616" class="1005" name="add_ln703_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="12" slack="1"/>
<pin id="1618" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1621" class="1005" name="sext_ln728_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="18" slack="7"/>
<pin id="1623" dir="1" index="1" bw="18" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln728 "/>
</bind>
</comp>

<comp id="1626" class="1005" name="trunc_ln_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="12" slack="1"/>
<pin id="1628" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1631" class="1005" name="sext_ln1118_9_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="18" slack="1"/>
<pin id="1633" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_9 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="trunc_ln708_2_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="12" slack="1"/>
<pin id="1638" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1641" class="1005" name="trunc_ln708_6_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="12" slack="1"/>
<pin id="1643" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_6 "/>
</bind>
</comp>

<comp id="1646" class="1005" name="ret_V_22_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="20" slack="1"/>
<pin id="1648" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_22 "/>
</bind>
</comp>

<comp id="1651" class="1005" name="trunc_ln708_s_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="12" slack="1"/>
<pin id="1653" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1656" class="1005" name="lhs_V_3_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="13" slack="6"/>
<pin id="1658" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opset="lhs_V_3 "/>
</bind>
</comp>

<comp id="1661" class="1005" name="shl_ln_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="14" slack="7"/>
<pin id="1663" dir="1" index="1" bw="14" slack="7"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1666" class="1005" name="add_ln703_1_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="12" slack="1"/>
<pin id="1668" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="1671" class="1005" name="trunc_ln708_4_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="12" slack="1"/>
<pin id="1673" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="1676" class="1005" name="trunc_ln708_7_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="12" slack="1"/>
<pin id="1678" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_7 "/>
</bind>
</comp>

<comp id="1681" class="1005" name="trunc_ln708_10_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="12" slack="1"/>
<pin id="1683" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_10 "/>
</bind>
</comp>

<comp id="1686" class="1005" name="add_ln703_3_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="12" slack="1"/>
<pin id="1688" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_3 "/>
</bind>
</comp>

<comp id="1691" class="1005" name="ret_V_37_reg_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="13" slack="2"/>
<pin id="1693" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_37 "/>
</bind>
</comp>

<comp id="1696" class="1005" name="outsin_V_reg_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="8" slack="1"/>
<pin id="1698" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V "/>
</bind>
</comp>

<comp id="1703" class="1005" name="outcos_V_9_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="8" slack="1"/>
<pin id="1705" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_9 "/>
</bind>
</comp>

<comp id="1708" class="1005" name="outcos_V_2_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="8" slack="1"/>
<pin id="1710" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_2 "/>
</bind>
</comp>

<comp id="1713" class="1005" name="outsin_V_10_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="8" slack="1"/>
<pin id="1715" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_10 "/>
</bind>
</comp>

<comp id="1718" class="1005" name="outcos_V_10_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="8" slack="1"/>
<pin id="1720" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_10 "/>
</bind>
</comp>

<comp id="1724" class="1005" name="outcos_V_4_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="8" slack="1"/>
<pin id="1726" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_4 "/>
</bind>
</comp>

<comp id="1730" class="1005" name="r_V_24_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="24" slack="1"/>
<pin id="1732" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="r_V_24 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="r_V_27_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="28" slack="1"/>
<pin id="1738" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="r_V_27 "/>
</bind>
</comp>

<comp id="1741" class="1005" name="mul_ln728_reg_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="18" slack="1"/>
<pin id="1743" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln728 "/>
</bind>
</comp>

<comp id="1746" class="1005" name="ret_V_18_reg_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="9" slack="1"/>
<pin id="1748" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_18 "/>
</bind>
</comp>

<comp id="1751" class="1005" name="ret_V_32_reg_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="15" slack="2"/>
<pin id="1753" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_32 "/>
</bind>
</comp>

<comp id="1756" class="1005" name="ret_V_8_reg_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="20" slack="1"/>
<pin id="1758" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_8 "/>
</bind>
</comp>

<comp id="1761" class="1005" name="r_V_54_reg_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="9" slack="1"/>
<pin id="1763" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_V_54 "/>
</bind>
</comp>

<comp id="1766" class="1005" name="r_V_55_reg_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="16" slack="1"/>
<pin id="1768" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V_55 "/>
</bind>
</comp>

<comp id="1772" class="1005" name="r_V_20_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="26" slack="1"/>
<pin id="1774" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V_20 "/>
</bind>
</comp>

<comp id="1777" class="1005" name="ret_V_11_reg_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="20" slack="1"/>
<pin id="1779" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_11 "/>
</bind>
</comp>

<comp id="1782" class="1005" name="add_ln700_1_reg_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="24" slack="1"/>
<pin id="1784" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_1 "/>
</bind>
</comp>

<comp id="1787" class="1005" name="mul_ln700_2_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="48" slack="1"/>
<pin id="1789" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_2 "/>
</bind>
</comp>

<comp id="1792" class="1005" name="r_V_29_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="16" slack="1"/>
<pin id="1794" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V_29 "/>
</bind>
</comp>

<comp id="1797" class="1005" name="ret_V_41_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="24" slack="1"/>
<pin id="1799" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_41 "/>
</bind>
</comp>

<comp id="1802" class="1005" name="ret_V_25_reg_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="9" slack="1"/>
<pin id="1804" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_25 "/>
</bind>
</comp>

<comp id="1807" class="1005" name="outsin_V_9_reg_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="8" slack="1"/>
<pin id="1809" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_9 "/>
</bind>
</comp>

<comp id="1812" class="1005" name="ret_V_30_reg_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="17" slack="1"/>
<pin id="1814" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_30 "/>
</bind>
</comp>

<comp id="1817" class="1005" name="outsin_V_1_reg_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="8" slack="1"/>
<pin id="1819" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_1 "/>
</bind>
</comp>

<comp id="1822" class="1005" name="outsin_V_2_reg_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="8" slack="1"/>
<pin id="1824" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_2 "/>
</bind>
</comp>

<comp id="1827" class="1005" name="r_V_12_reg_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="36" slack="1"/>
<pin id="1829" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="r_V_12 "/>
</bind>
</comp>

<comp id="1832" class="1005" name="outsin_V_5_reg_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="8" slack="1"/>
<pin id="1834" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_5 "/>
</bind>
</comp>

<comp id="1837" class="1005" name="sub_ln700_reg_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="36" slack="1"/>
<pin id="1839" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln700 "/>
</bind>
</comp>

<comp id="1842" class="1005" name="mul_ln700_3_reg_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="48" slack="1"/>
<pin id="1844" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_3 "/>
</bind>
</comp>

<comp id="1847" class="1005" name="r_V_31_reg_1847">
<pin_list>
<pin id="1848" dir="0" index="0" bw="40" slack="1"/>
<pin id="1849" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_31 "/>
</bind>
</comp>

<comp id="1852" class="1005" name="r_V_33_reg_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="16" slack="1"/>
<pin id="1854" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V_33 "/>
</bind>
</comp>

<comp id="1857" class="1005" name="r_V_40_reg_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="34" slack="1"/>
<pin id="1859" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="r_V_40 "/>
</bind>
</comp>

<comp id="1862" class="1005" name="r_V_42_reg_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="16" slack="1"/>
<pin id="1864" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V_42 "/>
</bind>
</comp>

<comp id="1867" class="1005" name="trunc_ln708_1_reg_1867">
<pin_list>
<pin id="1868" dir="0" index="0" bw="12" slack="3"/>
<pin id="1869" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1872" class="1005" name="r_V_13_reg_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="44" slack="1"/>
<pin id="1874" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="r_V_13 "/>
</bind>
</comp>

<comp id="1877" class="1005" name="outsin_V_6_reg_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="8" slack="1"/>
<pin id="1879" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_6 "/>
</bind>
</comp>

<comp id="1882" class="1005" name="trunc_ln708_5_reg_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="12" slack="3"/>
<pin id="1884" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln708_5 "/>
</bind>
</comp>

<comp id="1887" class="1005" name="r_V_34_reg_1887">
<pin_list>
<pin id="1888" dir="0" index="0" bw="52" slack="1"/>
<pin id="1889" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="r_V_34 "/>
</bind>
</comp>

<comp id="1892" class="1005" name="r_V_36_reg_1892">
<pin_list>
<pin id="1893" dir="0" index="0" bw="16" slack="1"/>
<pin id="1894" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V_36 "/>
</bind>
</comp>

<comp id="1897" class="1005" name="r_V_43_reg_1897">
<pin_list>
<pin id="1898" dir="0" index="0" bw="50" slack="1"/>
<pin id="1899" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="r_V_43 "/>
</bind>
</comp>

<comp id="1902" class="1005" name="r_V_47_reg_1902">
<pin_list>
<pin id="1903" dir="0" index="0" bw="16" slack="1"/>
<pin id="1904" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="r_V_47 "/>
</bind>
</comp>

<comp id="1907" class="1005" name="r_V_14_reg_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="48" slack="1"/>
<pin id="1909" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V_14 "/>
</bind>
</comp>

<comp id="1912" class="1005" name="mul_ln1192_4_reg_1912">
<pin_list>
<pin id="1913" dir="0" index="0" bw="60" slack="1"/>
<pin id="1914" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_4 "/>
</bind>
</comp>

<comp id="1917" class="1005" name="mul_ln1192_6_reg_1917">
<pin_list>
<pin id="1918" dir="0" index="0" bw="54" slack="1"/>
<pin id="1919" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_6 "/>
</bind>
</comp>

<comp id="1922" class="1005" name="mul_ln1192_2_reg_1922">
<pin_list>
<pin id="1923" dir="0" index="0" bw="48" slack="1"/>
<pin id="1924" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="1927" class="1005" name="trunc_ln708_8_reg_1927">
<pin_list>
<pin id="1928" dir="0" index="0" bw="12" slack="1"/>
<pin id="1929" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_8 "/>
</bind>
</comp>

<comp id="1932" class="1005" name="trunc_ln708_11_reg_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="12" slack="1"/>
<pin id="1934" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="190"><net_src comp="12" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="182" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="2" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="182" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="182" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="6" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="182" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="8" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="182" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="10" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="32" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="32" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="32" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="32" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="32" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="32" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="32" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="32" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="32" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="32" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="32" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="32" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="318"><net_src comp="14" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="186" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="16" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="18" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="325"><net_src comp="312" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="14" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="186" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="20" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="22" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="342"><net_src comp="14" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="186" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="24" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="26" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="352"><net_src comp="14" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="186" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="28" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="30" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="356"><net_src comp="346" pin="4"/><net_sink comp="227" pin=1"/></net>

<net id="360"><net_src comp="346" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="186" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="370"><net_src comp="312" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="326" pin="4"/><net_sink comp="366" pin=1"/></net>

<net id="372"><net_src comp="366" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="377"><net_src comp="346" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="36" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="379"><net_src comp="373" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="386"><net_src comp="14" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="186" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="38" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="40" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="390"><net_src comp="380" pin="4"/><net_sink comp="247" pin=1"/></net>

<net id="396"><net_src comp="44" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="380" pin="4"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="46" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="405"><net_src comp="48" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="50" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="407"><net_src comp="52" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="415"><net_src comp="411" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="423"><net_src comp="56" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="48" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="419" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="432"><net_src comp="50" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="433"><net_src comp="52" pin="0"/><net_sink comp="424" pin=3"/></net>

<net id="439"><net_src comp="58" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="60" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="444"><net_src comp="434" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="62" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="64" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="455"><net_src comp="445" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="441" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="452" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="468"><net_src comp="48" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="456" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="50" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="52" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="472"><net_src comp="462" pin="4"/><net_sink comp="257" pin=1"/></net>

<net id="482"><net_src comp="48" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="50" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="484"><net_src comp="52" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="491"><net_src comp="48" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="50" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="493"><net_src comp="52" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="502"><net_src comp="78" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="80" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="507"><net_src comp="497" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="516"><net_src comp="508" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="82" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="518"><net_src comp="512" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="526"><net_src comp="494" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="519" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="528" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="84" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="532" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="547"><net_src comp="44" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="46" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="555"><net_src comp="48" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="50" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="557"><net_src comp="52" pin="0"/><net_sink comp="549" pin=3"/></net>

<net id="569"><net_src comp="86" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="88" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="577"><net_src comp="90" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="92" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="579"><net_src comp="94" pin="0"/><net_sink comp="571" pin=3"/></net>

<net id="584"><net_src comp="504" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="58" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="60" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="595"><net_src comp="585" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="601"><net_src comp="78" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="80" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="606"><net_src comp="596" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="611"><net_src comp="592" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="603" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="580" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="607" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="613" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="96" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="631"><net_src comp="48" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="619" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="50" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="634"><net_src comp="52" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="639"><net_src comp="98" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="640"><net_src comp="635" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="648"><net_src comp="641" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="652"><net_src comp="227" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="232" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="237" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="242" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="247" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="227" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="679"><net_src comp="644" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="676" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="100" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="689"><net_src comp="680" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="247" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="690" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="694" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="104" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="717"><net_src comp="707" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="710" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="727"><net_src comp="106" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="728"><net_src comp="80" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="732"><net_src comp="722" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="737"><net_src comp="719" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="729" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="742"><net_src comp="733" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="739" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="713" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="252" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="756"><net_src comp="749" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="762"><net_src comp="106" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="749" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="80" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="768"><net_src comp="757" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="753" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="765" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="778"><net_src comp="769" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="783"><net_src comp="743" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="775" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="795"><net_src comp="108" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="788" pin="1"/><net_sink comp="791" pin=1"/></net>

<net id="804"><net_src comp="791" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="797" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="800" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="110" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="806" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="824"><net_src comp="112" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="825"><net_src comp="46" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="829"><net_src comp="819" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="257" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="830" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="842"><net_src comp="114" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="834" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="851"><net_src comp="844" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="844" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="116" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="862"><net_src comp="710" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="707" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="869"><net_src comp="118" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="870"><net_src comp="858" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="871"><net_src comp="46" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="876"><net_src comp="853" pin="2"/><net_sink comp="872" pin=1"/></net>

<net id="880"><net_src comp="864" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="889"><net_src comp="120" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="890"><net_src comp="80" pin="0"/><net_sink comp="884" pin=2"/></net>

<net id="895"><net_src comp="884" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="881" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="908"><net_src comp="44" pin="0"/><net_sink comp="903" pin=0"/></net>

<net id="909"><net_src comp="46" pin="0"/><net_sink comp="903" pin=2"/></net>

<net id="913"><net_src comp="903" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="918"><net_src comp="872" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="877" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="928"><net_src comp="120" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="929"><net_src comp="80" pin="0"/><net_sink comp="923" pin=2"/></net>

<net id="934"><net_src comp="923" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="920" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="939"><net_src comp="930" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="947"><net_src comp="940" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="936" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="956"><net_src comp="949" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="949" pin="1"/><net_sink comp="952" pin=1"/></net>

<net id="965"><net_src comp="958" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="958" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="970"><net_src comp="961" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="976"><net_src comp="122" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="977"><net_src comp="46" pin="0"/><net_sink comp="971" pin=2"/></net>

<net id="985"><net_src comp="978" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="126" pin="0"/><net_sink comp="981" pin=1"/></net>

<net id="990"><net_src comp="262" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="998"><net_src comp="991" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="128" pin="0"/><net_sink comp="994" pin=1"/></net>

<net id="1003"><net_src comp="267" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1007"><net_src comp="272" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1013"><net_src comp="130" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1014"><net_src comp="46" pin="0"/><net_sink comp="1008" pin=2"/></net>

<net id="1018"><net_src comp="1008" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1023"><net_src comp="1015" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1030"><net_src comp="1019" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1034"><net_src comp="277" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1045"><net_src comp="1038" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="1035" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1052"><net_src comp="132" pin="0"/><net_sink comp="1047" pin=0"/></net>

<net id="1053"><net_src comp="88" pin="0"/><net_sink comp="1047" pin=2"/></net>

<net id="1058"><net_src comp="1047" pin="3"/><net_sink comp="1054" pin=0"/></net>

<net id="1059"><net_src comp="1041" pin="2"/><net_sink comp="1054" pin=1"/></net>

<net id="1067"><net_src comp="1060" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1072"><net_src comp="134" pin="0"/><net_sink comp="1068" pin=1"/></net>

<net id="1076"><net_src comp="1068" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1083"><net_src comp="282" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1087"><net_src comp="1080" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1092"><net_src comp="1084" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="1084" pin="1"/><net_sink comp="1088" pin=1"/></net>

<net id="1101"><net_src comp="1094" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="1094" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1110"><net_src comp="1103" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1111"><net_src comp="1103" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1115"><net_src comp="1097" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1119"><net_src comp="1106" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1123"><net_src comp="287" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1127"><net_src comp="1120" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1132"><net_src comp="1124" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="1124" pin="1"/><net_sink comp="1128" pin=1"/></net>

<net id="1145"><net_src comp="138" pin="0"/><net_sink comp="1140" pin=0"/></net>

<net id="1146"><net_src comp="46" pin="0"/><net_sink comp="1140" pin=2"/></net>

<net id="1150"><net_src comp="1140" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1158"><net_src comp="1151" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1159"><net_src comp="1151" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1165"><net_src comp="140" pin="0"/><net_sink comp="1160" pin=0"/></net>

<net id="1166"><net_src comp="1154" pin="2"/><net_sink comp="1160" pin=1"/></net>

<net id="1167"><net_src comp="46" pin="0"/><net_sink comp="1160" pin=2"/></net>

<net id="1171"><net_src comp="1160" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1176"><net_src comp="1168" pin="1"/><net_sink comp="1172" pin=1"/></net>

<net id="1183"><net_src comp="90" pin="0"/><net_sink comp="1177" pin=0"/></net>

<net id="1184"><net_src comp="1172" pin="2"/><net_sink comp="1177" pin=1"/></net>

<net id="1185"><net_src comp="92" pin="0"/><net_sink comp="1177" pin=2"/></net>

<net id="1186"><net_src comp="94" pin="0"/><net_sink comp="1177" pin=3"/></net>

<net id="1197"><net_src comp="1190" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1198"><net_src comp="1187" pin="1"/><net_sink comp="1193" pin=1"/></net>

<net id="1202"><net_src comp="292" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1208"><net_src comp="142" pin="0"/><net_sink comp="1203" pin=0"/></net>

<net id="1209"><net_src comp="88" pin="0"/><net_sink comp="1203" pin=2"/></net>

<net id="1214"><net_src comp="1203" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1218"><net_src comp="297" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1224"><net_src comp="144" pin="0"/><net_sink comp="1219" pin=0"/></net>

<net id="1225"><net_src comp="1215" pin="1"/><net_sink comp="1219" pin=1"/></net>

<net id="1226"><net_src comp="146" pin="0"/><net_sink comp="1219" pin=2"/></net>

<net id="1230"><net_src comp="1219" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1235"><net_src comp="1210" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1236"><net_src comp="1227" pin="1"/><net_sink comp="1231" pin=1"/></net>

<net id="1243"><net_src comp="148" pin="0"/><net_sink comp="1237" pin=0"/></net>

<net id="1244"><net_src comp="1231" pin="2"/><net_sink comp="1237" pin=1"/></net>

<net id="1245"><net_src comp="38" pin="0"/><net_sink comp="1237" pin=2"/></net>

<net id="1246"><net_src comp="40" pin="0"/><net_sink comp="1237" pin=3"/></net>

<net id="1257"><net_src comp="1250" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1258"><net_src comp="1247" pin="1"/><net_sink comp="1253" pin=1"/></net>

<net id="1262"><net_src comp="302" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1266"><net_src comp="1259" pin="1"/><net_sink comp="1263" pin=0"/></net>

<net id="1271"><net_src comp="1263" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1272"><net_src comp="1263" pin="1"/><net_sink comp="1267" pin=1"/></net>

<net id="1283"><net_src comp="1276" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1284"><net_src comp="1273" pin="1"/><net_sink comp="1279" pin=1"/></net>

<net id="1288"><net_src comp="307" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1292"><net_src comp="1285" pin="1"/><net_sink comp="1289" pin=0"/></net>

<net id="1297"><net_src comp="1289" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1298"><net_src comp="1289" pin="1"/><net_sink comp="1293" pin=1"/></net>

<net id="1309"><net_src comp="1302" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1310"><net_src comp="1299" pin="1"/><net_sink comp="1305" pin=1"/></net>

<net id="1321"><net_src comp="1314" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="1322"><net_src comp="1311" pin="1"/><net_sink comp="1317" pin=1"/></net>

<net id="1333"><net_src comp="1326" pin="1"/><net_sink comp="1329" pin=0"/></net>

<net id="1334"><net_src comp="1323" pin="1"/><net_sink comp="1329" pin=1"/></net>

<net id="1342"><net_src comp="1335" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1347"><net_src comp="150" pin="0"/><net_sink comp="1343" pin=1"/></net>

<net id="1354"><net_src comp="152" pin="0"/><net_sink comp="1348" pin=0"/></net>

<net id="1355"><net_src comp="1343" pin="2"/><net_sink comp="1348" pin=1"/></net>

<net id="1356"><net_src comp="20" pin="0"/><net_sink comp="1348" pin=2"/></net>

<net id="1357"><net_src comp="22" pin="0"/><net_sink comp="1348" pin=3"/></net>

<net id="1362"><net_src comp="154" pin="0"/><net_sink comp="1358" pin=1"/></net>

<net id="1369"><net_src comp="156" pin="0"/><net_sink comp="1363" pin=0"/></net>

<net id="1370"><net_src comp="1358" pin="2"/><net_sink comp="1363" pin=1"/></net>

<net id="1371"><net_src comp="158" pin="0"/><net_sink comp="1363" pin=2"/></net>

<net id="1372"><net_src comp="160" pin="0"/><net_sink comp="1363" pin=3"/></net>

<net id="1377"><net_src comp="184" pin="0"/><net_sink comp="1373" pin=1"/></net>

<net id="1384"><net_src comp="148" pin="0"/><net_sink comp="1378" pin=0"/></net>

<net id="1385"><net_src comp="1373" pin="2"/><net_sink comp="1378" pin=1"/></net>

<net id="1386"><net_src comp="38" pin="0"/><net_sink comp="1378" pin=2"/></net>

<net id="1387"><net_src comp="40" pin="0"/><net_sink comp="1378" pin=3"/></net>

<net id="1388"><net_src comp="1378" pin="4"/><net_sink comp="199" pin=2"/></net>

<net id="1393"><net_src comp="357" pin="1"/><net_sink comp="1389" pin=0"/></net>

<net id="1394"><net_src comp="34" pin="0"/><net_sink comp="1389" pin=1"/></net>

<net id="1400"><net_src comp="322" pin="1"/><net_sink comp="1395" pin=0"/></net>

<net id="1401"><net_src comp="42" pin="0"/><net_sink comp="1395" pin=1"/></net>

<net id="1402"><net_src comp="391" pin="3"/><net_sink comp="1395" pin=2"/></net>

<net id="1403"><net_src comp="1395" pin="3"/><net_sink comp="399" pin=1"/></net>

<net id="1409"><net_src comp="416" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1410"><net_src comp="54" pin="0"/><net_sink comp="1404" pin=1"/></net>

<net id="1411"><net_src comp="1404" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="1417"><net_src comp="473" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1418"><net_src comp="66" pin="0"/><net_sink comp="1412" pin=1"/></net>

<net id="1419"><net_src comp="68" pin="0"/><net_sink comp="1412" pin=2"/></net>

<net id="1420"><net_src comp="1412" pin="3"/><net_sink comp="476" pin=1"/></net>

<net id="1426"><net_src comp="408" pin="1"/><net_sink comp="1421" pin=0"/></net>

<net id="1427"><net_src comp="70" pin="0"/><net_sink comp="1421" pin=1"/></net>

<net id="1428"><net_src comp="72" pin="0"/><net_sink comp="1421" pin=2"/></net>

<net id="1434"><net_src comp="473" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="1435"><net_src comp="74" pin="0"/><net_sink comp="1429" pin=1"/></net>

<net id="1436"><net_src comp="76" pin="0"/><net_sink comp="1429" pin=2"/></net>

<net id="1437"><net_src comp="1429" pin="3"/><net_sink comp="485" pin=1"/></net>

<net id="1443"><net_src comp="538" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1444"><net_src comp="538" pin="1"/><net_sink comp="1438" pin=1"/></net>

<net id="1445"><net_src comp="542" pin="3"/><net_sink comp="1438" pin=2"/></net>

<net id="1446"><net_src comp="1438" pin="3"/><net_sink comp="549" pin=1"/></net>

<net id="1452"><net_src comp="558" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1453"><net_src comp="561" pin="1"/><net_sink comp="1447" pin=1"/></net>

<net id="1454"><net_src comp="564" pin="3"/><net_sink comp="1447" pin=2"/></net>

<net id="1455"><net_src comp="1447" pin="3"/><net_sink comp="571" pin=1"/></net>

<net id="1460"><net_src comp="673" pin="1"/><net_sink comp="1456" pin=0"/></net>

<net id="1461"><net_src comp="673" pin="1"/><net_sink comp="1456" pin=1"/></net>

<net id="1466"><net_src comp="686" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="1467"><net_src comp="686" pin="1"/><net_sink comp="1462" pin=1"/></net>

<net id="1472"><net_src comp="102" pin="0"/><net_sink comp="1468" pin=1"/></net>

<net id="1478"><net_src comp="816" pin="1"/><net_sink comp="1473" pin=0"/></net>

<net id="1479"><net_src comp="812" pin="1"/><net_sink comp="1473" pin=1"/></net>

<net id="1480"><net_src comp="826" pin="1"/><net_sink comp="1473" pin=2"/></net>

<net id="1485"><net_src comp="704" pin="1"/><net_sink comp="1481" pin=0"/></net>

<net id="1486"><net_src comp="704" pin="1"/><net_sink comp="1481" pin=1"/></net>

<net id="1487"><net_src comp="1481" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="1488"><net_src comp="1481" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="1493"><net_src comp="785" pin="1"/><net_sink comp="1489" pin=0"/></net>

<net id="1494"><net_src comp="785" pin="1"/><net_sink comp="1489" pin=1"/></net>

<net id="1495"><net_src comp="1489" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="1496"><net_src comp="1489" pin="2"/><net_sink comp="884" pin=1"/></net>

<net id="1502"><net_src comp="900" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="1503"><net_src comp="897" pin="1"/><net_sink comp="1497" pin=1"/></net>

<net id="1504"><net_src comp="910" pin="1"/><net_sink comp="1497" pin=2"/></net>

<net id="1510"><net_src comp="967" pin="1"/><net_sink comp="1505" pin=0"/></net>

<net id="1511"><net_src comp="124" pin="0"/><net_sink comp="1505" pin=1"/></net>

<net id="1512"><net_src comp="971" pin="3"/><net_sink comp="1505" pin=2"/></net>

<net id="1517"><net_src comp="1027" pin="1"/><net_sink comp="1513" pin=0"/></net>

<net id="1518"><net_src comp="1024" pin="1"/><net_sink comp="1513" pin=1"/></net>

<net id="1523"><net_src comp="1077" pin="1"/><net_sink comp="1519" pin=0"/></net>

<net id="1524"><net_src comp="1073" pin="1"/><net_sink comp="1519" pin=1"/></net>

<net id="1529"><net_src comp="1116" pin="1"/><net_sink comp="1525" pin=0"/></net>

<net id="1530"><net_src comp="1112" pin="1"/><net_sink comp="1525" pin=1"/></net>

<net id="1537"><net_src comp="1134" pin="1"/><net_sink comp="1531" pin=0"/></net>

<net id="1538"><net_src comp="136" pin="0"/><net_sink comp="1531" pin=1"/></net>

<net id="1539"><net_src comp="1137" pin="1"/><net_sink comp="1531" pin=2"/></net>

<net id="1540"><net_src comp="1147" pin="1"/><net_sink comp="1531" pin=3"/></net>

<net id="1541"><net_src comp="1531" pin="4"/><net_sink comp="1172" pin=0"/></net>

<net id="1545"><net_src comp="312" pin="4"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="1547"><net_src comp="1542" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="1548"><net_src comp="1542" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="1549"><net_src comp="1542" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="1550"><net_src comp="1542" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="1554"><net_src comp="326" pin="4"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="1556"><net_src comp="1551" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1557"><net_src comp="1551" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1561"><net_src comp="336" pin="4"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1563"><net_src comp="1558" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="1564"><net_src comp="1558" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="1565"><net_src comp="1558" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="1566"><net_src comp="1558" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="1567"><net_src comp="1558" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1568"><net_src comp="1558" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1569"><net_src comp="1558" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1570"><net_src comp="1558" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="1574"><net_src comp="346" pin="4"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="1576"><net_src comp="1571" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="1577"><net_src comp="1571" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="1578"><net_src comp="1571" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1582"><net_src comp="1389" pin="2"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1587"><net_src comp="361" pin="1"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="1592"><net_src comp="366" pin="2"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="1597"><net_src comp="373" pin="2"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="1602"><net_src comp="380" pin="4"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="1604"><net_src comp="1599" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1605"><net_src comp="1599" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1606"><net_src comp="1599" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="1607"><net_src comp="1599" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="1608"><net_src comp="1599" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="1609"><net_src comp="1599" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="1610"><net_src comp="1599" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1614"><net_src comp="399" pin="4"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="1619"><net_src comp="411" pin="2"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="1624"><net_src comp="416" pin="1"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="1468" pin=0"/></net>

<net id="1629"><net_src comp="424" pin="4"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="1634"><net_src comp="441" pin="1"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="1639"><net_src comp="462" pin="4"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="1644"><net_src comp="476" pin="4"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="1649"><net_src comp="1421" pin="3"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="1654"><net_src comp="485" pin="4"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="1659"><net_src comp="494" pin="1"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="1664"><net_src comp="497" pin="3"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1669"><net_src comp="512" pin="2"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="1674"><net_src comp="549" pin="4"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="1679"><net_src comp="571" pin="4"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="1684"><net_src comp="625" pin="4"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="1689"><net_src comp="635" pin="2"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="1694"><net_src comp="644" pin="2"/><net_sink comp="1691" pin=0"/></net>

<net id="1695"><net_src comp="1691" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1699"><net_src comp="649" pin="1"/><net_sink comp="1696" pin=0"/></net>

<net id="1700"><net_src comp="1696" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1701"><net_src comp="1696" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="1702"><net_src comp="1696" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1706"><net_src comp="653" pin="1"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1711"><net_src comp="657" pin="1"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1716"><net_src comp="661" pin="1"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="1721"><net_src comp="665" pin="1"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1723"><net_src comp="1718" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="1727"><net_src comp="669" pin="1"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1729"><net_src comp="1724" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1733"><net_src comp="1456" pin="2"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="1735"><net_src comp="1730" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="1739"><net_src comp="1462" pin="2"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1744"><net_src comp="1468" pin="2"/><net_sink comp="1741" pin=0"/></net>

<net id="1745"><net_src comp="1741" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="1749"><net_src comp="698" pin="2"/><net_sink comp="1746" pin=0"/></net>

<net id="1750"><net_src comp="1746" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1754"><net_src comp="779" pin="2"/><net_sink comp="1751" pin=0"/></net>

<net id="1755"><net_src comp="1751" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1759"><net_src comp="1473" pin="3"/><net_sink comp="1756" pin=0"/></net>

<net id="1760"><net_src comp="1756" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1764"><net_src comp="838" pin="2"/><net_sink comp="1761" pin=0"/></net>

<net id="1765"><net_src comp="1761" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1769"><net_src comp="847" pin="2"/><net_sink comp="1766" pin=0"/></net>

<net id="1770"><net_src comp="1766" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1771"><net_src comp="1766" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1775"><net_src comp="891" pin="2"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1780"><net_src comp="1497" pin="3"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1785"><net_src comp="914" pin="2"/><net_sink comp="1782" pin=0"/></net>

<net id="1786"><net_src comp="1782" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1790"><net_src comp="943" pin="2"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1795"><net_src comp="952" pin="2"/><net_sink comp="1792" pin=0"/></net>

<net id="1796"><net_src comp="1792" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1800"><net_src comp="1505" pin="3"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1805"><net_src comp="981" pin="2"/><net_sink comp="1802" pin=0"/></net>

<net id="1806"><net_src comp="1802" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1810"><net_src comp="987" pin="1"/><net_sink comp="1807" pin=0"/></net>

<net id="1811"><net_src comp="1807" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1815"><net_src comp="994" pin="2"/><net_sink comp="1812" pin=0"/></net>

<net id="1816"><net_src comp="1812" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="1820"><net_src comp="1000" pin="1"/><net_sink comp="1817" pin=0"/></net>

<net id="1821"><net_src comp="1817" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1825"><net_src comp="1004" pin="1"/><net_sink comp="1822" pin=0"/></net>

<net id="1826"><net_src comp="1822" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1830"><net_src comp="1513" pin="2"/><net_sink comp="1827" pin=0"/></net>

<net id="1831"><net_src comp="1827" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1835"><net_src comp="1031" pin="1"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1840"><net_src comp="1054" pin="2"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="1203" pin=1"/></net>

<net id="1845"><net_src comp="1063" pin="2"/><net_sink comp="1842" pin=0"/></net>

<net id="1846"><net_src comp="1842" pin="1"/><net_sink comp="1210" pin=1"/></net>

<net id="1850"><net_src comp="1519" pin="2"/><net_sink comp="1847" pin=0"/></net>

<net id="1851"><net_src comp="1847" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1855"><net_src comp="1088" pin="2"/><net_sink comp="1852" pin=0"/></net>

<net id="1856"><net_src comp="1852" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1860"><net_src comp="1525" pin="2"/><net_sink comp="1857" pin=0"/></net>

<net id="1861"><net_src comp="1857" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1865"><net_src comp="1128" pin="2"/><net_sink comp="1862" pin=0"/></net>

<net id="1866"><net_src comp="1862" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1870"><net_src comp="1177" pin="4"/><net_sink comp="1867" pin=0"/></net>

<net id="1871"><net_src comp="1867" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="1875"><net_src comp="1193" pin="2"/><net_sink comp="1872" pin=0"/></net>

<net id="1876"><net_src comp="1872" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1880"><net_src comp="1199" pin="1"/><net_sink comp="1877" pin=0"/></net>

<net id="1881"><net_src comp="1877" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1885"><net_src comp="1237" pin="4"/><net_sink comp="1882" pin=0"/></net>

<net id="1886"><net_src comp="1882" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="1890"><net_src comp="1253" pin="2"/><net_sink comp="1887" pin=0"/></net>

<net id="1891"><net_src comp="1887" pin="1"/><net_sink comp="1311" pin=0"/></net>

<net id="1895"><net_src comp="1267" pin="2"/><net_sink comp="1892" pin=0"/></net>

<net id="1896"><net_src comp="1892" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1900"><net_src comp="1279" pin="2"/><net_sink comp="1897" pin=0"/></net>

<net id="1901"><net_src comp="1897" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1905"><net_src comp="1293" pin="2"/><net_sink comp="1902" pin=0"/></net>

<net id="1906"><net_src comp="1902" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="1910"><net_src comp="1305" pin="2"/><net_sink comp="1907" pin=0"/></net>

<net id="1911"><net_src comp="1907" pin="1"/><net_sink comp="1338" pin=1"/></net>

<net id="1915"><net_src comp="1317" pin="2"/><net_sink comp="1912" pin=0"/></net>

<net id="1916"><net_src comp="1912" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1920"><net_src comp="1329" pin="2"/><net_sink comp="1917" pin=0"/></net>

<net id="1921"><net_src comp="1917" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1925"><net_src comp="1338" pin="2"/><net_sink comp="1922" pin=0"/></net>

<net id="1926"><net_src comp="1922" pin="1"/><net_sink comp="1373" pin=0"/></net>

<net id="1930"><net_src comp="1348" pin="4"/><net_sink comp="1927" pin=0"/></net>

<net id="1931"><net_src comp="1927" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="1935"><net_src comp="1363" pin="4"/><net_sink comp="1932" pin=0"/></net>

<net id="1936"><net_src comp="1932" pin="1"/><net_sink comp="220" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {15 }
	Port: y_1_V | {15 }
	Port: y_2_V | {15 }
	Port: y_3_V | {15 }
	Port: y_4_V | {15 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		sext_ln700 : 1
		call_ret_i : 1
		sext_ln1192 : 1
		mul_ln1192 : 2
		call_ret_i4 : 1
		sub_ln703_1 : 1
		call_ret_i5 : 2
		add_ln703_2 : 1
		call_ret_i6 : 2
		call_ret_i8 : 1
		mul_ln700_5 : 2
		rhs_V_7 : 1
		ret_V_45 : 3
		trunc_ln708_9 : 4
	State 2
		call_ret_i1 : 1
		mul_ln1192_1 : 1
		add_ln1192 : 2
		ret_V_33 : 3
		trunc_ln : 4
		sext_ln1118_9 : 1
		sext_ln1118_10 : 1
		r_V_53 : 2
		trunc_ln708_2 : 3
		call_ret_i7 : 4
		mul_ln1192_3 : 1
		ret_V_42 : 2
		trunc_ln708_6 : 3
		mul_ln703_1 : 1
		ret_V_22 : 2
		mul_ln1192_5 : 1
		ret_V_46 : 2
		trunc_ln708_s : 3
	State 3
		sext_ln1118_2 : 1
		add_ln703_1 : 1
		call_ret_i3 : 2
		ret_V_38 : 1
		lhs_V_5 : 2
		ret_V_15 : 3
		sext_ln1118_16 : 4
		mul_ln1193 : 5
		ret_V_39 : 6
		trunc_ln708_4 : 7
		mul_ln700_4 : 1
		ret_V_43 : 2
		trunc_ln708_7 : 3
		r_V_58 : 2
		sext_ln1118_23 : 1
		sext_ln1118_24 : 1
		r_V_59 : 2
		add_ln1192_20 : 3
		ret_V_47 : 4
		trunc_ln708_10 : 5
	State 4
		call_ret_i10 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
		ret_V_37 : 1
		outsin_V : 1
		outcos_V_9 : 1
		outcos_V_2 : 1
		outsin_V_10 : 1
		outcos_V_10 : 1
		outcos_V_4 : 1
		r_V_24 : 1
		lhs_V_4 : 2
		ret_V_13 : 3
		r_V_26 : 4
		r_V_27 : 5
		outsin_V_13 : 1
		sext_ln703_12 : 2
		ret_V_18 : 3
	State 10
		r_V_48 : 1
		sext_ln1118_5 : 1
		r_V_49 : 2
		sext_ln703_1 : 3
		ret_V_31 : 4
		outcos_V : 1
		sext_ln1118_6 : 2
		shl_ln1118_2 : 2
		sext_ln1118_7 : 3
		r_V_50 : 4
		sext_ln703_2 : 5
		ret_V_32 : 6
		r_V_52 : 1
		ret_V_35 : 2
		ret_V : 3
		sext_ln703_6 : 4
		mul_ln703 : 5
		sext_ln728_2 : 1
		ret_V_8 : 6
		outsin_V_11 : 1
		r_V_8 : 2
		r_V_54 : 3
		r_V_55 : 1
		r_V_16 : 1
		shl_ln703 : 2
		r_V_56 : 1
		rhs_V_2 : 2
		sub_ln1192 : 2
		sext_ln1192_6 : 3
		r_V_19 : 1
		sext_ln1118 : 2
		shl_ln1118_5 : 2
		r_V_20 : 3
		r_V_57 : 1
		sext_ln728_4 : 1
		ret_V_11 : 2
		add_ln700_1 : 4
		r_V_25 : 1
		sext_ln700_6 : 2
		mul_ln700_2 : 3
		r_V_29 : 1
		r_V_30 : 1
		sext_ln703_13 : 2
		mul_ln1193_1 : 3
		ret_V_41 : 4
		ret_V_25 : 1
		outsin_V_9 : 1
	State 11
		ret_V_30 : 1
		outsin_V_1 : 1
		outsin_V_2 : 1
		sext_ln728_3 : 1
		ret_V_9 : 2
		sext_ln1118_11 : 3
		r_V_12 : 4
		outsin_V_5 : 1
		mul_ln700_1 : 1
		sub_ln700 : 2
		mul_ln700_3 : 1
		sext_ln1118_17 : 1
		r_V_31 : 2
		outcos_V_5 : 1
		r_V_32 : 2
		r_V_33 : 3
		r_V_37 : 1
		r_V_39 : 1
		sext_ln1116_14 : 2
		sext_ln1118_21 : 2
		r_V_40 : 3
		outcos_V_7 : 1
		r_V_41 : 2
		r_V_42 : 3
	State 12
		ret_V_4 : 1
		sext_ln700_1 : 2
		mul_ln700 : 3
		sext_ln700_3 : 1
		add_ln700 : 4
		r_V_51 : 1
		rhs_V : 2
		sext_ln728_1 : 3
		ret_V_34 : 5
		trunc_ln708_1 : 6
		r_V_13 : 1
		outsin_V_6 : 1
		sub_ln700_1 : 1
		outsin_V_12 : 1
		rhs_V_5 : 2
		sext_ln728_5 : 3
		ret_V_40 : 4
		trunc_ln708_5 : 5
		r_V_34 : 1
		outcos_V_6 : 1
		r_V_35 : 2
		r_V_36 : 3
		r_V_43 : 1
		outcos_V_8 : 1
		r_V_46 : 2
		r_V_47 : 3
	State 13
		r_V_14 : 1
		mul_ln1192_4 : 1
		mul_ln1192_6 : 1
	State 14
		mul_ln1192_2 : 1
		trunc_ln708_8 : 1
		trunc_ln708_11 : 1
	State 15
		trunc_ln708_3 : 1
		write_ln51 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          | grp_generic_sincos_12_6_s_fu_227 |    2    |   226   |   2055  |
|          | grp_generic_sincos_12_6_s_fu_232 |    2    |   226   |   2055  |
|          | grp_generic_sincos_12_6_s_fu_237 |    2    |   226   |   2055  |
|          | grp_generic_sincos_12_6_s_fu_242 |    2    |   226   |   2055  |
|          | grp_generic_sincos_12_6_s_fu_247 |    2    |   226   |   2055  |
|          | grp_generic_sincos_12_6_s_fu_252 |    2    |   226   |   2055  |
|          | grp_generic_sincos_12_6_s_fu_257 |    2    |   226   |   2055  |
|          | grp_generic_sincos_12_6_s_fu_262 |    2    |   226   |   2055  |
|   call   | grp_generic_sincos_12_6_s_fu_267 |    2    |   226   |   2055  |
|          | grp_generic_sincos_12_6_s_fu_272 |    2    |   226   |   2055  |
|          | grp_generic_sincos_12_6_s_fu_277 |    2    |   226   |   2055  |
|          | grp_generic_sincos_12_6_s_fu_282 |    2    |   226   |   2055  |
|          | grp_generic_sincos_12_6_s_fu_287 |    2    |   226   |   2055  |
|          | grp_generic_sincos_12_6_s_fu_292 |    2    |   226   |   2055  |
|          | grp_generic_sincos_12_6_s_fu_297 |    2    |   226   |   2055  |
|          | grp_generic_sincos_12_6_s_fu_302 |    2    |   226   |   2055  |
|          | grp_generic_sincos_12_6_s_fu_307 |    2    |   226   |   2055  |
|----------|----------------------------------|---------|---------|---------|
|          |           r_V_55_fu_847          |    0    |    0    |    40   |
|          |        mul_ln700_2_fu_943        |    2    |    0    |    40   |
|          |           r_V_29_fu_952          |    0    |    0    |    40   |
|          |           r_V_30_fu_961          |    0    |    0    |    49   |
|          |          ret_V_30_fu_994         |    1    |    0    |    8    |
|          |        mul_ln700_1_fu_1041       |    2    |    0    |    50   |
|          |        mul_ln700_3_fu_1063       |    3    |    0    |    21   |
|          |          r_V_33_fu_1088          |    0    |    0    |    40   |
|          |          r_V_37_fu_1097          |    0    |    0    |    49   |
|          |          r_V_39_fu_1106          |    0    |    0    |    40   |
|          |          r_V_42_fu_1128          |    0    |    0    |    40   |
|          |          r_V_51_fu_1154          |    0    |    0    |    40   |
|          |          r_V_13_fu_1193          |    2    |    0    |    24   |
|          |          r_V_34_fu_1253          |    2    |    0    |    28   |
|    mul   |          r_V_36_fu_1267          |    0    |    0    |    40   |
|          |          r_V_43_fu_1279          |    2    |    0    |    22   |
|          |          r_V_47_fu_1293          |    0    |    0    |    40   |
|          |          r_V_14_fu_1305          |    2    |    0    |    20   |
|          |       mul_ln1192_4_fu_1317       |    3    |    0    |    29   |
|          |       mul_ln1192_6_fu_1329       |    3    |    0    |    21   |
|          |       mul_ln1192_2_fu_1338       |    3    |    0    |    21   |
|          |        mul_ln1192_fu_1389        |    1    |    0    |    0    |
|          |          r_V_24_fu_1456          |    1    |    0    |    0    |
|          |          r_V_27_fu_1462          |    1    |    0    |    0    |
|          |         mul_ln728_fu_1468        |    1    |    0    |    0    |
|          |          r_V_16_fu_1481          |    1    |    0    |    0    |
|          |          r_V_19_fu_1489          |    1    |    0    |    0    |
|          |          r_V_12_fu_1513          |    1    |    0    |    0    |
|          |          r_V_31_fu_1519          |    1    |    0    |    0    |
|          |          r_V_40_fu_1525          |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        add_ln703_2_fu_373        |    0    |    0    |    19   |
|          |         add_ln703_fu_411         |    0    |    0    |    19   |
|          |          ret_V_33_fu_419         |    0    |    0    |    25   |
|          |        add_ln703_1_fu_512        |    0    |    0    |    18   |
|          |          ret_V_15_fu_532         |    0    |    0    |    20   |
|          |       add_ln1192_20_fu_613       |    0    |    0    |    18   |
|          |          ret_V_47_fu_619         |    0    |    0    |    18   |
|          |        add_ln703_3_fu_635        |    0    |    0    |    19   |
|          |          ret_V_13_fu_680         |    0    |    0    |    20   |
|          |          ret_V_18_fu_698         |    0    |    0    |    15   |
|          |           r_V_48_fu_713          |    0    |    0    |    21   |
|    add   |           r_V_49_fu_733          |    0    |    0    |    17   |
|          |          ret_V_31_fu_743         |    0    |    0    |    18   |
|          |           r_V_50_fu_769          |    0    |    0    |    17   |
|          |           ret_V_fu_806           |    0    |    0    |    18   |
|          |        add_ln700_1_fu_914        |    0    |    0    |    18   |
|          |          ret_V_25_fu_981         |    0    |    0    |    15   |
|          |          ret_V_9_fu_1019         |    0    |    0    |    23   |
|          |         ret_V_20_fu_1068         |    0    |    0    |    31   |
|          |         ret_V_34_fu_1172         |    0    |    0    |    31   |
|          |         ret_V_40_fu_1231         |    0    |    0    |    18   |
|          |         ret_V_44_fu_1343         |    0    |    0    |    67   |
|          |         ret_V_48_fu_1358         |    0    |    0    |    61   |
|          |         ret_V_36_fu_1373         |    0    |    0    |    55   |
|----------|----------------------------------|---------|---------|---------|
|          |        sub_ln703_1_fu_366        |    0    |    0    |    19   |
|          |           r_V_53_fu_456          |    0    |    0    |    24   |
|          |         sub_ln703_fu_508         |    0    |    0    |    18   |
|          |          ret_V_38_fu_522         |    0    |    0    |    19   |
|          |           r_V_58_fu_580          |    0    |    0    |    24   |
|          |           r_V_59_fu_607          |    0    |    0    |    24   |
|          |          ret_V_37_fu_644         |    0    |    0    |    19   |
|          |          ret_V_32_fu_779         |    0    |    0    |    18   |
|    sub   |           r_V_52_fu_791          |    0    |    0    |    19   |
|          |          ret_V_35_fu_800         |    0    |    0    |    18   |
|          |           r_V_54_fu_838          |    0    |    0    |    15   |
|          |           r_V_56_fu_858          |    0    |    0    |    21   |
|          |         sub_ln1192_fu_872        |    0    |    0    |    18   |
|          |           r_V_20_fu_891          |    0    |    0    |    33   |
|          |           r_V_25_fu_930          |    0    |    0    |    33   |
|          |         sub_ln700_fu_1054        |    0    |    0    |    43   |
|          |        sub_ln700_1_fu_1210       |    0    |    0    |    18   |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_1395           |    1    |    0    |    0    |
|          |            grp_fu_1404           |    1    |    0    |    0    |
|          |            grp_fu_1412           |    1    |    0    |    0    |
|  muladd  |            grp_fu_1421           |    1    |    0    |    0    |
|          |            grp_fu_1429           |    1    |    0    |    0    |
|          |            grp_fu_1447           |    1    |    0    |    0    |
|          |            grp_fu_1497           |    1    |    0    |    0    |
|          |            grp_fu_1505           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  mulsub  |            grp_fu_1438           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  mul_sub |            grp_fu_1473           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| addmuladd|            grp_fu_1531           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   read   |       x_V_read_read_fu_186       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln50_write_fu_192     |    0    |    0    |    0    |
|          |      write_ln51_write_fu_199     |    0    |    0    |    0    |
|   write  |      write_ln52_write_fu_206     |    0    |    0    |    0    |
|          |      write_ln53_write_fu_213     |    0    |    0    |    0    |
|          |      write_ln54_write_fu_220     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         p_Val2_10_fu_312         |    0    |    0    |    0    |
|          |          p_Val2_4_fu_326         |    0    |    0    |    0    |
|          |          p_Val2_3_fu_336         |    0    |    0    |    0    |
|          |          p_Val2_2_fu_346         |    0    |    0    |    0    |
|          |         p_Val2_21_fu_380         |    0    |    0    |    0    |
|          |       trunc_ln708_9_fu_399       |    0    |    0    |    0    |
|          |          trunc_ln_fu_424         |    0    |    0    |    0    |
|          |       trunc_ln708_2_fu_462       |    0    |    0    |    0    |
|partselect|       trunc_ln708_6_fu_476       |    0    |    0    |    0    |
|          |       trunc_ln708_s_fu_485       |    0    |    0    |    0    |
|          |       trunc_ln708_4_fu_549       |    0    |    0    |    0    |
|          |       trunc_ln708_7_fu_571       |    0    |    0    |    0    |
|          |       trunc_ln708_10_fu_625      |    0    |    0    |    0    |
|          |       trunc_ln708_1_fu_1177      |    0    |    0    |    0    |
|          |       trunc_ln708_5_fu_1237      |    0    |    0    |    0    |
|          |       trunc_ln708_8_fu_1348      |    0    |    0    |    0    |
|          |      trunc_ln708_11_fu_1363      |    0    |    0    |    0    |
|          |       trunc_ln708_3_fu_1378      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         sext_ln700_fu_322        |    0    |    0    |    0    |
|          |        sext_ln1192_fu_357        |    0    |    0    |    0    |
|          |         sext_ln703_fu_408        |    0    |    0    |    0    |
|          |         sext_ln728_fu_416        |    0    |    0    |    0    |
|          |       sext_ln1118_9_fu_441       |    0    |    0    |    0    |
|          |       sext_ln1118_10_fu_452      |    0    |    0    |    0    |
|          |       sext_ln1118_19_fu_473      |    0    |    0    |    0    |
|          |          lhs_V_3_fu_494          |    0    |    0    |    0    |
|          |       sext_ln1118_2_fu_504       |    0    |    0    |    0    |
|          |          rhs_V_4_fu_519          |    0    |    0    |    0    |
|          |          lhs_V_5_fu_528          |    0    |    0    |    0    |
|          |       sext_ln1118_16_fu_538      |    0    |    0    |    0    |
|          |        sext_ln700_9_fu_558       |    0    |    0    |    0    |
|          |       sext_ln700_10_fu_561       |    0    |    0    |    0    |
|          |       sext_ln1118_23_fu_592      |    0    |    0    |    0    |
|          |       sext_ln1118_24_fu_603      |    0    |    0    |    0    |
|          |          rhs_V_3_fu_641          |    0    |    0    |    0    |
|          |           r_V_23_fu_673          |    0    |    0    |    0    |
|          |          lhs_V_4_fu_676          |    0    |    0    |    0    |
|          |           r_V_26_fu_686          |    0    |    0    |    0    |
|          |       sext_ln703_12_fu_694       |    0    |    0    |    0    |
|          |           r_V_15_fu_704          |    0    |    0    |    0    |
|          |       sext_ln1118_1_fu_707       |    0    |    0    |    0    |
|          |       sext_ln1118_3_fu_710       |    0    |    0    |    0    |
|          |       sext_ln1118_4_fu_719       |    0    |    0    |    0    |
|          |       sext_ln1118_5_fu_729       |    0    |    0    |    0    |
|          |        sext_ln703_1_fu_739       |    0    |    0    |    0    |
|          |       sext_ln1118_6_fu_753       |    0    |    0    |    0    |
|          |       sext_ln1118_7_fu_765       |    0    |    0    |    0    |
|          |        sext_ln703_2_fu_775       |    0    |    0    |    0    |
|          |           r_V_18_fu_785          |    0    |    0    |    0    |
|          |           r_V_5_fu_788           |    0    |    0    |    0    |
|          |        sext_ln703_5_fu_797       |    0    |    0    |    0    |
|          |        sext_ln703_6_fu_812       |    0    |    0    |    0    |
|          |        sext_ln703_7_fu_816       |    0    |    0    |    0    |
|          |        sext_ln728_2_fu_826       |    0    |    0    |    0    |
|          |           r_V_8_fu_834           |    0    |    0    |    0    |
|          |           r_V_10_fu_844          |    0    |    0    |    0    |
|          |       sext_ln1192_6_fu_877       |    0    |    0    |    0    |
|          |        sext_ln1118_fu_881        |    0    |    0    |    0    |
|          |           r_V_21_fu_897          |    0    |    0    |    0    |
|          |       sext_ln1118_14_fu_900      |    0    |    0    |    0    |
|   sext   |        sext_ln728_4_fu_910       |    0    |    0    |    0    |
|          |       sext_ln1118_15_fu_920      |    0    |    0    |    0    |
|          |        sext_ln700_6_fu_936       |    0    |    0    |    0    |
|          |        sext_ln700_7_fu_940       |    0    |    0    |    0    |
|          |           r_V_28_fu_949          |    0    |    0    |    0    |
|          |       sext_ln1116_7_fu_958       |    0    |    0    |    0    |
|          |       sext_ln703_13_fu_967       |    0    |    0    |    0    |
|          |       sext_ln703_14_fu_978       |    0    |    0    |    0    |
|          |       sext_ln1193_1_fu_991       |    0    |    0    |    0    |
|          |       sext_ln728_3_fu_1015       |    0    |    0    |    0    |
|          |        sext_ln1116_fu_1024       |    0    |    0    |    0    |
|          |      sext_ln1118_11_fu_1027      |    0    |    0    |    0    |
|          |       sext_ln700_4_fu_1035       |    0    |    0    |    0    |
|          |       sext_ln700_5_fu_1038       |    0    |    0    |    0    |
|          |       sext_ln700_8_fu_1060       |    0    |    0    |    0    |
|          |      sext_ln1118_17_fu_1073      |    0    |    0    |    0    |
|          |      sext_ln1118_18_fu_1077      |    0    |    0    |    0    |
|          |          r_V_32_fu_1084          |    0    |    0    |    0    |
|          |      sext_ln1116_12_fu_1094      |    0    |    0    |    0    |
|          |          r_V_38_fu_1103          |    0    |    0    |    0    |
|          |      sext_ln1116_14_fu_1112      |    0    |    0    |    0    |
|          |      sext_ln1118_21_fu_1116      |    0    |    0    |    0    |
|          |          r_V_41_fu_1124          |    0    |    0    |    0    |
|          |       sext_ln703_3_fu_1134       |    0    |    0    |    0    |
|          |       sext_ln700_2_fu_1137       |    0    |    0    |    0    |
|          |       sext_ln700_3_fu_1147       |    0    |    0    |    0    |
|          |            r_V_fu_1151           |    0    |    0    |    0    |
|          |       sext_ln728_1_fu_1168       |    0    |    0    |    0    |
|          |       sext_ln1116_1_fu_1187      |    0    |    0    |    0    |
|          |      sext_ln1118_12_fu_1190      |    0    |    0    |    0    |
|          |       sext_ln728_5_fu_1227       |    0    |    0    |    0    |
|          |      sext_ln1116_10_fu_1247      |    0    |    0    |    0    |
|          |      sext_ln1118_20_fu_1250      |    0    |    0    |    0    |
|          |          r_V_35_fu_1263          |    0    |    0    |    0    |
|          |      sext_ln1116_16_fu_1273      |    0    |    0    |    0    |
|          |      sext_ln1118_22_fu_1276      |    0    |    0    |    0    |
|          |          r_V_46_fu_1289          |    0    |    0    |    0    |
|          |       sext_ln1116_2_fu_1299      |    0    |    0    |    0    |
|          |      sext_ln1118_13_fu_1302      |    0    |    0    |    0    |
|          |       sext_ln1192_2_fu_1311      |    0    |    0    |    0    |
|          |       sext_ln1192_3_fu_1314      |    0    |    0    |    0    |
|          |       sext_ln1192_4_fu_1323      |    0    |    0    |    0    |
|          |       sext_ln1192_5_fu_1326      |    0    |    0    |    0    |
|          |       sext_ln1192_1_fu_1335      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln51_fu_361        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          rhs_V_7_fu_391          |    0    |    0    |    0    |
|          |        shl_ln1118_3_fu_434       |    0    |    0    |    0    |
|          |        shl_ln1118_4_fu_445       |    0    |    0    |    0    |
|          |           shl_ln_fu_497          |    0    |    0    |    0    |
|          |          lhs_V_6_fu_542          |    0    |    0    |    0    |
|          |          rhs_V_6_fu_564          |    0    |    0    |    0    |
|          |        shl_ln1118_7_fu_585       |    0    |    0    |    0    |
|          |        shl_ln1118_8_fu_596       |    0    |    0    |    0    |
|          |        shl_ln1118_1_fu_722       |    0    |    0    |    0    |
|          |        shl_ln1118_2_fu_757       |    0    |    0    |    0    |
|bitconcatenate|          rhs_V_1_fu_819          |    0    |    0    |    0    |
|          |          rhs_V_2_fu_864          |    0    |    0    |    0    |
|          |        shl_ln1118_5_fu_884       |    0    |    0    |    0    |
|          |          lhs_V_2_fu_903          |    0    |    0    |    0    |
|          |        shl_ln1118_6_fu_923       |    0    |    0    |    0    |
|          |          lhs_V_7_fu_971          |    0    |    0    |    0    |
|          |          lhs_V_1_fu_1008         |    0    |    0    |    0    |
|          |          shl_ln1_fu_1047         |    0    |    0    |    0    |
|          |           lhs_V_fu_1140          |    0    |    0    |    0    |
|          |           rhs_V_fu_1160          |    0    |    0    |    0    |
|          |        shl_ln700_1_fu_1203       |    0    |    0    |    0    |
|          |          rhs_V_5_fu_1219         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          outsin_V_fu_649         |    0    |    0    |    0    |
|          |         outcos_V_9_fu_653        |    0    |    0    |    0    |
|          |         outcos_V_2_fu_657        |    0    |    0    |    0    |
|          |        outsin_V_10_fu_661        |    0    |    0    |    0    |
|          |        outcos_V_10_fu_665        |    0    |    0    |    0    |
|          |         outcos_V_4_fu_669        |    0    |    0    |    0    |
|          |        outsin_V_13_fu_690        |    0    |    0    |    0    |
|          |          outcos_V_fu_749         |    0    |    0    |    0    |
|          |        outsin_V_11_fu_830        |    0    |    0    |    0    |
|extractvalue|         outsin_V_9_fu_987        |    0    |    0    |    0    |
|          |        outsin_V_1_fu_1000        |    0    |    0    |    0    |
|          |        outsin_V_2_fu_1004        |    0    |    0    |    0    |
|          |        outsin_V_5_fu_1031        |    0    |    0    |    0    |
|          |        outcos_V_5_fu_1080        |    0    |    0    |    0    |
|          |        outcos_V_7_fu_1120        |    0    |    0    |    0    |
|          |        outsin_V_6_fu_1199        |    0    |    0    |    0    |
|          |        outsin_V_12_fu_1215       |    0    |    0    |    0    |
|          |        outcos_V_6_fu_1259        |    0    |    0    |    0    |
|          |        outcos_V_8_fu_1285        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|    shl   |         shl_ln703_fu_853         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    79   |   3842  |  36621  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln700_1_reg_1782 |   24   |
|  add_ln703_1_reg_1666 |   12   |
|  add_ln703_2_reg_1594 |   12   |
|  add_ln703_3_reg_1686 |   12   |
|   add_ln703_reg_1616  |   12   |
|    lhs_V_3_reg_1656   |   13   |
| mul_ln1192_2_reg_1922 |   48   |
| mul_ln1192_4_reg_1912 |   60   |
| mul_ln1192_6_reg_1917 |   54   |
|  mul_ln1192_reg_1579  |   18   |
|  mul_ln700_2_reg_1787 |   48   |
|  mul_ln700_3_reg_1842 |   48   |
|   mul_ln728_reg_1741  |   18   |
|  outcos_V_10_reg_1718 |    8   |
|  outcos_V_2_reg_1708  |    8   |
|  outcos_V_4_reg_1724  |    8   |
|  outcos_V_9_reg_1703  |    8   |
|  outsin_V_10_reg_1713 |    8   |
|  outsin_V_1_reg_1817  |    8   |
|  outsin_V_2_reg_1822  |    8   |
|  outsin_V_5_reg_1832  |    8   |
|  outsin_V_6_reg_1877  |    8   |
|  outsin_V_9_reg_1807  |    8   |
|   outsin_V_reg_1696   |    8   |
|   p_Val2_10_reg_1542  |   12   |
|   p_Val2_21_reg_1599  |   12   |
|   p_Val2_2_reg_1571   |   12   |
|   p_Val2_3_reg_1558   |   12   |
|   p_Val2_4_reg_1551   |   12   |
|    r_V_12_reg_1827    |   36   |
|    r_V_13_reg_1872    |   44   |
|    r_V_14_reg_1907    |   48   |
|    r_V_20_reg_1772    |   26   |
|    r_V_24_reg_1730    |   24   |
|    r_V_27_reg_1736    |   28   |
|    r_V_29_reg_1792    |   16   |
|    r_V_31_reg_1847    |   40   |
|    r_V_33_reg_1852    |   16   |
|    r_V_34_reg_1887    |   52   |
|    r_V_36_reg_1892    |   16   |
|    r_V_40_reg_1857    |   34   |
|    r_V_42_reg_1862    |   16   |
|    r_V_43_reg_1897    |   50   |
|    r_V_47_reg_1902    |   16   |
|    r_V_54_reg_1761    |    9   |
|    r_V_55_reg_1766    |   16   |
|   ret_V_11_reg_1777   |   20   |
|   ret_V_18_reg_1746   |    9   |
|   ret_V_22_reg_1646   |   20   |
|   ret_V_25_reg_1802   |    9   |
|   ret_V_30_reg_1812   |   17   |
|   ret_V_32_reg_1751   |   15   |
|   ret_V_37_reg_1691   |   13   |
|   ret_V_41_reg_1797   |   24   |
|    ret_V_8_reg_1756   |   20   |
| sext_ln1118_9_reg_1631|   18   |
|  sext_ln728_reg_1621  |   18   |
|    shl_ln_reg_1661    |   14   |
|   sub_ln700_reg_1837  |   36   |
|  sub_ln703_1_reg_1589 |   12   |
|  trunc_ln51_reg_1584  |   12   |
|trunc_ln708_10_reg_1681|   12   |
|trunc_ln708_11_reg_1932|   12   |
| trunc_ln708_1_reg_1867|   12   |
| trunc_ln708_2_reg_1636|   12   |
| trunc_ln708_4_reg_1671|   12   |
| trunc_ln708_5_reg_1882|   12   |
| trunc_ln708_6_reg_1641|   12   |
| trunc_ln708_7_reg_1676|   12   |
| trunc_ln708_8_reg_1927|   12   |
| trunc_ln708_9_reg_1611|   12   |
| trunc_ln708_s_reg_1651|   12   |
|   trunc_ln_reg_1626   |   12   |
+-----------------------+--------+
|         Total         |  1415  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
| grp_generic_sincos_12_6_s_fu_227 |  p1  |   2  |  12  |   24   ||    9    |
| grp_generic_sincos_12_6_s_fu_232 |  p1  |   2  |  12  |   24   ||    9    |
| grp_generic_sincos_12_6_s_fu_237 |  p1  |   2  |  12  |   24   ||    9    |
| grp_generic_sincos_12_6_s_fu_242 |  p1  |   2  |  12  |   24   ||    9    |
| grp_generic_sincos_12_6_s_fu_247 |  p1  |   2  |  12  |   24   ||    9    |
| grp_generic_sincos_12_6_s_fu_252 |  p1  |   2  |  12  |   24   ||    9    |
| grp_generic_sincos_12_6_s_fu_257 |  p1  |   2  |  12  |   24   ||    9    |
| grp_generic_sincos_12_6_s_fu_272 |  p1  |   2  |  12  |   24   ||    9    |
| grp_generic_sincos_12_6_s_fu_292 |  p1  |   2  |  12  |   24   ||    9    |
|            grp_fu_1404           |  p0  |   2  |  12  |   24   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   240  ||   6.03  ||    90   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   79   |    -   |  3842  |  36621 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   90   |
|  Register |    -   |    -   |  1415  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   79   |    6   |  5257  |  36711 |
+-----------+--------+--------+--------+--------+
