# sim_fista
VHDL sim code to proto FISTA algorithm in Xilinx FPGA
