--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 802 paths analyzed, 145 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.002ns.
--------------------------------------------------------------------------------
Slack:                  15.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          sc/M_stateCounter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.943ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.286 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to sc/M_stateCounter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.AQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_0
    SLICE_X18Y32.A2      net (fanout=3)        1.149   M_ctr_q_0
    SLICE_X18Y32.COUT    Topcya                0.472   sc/Madd_M_stateCounter_d_cy[3]
                                                       sc/Madd_M_stateCounter_d_lut<0>_INV_0
                                                       sc/Madd_M_stateCounter_d_cy<3>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[3]
    SLICE_X18Y33.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter_d_cy[7]
                                                       sc/Madd_M_stateCounter_d_cy<7>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[7]
    SLICE_X18Y34.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter_d_cy[11]
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X18Y35.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter_d_cy[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X18Y36.COUT    Tbyp                  0.091   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X18Y37.COUT    Tbyp                  0.091   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X18Y38.CMUX    Tcinc                 0.289   sc/M_stateCounter_q[25]
                                                       sc/Madd_M_stateCounter_d_xor<26>
    SLICE_X19Y38.D2      net (fanout=1)        0.757   sc/M_stateCounter_d[26]
    SLICE_X19Y38.CLK     Tas                   0.373   M_sc_inc_state
                                                       sc/Mmux_M_stateCounter_d<26>11
                                                       sc/M_stateCounter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.943ns (2.019ns logic, 1.924ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack:                  16.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.768ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.186 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.CQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_1
    SLICE_X16Y34.B1      net (fanout=3)        0.737   M_ctr_q_1
    SLICE_X16Y34.COUT    Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_1_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y35.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y36.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y37.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X16Y38.AMUX    Tcina                 0.220   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X15Y38.A1      net (fanout=1)        0.767   seg/ctr/Result[16]
    SLICE_X15Y38.A       Tilo                  0.259   M_ctr_q_16_1
                                                       seg/ctr/M_ctr_q_16_rstpot
    SLICE_X17Y38.BX      net (fanout=1)        0.467   seg/ctr/M_ctr_q_16_rstpot
    SLICE_X17Y38.CLK     Tdick                 0.114   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.768ns (1.785ns logic, 1.983ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack:                  16.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2 (FF)
  Destination:          sc/M_stateCounter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.610ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.286 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2 to sc/M_stateCounter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.DQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_2
    SLICE_X18Y32.C2      net (fanout=3)        0.963   M_ctr_q_2
    SLICE_X18Y32.COUT    Topcyc                0.325   sc/Madd_M_stateCounter_d_cy[3]
                                                       M_ctr_q_2_rt
                                                       sc/Madd_M_stateCounter_d_cy<3>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[3]
    SLICE_X18Y33.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter_d_cy[7]
                                                       sc/Madd_M_stateCounter_d_cy<7>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[7]
    SLICE_X18Y34.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter_d_cy[11]
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X18Y35.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter_d_cy[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X18Y36.COUT    Tbyp                  0.091   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X18Y37.COUT    Tbyp                  0.091   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X18Y38.CMUX    Tcinc                 0.289   sc/M_stateCounter_q[25]
                                                       sc/Madd_M_stateCounter_d_xor<26>
    SLICE_X19Y38.D2      net (fanout=1)        0.757   sc/M_stateCounter_d[26]
    SLICE_X19Y38.CLK     Tas                   0.373   M_sc_inc_state
                                                       sc/Mmux_M_stateCounter_d<26>11
                                                       sc/M_stateCounter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.610ns (1.872ns logic, 1.738ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack:                  16.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.577ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.286 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.CQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_5
    SLICE_X16Y35.B3      net (fanout=3)        0.642   M_ctr_q_5
    SLICE_X16Y35.COUT    Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       M_ctr_q_5_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y36.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y37.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X16Y38.AMUX    Tcina                 0.220   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X15Y38.A1      net (fanout=1)        0.767   seg/ctr/Result[16]
    SLICE_X15Y38.A       Tilo                  0.259   M_ctr_q_16_1
                                                       seg/ctr/M_ctr_q_16_rstpot
    SLICE_X17Y38.BX      net (fanout=1)        0.467   seg/ctr/M_ctr_q_16_rstpot
    SLICE_X17Y38.CLK     Tdick                 0.114   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.577ns (1.692ns logic, 1.885ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack:                  16.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_6 (FF)
  Destination:          sc/M_stateCounter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.286 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_6 to sc/M_stateCounter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.DQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_6
    SLICE_X18Y33.C2      net (fanout=3)        1.007   M_ctr_q_6
    SLICE_X18Y33.COUT    Topcyc                0.325   sc/Madd_M_stateCounter_d_cy[7]
                                                       M_ctr_q_6_rt
                                                       sc/Madd_M_stateCounter_d_cy<7>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[7]
    SLICE_X18Y34.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter_d_cy[11]
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X18Y35.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter_d_cy[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X18Y36.COUT    Tbyp                  0.091   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X18Y37.COUT    Tbyp                  0.091   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X18Y38.CMUX    Tcinc                 0.289   sc/M_stateCounter_q[25]
                                                       sc/Madd_M_stateCounter_d_xor<26>
    SLICE_X19Y38.D2      net (fanout=1)        0.757   sc/M_stateCounter_d[26]
    SLICE_X19Y38.CLK     Tas                   0.373   M_sc_inc_state
                                                       sc/Mmux_M_stateCounter_d<26>11
                                                       sc/M_stateCounter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (1.781ns logic, 1.779ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack:                  16.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          sc/M_stateCounter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.540ns (Levels of Logic = 8)
  Clock Path Skew:      -0.024ns (0.286 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to sc/M_stateCounter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.CQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_1
    SLICE_X18Y32.B4      net (fanout=3)        0.770   M_ctr_q_1
    SLICE_X18Y32.COUT    Topcyb                0.448   sc/Madd_M_stateCounter_d_cy[3]
                                                       M_ctr_q_1_rt
                                                       sc/Madd_M_stateCounter_d_cy<3>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[3]
    SLICE_X18Y33.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter_d_cy[7]
                                                       sc/Madd_M_stateCounter_d_cy<7>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[7]
    SLICE_X18Y34.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter_d_cy[11]
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X18Y35.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter_d_cy[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X18Y36.COUT    Tbyp                  0.091   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X18Y37.COUT    Tbyp                  0.091   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X18Y38.CMUX    Tcinc                 0.289   sc/M_stateCounter_q[25]
                                                       sc/Madd_M_stateCounter_d_xor<26>
    SLICE_X19Y38.D2      net (fanout=1)        0.757   sc/M_stateCounter_d[26]
    SLICE_X19Y38.CLK     Tas                   0.373   M_sc_inc_state
                                                       sc/Mmux_M_stateCounter_d<26>11
                                                       sc/M_stateCounter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.540ns (1.995ns logic, 1.545ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack:                  16.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          sc/M_stateCounter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.536ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.286 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to sc/M_stateCounter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.BQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_4
    SLICE_X18Y33.A3      net (fanout=3)        0.836   M_ctr_q_4
    SLICE_X18Y33.COUT    Topcya                0.472   sc/Madd_M_stateCounter_d_cy[7]
                                                       M_ctr_q_4_rt
                                                       sc/Madd_M_stateCounter_d_cy<7>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[7]
    SLICE_X18Y34.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter_d_cy[11]
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X18Y35.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter_d_cy[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X18Y36.COUT    Tbyp                  0.091   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X18Y37.COUT    Tbyp                  0.091   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X18Y38.CMUX    Tcinc                 0.289   sc/M_stateCounter_q[25]
                                                       sc/Madd_M_stateCounter_d_xor<26>
    SLICE_X19Y38.D2      net (fanout=1)        0.757   sc/M_stateCounter_d[26]
    SLICE_X19Y38.CLK     Tas                   0.373   M_sc_inc_state
                                                       sc/Mmux_M_stateCounter_d<26>11
                                                       sc/M_stateCounter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.928ns logic, 1.608ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack:                  16.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_6 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.482ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.286 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_6 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.DQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_6
    SLICE_X19Y35.A2      net (fanout=3)        1.033   M_ctr_q_6
    SLICE_X19Y35.A       Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_02
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_02
    SLICE_X15Y38.A5      net (fanout=18)       0.920   seg/ctr/GND_4_o_GND_4_o_equal_2_o_02
    SLICE_X15Y38.A       Tilo                  0.259   M_ctr_q_16_1
                                                       seg/ctr/M_ctr_q_16_rstpot
    SLICE_X17Y38.BX      net (fanout=1)        0.467   seg/ctr/M_ctr_q_16_rstpot
    SLICE_X17Y38.CLK     Tdick                 0.114   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.482ns (1.062ns logic, 2.420ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  16.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          sc/M_stateCounter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.479ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.286 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to sc/M_stateCounter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.CQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_5
    SLICE_X18Y33.B4      net (fanout=3)        0.803   M_ctr_q_5
    SLICE_X18Y33.COUT    Topcyb                0.448   sc/Madd_M_stateCounter_d_cy[7]
                                                       M_ctr_q_5_rt
                                                       sc/Madd_M_stateCounter_d_cy<7>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[7]
    SLICE_X18Y34.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter_d_cy[11]
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X18Y35.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter_d_cy[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X18Y36.COUT    Tbyp                  0.091   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X18Y37.COUT    Tbyp                  0.091   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X18Y38.CMUX    Tcinc                 0.289   sc/M_stateCounter_q[25]
                                                       sc/Madd_M_stateCounter_d_xor<26>
    SLICE_X19Y38.D2      net (fanout=1)        0.757   sc/M_stateCounter_d[26]
    SLICE_X19Y38.CLK     Tas                   0.373   M_sc_inc_state
                                                       sc/Mmux_M_stateCounter_d<26>11
                                                       sc/M_stateCounter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.479ns (1.904ns logic, 1.575ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack:                  16.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.476ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.286 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_3
    SLICE_X16Y34.D3      net (fanout=3)        0.616   M_ctr_q_3
    SLICE_X16Y34.COUT    Topcyd                0.312   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_3_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y35.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y36.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y37.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X16Y38.AMUX    Tcina                 0.220   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X15Y38.A1      net (fanout=1)        0.767   seg/ctr/Result[16]
    SLICE_X15Y38.A       Tilo                  0.259   M_ctr_q_16_1
                                                       seg/ctr/M_ctr_q_16_rstpot
    SLICE_X17Y38.BX      net (fanout=1)        0.467   seg/ctr/M_ctr_q_16_rstpot
    SLICE_X17Y38.CLK     Tdick                 0.114   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.476ns (1.614ns logic, 1.862ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  16.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.472ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.186 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.AQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_0
    SLICE_X16Y34.A5      net (fanout=3)        0.450   M_ctr_q_0
    SLICE_X16Y34.COUT    Topcya                0.474   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y35.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y36.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y37.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X16Y38.AMUX    Tcina                 0.220   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X15Y38.A1      net (fanout=1)        0.767   seg/ctr/Result[16]
    SLICE_X15Y38.A       Tilo                  0.259   M_ctr_q_16_1
                                                       seg/ctr/M_ctr_q_16_rstpot
    SLICE_X17Y38.BX      net (fanout=1)        0.467   seg/ctr/M_ctr_q_16_rstpot
    SLICE_X17Y38.CLK     Tdick                 0.114   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.472ns (1.776ns logic, 1.696ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack:                  16.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.458ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.286 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.BQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_4
    SLICE_X16Y35.A4      net (fanout=3)        0.532   M_ctr_q_4
    SLICE_X16Y35.COUT    Topcya                0.474   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       M_ctr_q_4_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y36.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y37.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X16Y38.AMUX    Tcina                 0.220   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X15Y38.A1      net (fanout=1)        0.767   seg/ctr/Result[16]
    SLICE_X15Y38.A       Tilo                  0.259   M_ctr_q_16_1
                                                       seg/ctr/M_ctr_q_16_rstpot
    SLICE_X17Y38.BX      net (fanout=1)        0.467   seg/ctr/M_ctr_q_16_rstpot
    SLICE_X17Y38.CLK     Tdick                 0.114   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.458ns (1.683ns logic, 1.775ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack:                  16.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_12 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.464ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.186 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_12 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y37.BQ      Tcko                  0.430   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_12
    SLICE_X17Y35.B1      net (fanout=3)        0.958   M_ctr_q_12
    SLICE_X17Y35.B       Tilo                  0.259   M_ctr_q_2
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_01
    SLICE_X15Y38.A4      net (fanout=18)       0.977   seg/ctr/GND_4_o_GND_4_o_equal_2_o_01
    SLICE_X15Y38.A       Tilo                  0.259   M_ctr_q_16_1
                                                       seg/ctr/M_ctr_q_16_rstpot
    SLICE_X17Y38.BX      net (fanout=1)        0.467   seg/ctr/M_ctr_q_16_rstpot
    SLICE_X17Y38.CLK     Tdick                 0.114   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.464ns (1.062ns logic, 2.402ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  16.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.186 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.DQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_2
    SLICE_X16Y34.C3      net (fanout=3)        0.581   M_ctr_q_2
    SLICE_X16Y34.COUT    Topcyc                0.328   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_2_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y35.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y36.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y37.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X16Y38.AMUX    Tcina                 0.220   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X15Y38.A1      net (fanout=1)        0.767   seg/ctr/Result[16]
    SLICE_X15Y38.A       Tilo                  0.259   M_ctr_q_16_1
                                                       seg/ctr/M_ctr_q_16_rstpot
    SLICE_X17Y38.BX      net (fanout=1)        0.467   seg/ctr/M_ctr_q_16_rstpot
    SLICE_X17Y38.CLK     Tdick                 0.114   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (1.630ns logic, 1.827ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack:                  16.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          sc/M_stateCounter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.426ns (Levels of Logic = 8)
  Clock Path Skew:      -0.023ns (0.286 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to sc/M_stateCounter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_3
    SLICE_X18Y32.D3      net (fanout=3)        0.814   M_ctr_q_3
    SLICE_X18Y32.COUT    Topcyd                0.290   sc/Madd_M_stateCounter_d_cy[3]
                                                       M_ctr_q_3_rt
                                                       sc/Madd_M_stateCounter_d_cy<3>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[3]
    SLICE_X18Y33.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter_d_cy[7]
                                                       sc/Madd_M_stateCounter_d_cy<7>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[7]
    SLICE_X18Y34.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter_d_cy[11]
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X18Y35.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter_d_cy[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X18Y36.COUT    Tbyp                  0.091   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X18Y37.COUT    Tbyp                  0.091   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X18Y38.CMUX    Tcinc                 0.289   sc/M_stateCounter_q[25]
                                                       sc/Madd_M_stateCounter_d_xor<26>
    SLICE_X19Y38.D2      net (fanout=1)        0.757   sc/M_stateCounter_d[26]
    SLICE_X19Y38.CLK     Tas                   0.373   M_sc_inc_state
                                                       sc/Mmux_M_stateCounter_d<26>11
                                                       sc/M_stateCounter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.426ns (1.837ns logic, 1.589ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack:                  16.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_10 (FF)
  Destination:          sc/M_stateCounter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.424ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.286 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_10 to sc/M_stateCounter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.DQ      Tcko                  0.430   M_ctr_q_10
                                                       seg/ctr/M_ctr_q_10
    SLICE_X18Y34.C2      net (fanout=3)        0.965   M_ctr_q_10
    SLICE_X18Y34.COUT    Topcyc                0.325   sc/Madd_M_stateCounter_d_cy[11]
                                                       M_ctr_q_10_rt
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X18Y35.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter_d_cy[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X18Y36.COUT    Tbyp                  0.091   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X18Y37.COUT    Tbyp                  0.091   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X18Y38.CMUX    Tcinc                 0.289   sc/M_stateCounter_q[25]
                                                       sc/Madd_M_stateCounter_d_xor<26>
    SLICE_X19Y38.D2      net (fanout=1)        0.757   sc/M_stateCounter_d[26]
    SLICE_X19Y38.CLK     Tas                   0.373   M_sc_inc_state
                                                       sc/Mmux_M_stateCounter_d<26>11
                                                       sc/M_stateCounter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.424ns (1.690ns logic, 1.734ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack:                  16.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_11 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.425ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.186 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_11 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y37.AQ      Tcko                  0.430   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_11
    SLICE_X19Y35.A1      net (fanout=3)        0.976   M_ctr_q_11
    SLICE_X19Y35.A       Tilo                  0.259   seg/ctr/GND_4_o_GND_4_o_equal_2_o_02
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_02
    SLICE_X15Y38.A5      net (fanout=18)       0.920   seg/ctr/GND_4_o_GND_4_o_equal_2_o_02
    SLICE_X15Y38.A       Tilo                  0.259   M_ctr_q_16_1
                                                       seg/ctr/M_ctr_q_16_rstpot
    SLICE_X17Y38.BX      net (fanout=1)        0.467   seg/ctr/M_ctr_q_16_rstpot
    SLICE_X17Y38.CLK     Tdick                 0.114   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (1.062ns logic, 2.363ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  16.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_16_1 (FF)
  Destination:          sc/M_stateCounter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.418ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.286 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_16_1 to sc/M_stateCounter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y38.AQ      Tcko                  0.430   M_ctr_q_16_1
                                                       seg/ctr/M_ctr_q_16_1
    SLICE_X18Y36.A2      net (fanout=2)        1.000   M_ctr_q_16_1
    SLICE_X18Y36.COUT    Topcya                0.472   sc/M_stateCounter_q[19]
                                                       M_ctr_q_16_1_rt
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X18Y37.COUT    Tbyp                  0.091   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X18Y38.CMUX    Tcinc                 0.289   sc/M_stateCounter_q[25]
                                                       sc/Madd_M_stateCounter_d_xor<26>
    SLICE_X19Y38.D2      net (fanout=1)        0.757   sc/M_stateCounter_d[26]
    SLICE_X19Y38.CLK     Tas                   0.373   M_sc_inc_state
                                                       sc/Mmux_M_stateCounter_d<26>11
                                                       sc/M_stateCounter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.418ns (1.655ns logic, 1.763ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  16.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_6 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.371ns (Levels of Logic = 5)
  Clock Path Skew:      -0.023ns (0.286 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_6 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.DQ      Tcko                  0.430   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_6
    SLICE_X16Y35.C3      net (fanout=3)        0.591   M_ctr_q_6
    SLICE_X16Y35.COUT    Topcyc                0.328   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       M_ctr_q_6_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y36.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y37.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X16Y38.AMUX    Tcina                 0.220   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X15Y38.A1      net (fanout=1)        0.767   seg/ctr/Result[16]
    SLICE_X15Y38.A       Tilo                  0.259   M_ctr_q_16_1
                                                       seg/ctr/M_ctr_q_16_rstpot
    SLICE_X17Y38.BX      net (fanout=1)        0.467   seg/ctr/M_ctr_q_16_rstpot
    SLICE_X17Y38.CLK     Tdick                 0.114   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (1.537ns logic, 1.834ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack:                  16.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_9 (FF)
  Destination:          sc/M_stateCounter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.354ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.286 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_9 to sc/M_stateCounter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.CQ      Tcko                  0.430   M_ctr_q_10
                                                       seg/ctr/M_ctr_q_9
    SLICE_X18Y34.B4      net (fanout=3)        0.772   M_ctr_q_9
    SLICE_X18Y34.COUT    Topcyb                0.448   sc/Madd_M_stateCounter_d_cy[11]
                                                       M_ctr_q_9_rt
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X18Y35.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter_d_cy[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X18Y36.COUT    Tbyp                  0.091   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X18Y37.COUT    Tbyp                  0.091   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X18Y38.CMUX    Tcinc                 0.289   sc/M_stateCounter_q[25]
                                                       sc/Madd_M_stateCounter_d_xor<26>
    SLICE_X19Y38.D2      net (fanout=1)        0.757   sc/M_stateCounter_d[26]
    SLICE_X19Y38.CLK     Tas                   0.373   M_sc_inc_state
                                                       sc/Mmux_M_stateCounter_d<26>11
                                                       sc/M_stateCounter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (1.813ns logic, 1.541ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack:                  16.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.351ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.191 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.CQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_1
    SLICE_X16Y34.B1      net (fanout=3)        0.737   M_ctr_q_1
    SLICE_X16Y34.COUT    Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_1_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y35.DMUX    Tcind                 0.320   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X17Y36.A2      net (fanout=1)        1.005   seg/ctr/Result[7]
    SLICE_X17Y36.CLK     Tas                   0.373   M_ctr_q_10
                                                       seg/ctr/M_ctr_q_7_rstpot
                                                       seg/ctr/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.351ns (1.606ns logic, 1.745ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack:                  16.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_13 (FF)
  Destination:          sc/M_stateCounter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.326ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.286 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_13 to sc/M_stateCounter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y37.CQ      Tcko                  0.430   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_13
    SLICE_X18Y35.B3      net (fanout=3)        0.838   M_ctr_q_13
    SLICE_X18Y35.COUT    Topcyb                0.448   sc/Madd_M_stateCounter_d_cy[15]
                                                       M_ctr_q_13_rt
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X18Y36.COUT    Tbyp                  0.091   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X18Y37.COUT    Tbyp                  0.091   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X18Y38.CMUX    Tcinc                 0.289   sc/M_stateCounter_q[25]
                                                       sc/Madd_M_stateCounter_d_xor<26>
    SLICE_X19Y38.D2      net (fanout=1)        0.757   sc/M_stateCounter_d[26]
    SLICE_X19Y38.CLK     Tas                   0.373   M_sc_inc_state
                                                       sc/Mmux_M_stateCounter_d<26>11
                                                       sc/M_stateCounter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.326ns (1.722ns logic, 1.604ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack:                  16.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_16_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.301ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.285 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_16_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.CQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_1
    SLICE_X16Y34.B1      net (fanout=3)        0.737   M_ctr_q_1
    SLICE_X16Y34.COUT    Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_1_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y35.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y36.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y37.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X16Y38.AMUX    Tcina                 0.220   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X15Y38.A1      net (fanout=1)        0.767   seg/ctr/Result[16]
    SLICE_X15Y38.CLK     Tas                   0.373   M_ctr_q_16_1
                                                       seg/ctr/M_ctr_q_16_rstpot
                                                       seg/ctr/M_ctr_q_16_1
    -------------------------------------------------  ---------------------------
    Total                                      3.301ns (1.785ns logic, 1.516ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack:                  16.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_7 (FF)
  Destination:          sc/M_stateCounter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.279ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.286 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_7 to sc/M_stateCounter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.AQ      Tcko                  0.430   M_ctr_q_10
                                                       seg/ctr/M_ctr_q_7
    SLICE_X18Y33.D4      net (fanout=3)        0.761   M_ctr_q_7
    SLICE_X18Y33.COUT    Topcyd                0.290   sc/Madd_M_stateCounter_d_cy[7]
                                                       M_ctr_q_7_rt
                                                       sc/Madd_M_stateCounter_d_cy<7>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[7]
    SLICE_X18Y34.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter_d_cy[11]
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X18Y35.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter_d_cy[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X18Y36.COUT    Tbyp                  0.091   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X18Y37.COUT    Tbyp                  0.091   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X18Y38.CMUX    Tcinc                 0.289   sc/M_stateCounter_q[25]
                                                       sc/Madd_M_stateCounter_d_xor<26>
    SLICE_X19Y38.D2      net (fanout=1)        0.757   sc/M_stateCounter_d[26]
    SLICE_X19Y38.CLK     Tas                   0.373   M_sc_inc_state
                                                       sc/Mmux_M_stateCounter_d<26>11
                                                       sc/M_stateCounter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (1.746ns logic, 1.533ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack:                  16.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_13 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.281ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.186 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_13 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y37.CQ      Tcko                  0.430   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_13
    SLICE_X17Y35.B2      net (fanout=3)        0.775   M_ctr_q_13
    SLICE_X17Y35.B       Tilo                  0.259   M_ctr_q_2
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_01
    SLICE_X15Y38.A4      net (fanout=18)       0.977   seg/ctr/GND_4_o_GND_4_o_equal_2_o_01
    SLICE_X15Y38.A       Tilo                  0.259   M_ctr_q_16_1
                                                       seg/ctr/M_ctr_q_16_rstpot
    SLICE_X17Y38.BX      net (fanout=1)        0.467   seg/ctr/M_ctr_q_16_rstpot
    SLICE_X17Y38.CLK     Tdick                 0.114   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.281ns (1.062ns logic, 2.219ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  16.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_8 (FF)
  Destination:          sc/M_stateCounter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.271ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.286 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_8 to sc/M_stateCounter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y36.BQ      Tcko                  0.430   M_ctr_q_10
                                                       seg/ctr/M_ctr_q_8
    SLICE_X18Y34.A5      net (fanout=3)        0.665   M_ctr_q_8
    SLICE_X18Y34.COUT    Topcya                0.472   sc/Madd_M_stateCounter_d_cy[11]
                                                       M_ctr_q_8_rt
                                                       sc/Madd_M_stateCounter_d_cy<11>
    SLICE_X18Y35.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[11]
    SLICE_X18Y35.COUT    Tbyp                  0.091   sc/Madd_M_stateCounter_d_cy[15]
                                                       sc/Madd_M_stateCounter_d_cy<15>
    SLICE_X18Y36.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[15]
    SLICE_X18Y36.COUT    Tbyp                  0.091   sc/M_stateCounter_q[19]
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X18Y37.COUT    Tbyp                  0.091   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X18Y38.CMUX    Tcinc                 0.289   sc/M_stateCounter_q[25]
                                                       sc/Madd_M_stateCounter_d_xor<26>
    SLICE_X19Y38.D2      net (fanout=1)        0.757   sc/M_stateCounter_d[26]
    SLICE_X19Y38.CLK     Tas                   0.373   M_sc_inc_state
                                                       sc/Mmux_M_stateCounter_d<26>11
                                                       sc/M_stateCounter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.271ns (1.837ns logic, 1.434ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack:                  16.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.268ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.292 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.CQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_1
    SLICE_X16Y34.B1      net (fanout=3)        0.737   M_ctr_q_1
    SLICE_X16Y34.COUT    Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_1_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y35.BMUX    Tcinb                 0.310   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X15Y35.C1      net (fanout=1)        0.932   seg/ctr/Result[5]
    SLICE_X15Y35.CLK     Tas                   0.373   M_ctr_q_6
                                                       seg/ctr/M_ctr_q_5_rstpot
                                                       seg/ctr/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.268ns (1.596ns logic, 1.672ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack:                  16.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_17 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.284ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_17 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y38.CQ      Tcko                  0.430   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_17
    SLICE_X17Y35.B4      net (fanout=17)       0.778   M_ctr_q_17
    SLICE_X17Y35.B       Tilo                  0.259   M_ctr_q_2
                                                       seg/ctr/GND_4_o_GND_4_o_equal_2_o_01
    SLICE_X15Y38.A4      net (fanout=18)       0.977   seg/ctr/GND_4_o_GND_4_o_equal_2_o_01
    SLICE_X15Y38.A       Tilo                  0.259   M_ctr_q_16_1
                                                       seg/ctr/M_ctr_q_16_rstpot
    SLICE_X17Y38.BX      net (fanout=1)        0.467   seg/ctr/M_ctr_q_16_rstpot
    SLICE_X17Y38.CLK     Tdick                 0.114   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.284ns (1.062ns logic, 2.222ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  16.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_1 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.254ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.189 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_1 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y35.CQ      Tcko                  0.430   M_ctr_q_2
                                                       seg/ctr/M_ctr_q_1
    SLICE_X16Y34.B1      net (fanout=3)        0.737   M_ctr_q_1
    SLICE_X16Y34.COUT    Topcyb                0.483   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       M_ctr_q_1_rt.1
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X16Y35.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X16Y35.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X16Y36.COUT    Tbyp                  0.093   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X16Y37.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X16Y37.CMUX    Tcinc                 0.279   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X17Y37.D2      net (fanout=1)        0.757   seg/ctr/Result[14]
    SLICE_X17Y37.CLK     Tas                   0.373   M_ctr_q_14
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.254ns (1.751ns logic, 1.503ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack:                  16.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_17 (FF)
  Destination:          sc/M_stateCounter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.242ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.286 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_17 to sc/M_stateCounter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y38.CQ      Tcko                  0.430   M_ctr_q_17
                                                       seg/ctr/M_ctr_q_17
    SLICE_X18Y36.B3      net (fanout=17)       0.848   M_ctr_q_17
    SLICE_X18Y36.COUT    Topcyb                0.448   sc/M_stateCounter_q[19]
                                                       M_ctr_q_17_rt
                                                       sc/Madd_M_stateCounter_d_cy<19>
    SLICE_X18Y37.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[19]
    SLICE_X18Y37.COUT    Tbyp                  0.091   sc/M_stateCounter_q[23]
                                                       sc/Madd_M_stateCounter_d_cy<23>
    SLICE_X18Y38.CIN     net (fanout=1)        0.003   sc/Madd_M_stateCounter_d_cy[23]
    SLICE_X18Y38.CMUX    Tcinc                 0.289   sc/M_stateCounter_q[25]
                                                       sc/Madd_M_stateCounter_d_xor<26>
    SLICE_X19Y38.D2      net (fanout=1)        0.757   sc/M_stateCounter_d[26]
    SLICE_X19Y38.CLK     Tas                   0.373   M_sc_inc_state
                                                       sc/Mmux_M_stateCounter_d<26>11
                                                       sc/M_stateCounter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.242ns (1.631ns logic, 1.611ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X12Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[19]/CLK
  Logical resource: sc/M_stateCounter_q_18/CK
  Location pin: SLICE_X18Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[19]/CLK
  Logical resource: sc/M_stateCounter_q_19/CK
  Location pin: SLICE_X18Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[23]/CLK
  Logical resource: sc/M_stateCounter_q_20/CK
  Location pin: SLICE_X18Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[23]/CLK
  Logical resource: sc/M_stateCounter_q_21/CK
  Location pin: SLICE_X18Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[23]/CLK
  Logical resource: sc/M_stateCounter_q_22/CK
  Location pin: SLICE_X18Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[23]/CLK
  Logical resource: sc/M_stateCounter_q_23/CK
  Location pin: SLICE_X18Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[25]/CLK
  Logical resource: sc/M_stateCounter_q_24/CK
  Location pin: SLICE_X18Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: sc/M_stateCounter_q[25]/CLK
  Logical resource: sc/M_stateCounter_q_25/CK
  Location pin: SLICE_X18Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1/CLK
  Logical resource: M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X6Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X7Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X7Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X7Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_6/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X15Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_6/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X15Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_6/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X15Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_6/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X15Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_16_1/CLK
  Logical resource: seg/ctr/M_ctr_q_16_1/CK
  Location pin: SLICE_X15Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_2/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X17Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_2/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X17Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_2/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X17Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_10/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X17Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_10/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X17Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_10/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X17Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_10/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X17Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_ctr_q_14/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X17Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.002|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 802 paths, 0 nets, and 230 connections

Design statistics:
   Minimum period:   4.002ns{1}   (Maximum frequency: 249.875MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 11 19:50:46 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



