module PC(PC_OUT, BUS, PC_LOAD, PC_INC, CLK);

	output reg [15:0] AR_OUT; 

	input [15:0] BUS; 
	input CLK, AR_LOAD, AR_INC;
	
	always @(posedge CLK)
	begin
	
		if(AR_LOAD)
		begin 
			AR_OUT <= BUS[15:0];
		end
	
	end
	
endmodule 