

================================================================
== Vitis HLS Report for 'p_sum'
================================================================
* Date:           Thu Mar 17 18:48:09 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        bans3hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.886 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     639|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     6|     681|     642|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     135|    -|
|Register         |        -|     -|     425|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     6|    1106|    1416|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U31  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U32  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U33  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U34     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U35     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U36     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   6|  681|  642|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln53_fu_478_p2        |         +|   0|  0|  39|          32|          32|
    |and_ln27_4_fu_360_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln27_5_fu_461_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln27_fu_254_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln30_4_fu_365_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln30_fu_301_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln38_4_fu_377_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln38_5_fu_383_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln38_fu_348_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln53_fu_201_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln27_8_fu_242_p2     |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln27_fu_236_p2       |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln30_8_fu_289_p2     |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln30_fu_283_p2       |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln38_8_fu_336_p2     |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln38_fu_330_p2       |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln53_1_fu_195_p2     |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln53_2_fu_207_p2     |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln53_3_fu_213_p2     |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln53_fu_189_p2       |      icmp|   0|  0|   8|           2|           1|
    |or_ln27_fu_248_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln30_fu_295_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln38_4_fu_434_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln38_fu_342_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln53_1_fu_497_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln53_fu_466_p2         |        or|   0|  0|   2|           1|           1|
    |c_p_10_fu_503_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln30_3_fu_408_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln30_fu_371_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln38_12_fu_414_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln38_13_fu_440_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln38_fu_389_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln53_1_fu_402_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln53_2_fu_421_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln53_3_fu_427_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln53_4_fu_447_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln53_5_fu_454_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln53_6_fu_470_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln53_7_fu_483_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln53_8_fu_490_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln53_fu_396_p3     |    select|   0|  0|  32|           1|          32|
    |xor_ln27_fu_260_p2        |       xor|   0|  0|   2|           2|           1|
    |xor_ln30_fu_307_p2        |       xor|   0|  0|   2|           2|           1|
    |xor_ln38_fu_354_p2        |       xor|   0|  0|   2|           2|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 639|         169|         487|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  37|          7|    1|          7|
    |ap_return_0   |   9|          2|   32|         64|
    |ap_return_1   |   9|          2|   32|         64|
    |ap_return_2   |   9|          2|   32|         64|
    |ap_return_3   |   9|          2|   32|         64|
    |grp_fu_68_p0  |  20|          4|   32|        128|
    |grp_fu_68_p1  |  14|          3|   32|         96|
    |grp_fu_72_p0  |  14|          3|   32|         96|
    |grp_fu_72_p1  |  14|          3|   32|         96|
    +--------------+----+-----------+-----+-----------+
    |Total         | 135|         28|  257|        679|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add1_reg_600            |  32|   0|   32|          0|
    |add2_reg_607            |  32|   0|   32|          0|
    |add3_reg_616            |  32|   0|   32|          0|
    |and_ln53_reg_578        |   1|   0|    1|          0|
    |ap_CS_fsm               |   6|   0|    6|          0|
    |ap_return_0_preg        |  32|   0|   32|          0|
    |ap_return_1_preg        |  32|   0|   32|          0|
    |ap_return_2_preg        |  32|   0|   32|          0|
    |ap_return_3_preg        |  32|   0|   32|          0|
    |bitcast_ln51_2_reg_549  |  32|   0|   32|          0|
    |bitcast_ln51_3_reg_556  |  32|   0|   32|          0|
    |bitcast_ln51_reg_542    |  32|   0|   32|          0|
    |bitcast_ln55_reg_563    |  32|   0|   32|          0|
    |bitcast_ln65_reg_568    |  32|   0|   32|          0|
    |c_p_reg_535             |  32|   0|   32|          0|
    |icmp_ln53_2_reg_584     |   1|   0|    1|          0|
    |icmp_ln53_3_reg_592     |   1|   0|    1|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 425|   0|  425|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|          _sum|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|          _sum|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|          _sum|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|          _sum|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|          _sum|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|          _sum|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|          _sum|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|          _sum|  return value|
|ap_return_2  |  out|   32|  ap_ctrl_hs|          _sum|  return value|
|ap_return_3  |  out|   32|  ap_ctrl_hs|          _sum|  return value|
|p_read14     |   in|  128|     ap_none|      p_read14|        scalar|
|p_read25     |   in|  128|     ap_none|      p_read25|        scalar|
|diff_p       |   in|    2|     ap_none|        diff_p|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.43>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read25"   --->   Operation 7 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_6 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read14"   --->   Operation 8 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c_p = trunc i128 %p_read_6" [src/ban_s3.cpp:51]   --->   Operation 9 'trunc' 'c_p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln51_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_6, i32 32, i32 63" [src/ban_s3.cpp:51]   --->   Operation 10 'partselect' 'trunc_ln51_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bitcast_ln51 = bitcast i32 %trunc_ln51_2" [src/ban_s3.cpp:51]   --->   Operation 11 'bitcast' 'bitcast_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln51_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_6, i32 64, i32 95" [src/ban_s3.cpp:51]   --->   Operation 12 'partselect' 'trunc_ln51_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bitcast_ln51_2 = bitcast i32 %trunc_ln51_3" [src/ban_s3.cpp:51]   --->   Operation 13 'bitcast' 'bitcast_ln51_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln51_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_6, i32 96, i32 127" [src/ban_s3.cpp:51]   --->   Operation 14 'partselect' 'trunc_ln51_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bitcast_ln51_3 = bitcast i32 %trunc_ln51_4" [src/ban_s3.cpp:51]   --->   Operation 15 'bitcast' 'bitcast_ln51_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63" [src/ban_s3.cpp:55]   --->   Operation 16 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i32 %trunc_ln" [src/ban_s3.cpp:55]   --->   Operation 17 'bitcast' 'bitcast_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [4/4] (6.43ns)   --->   "%add1 = fadd i32 %bitcast_ln51, i32 %bitcast_ln55" [src/ban_s3.cpp:64]   --->   Operation 18 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln22 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95" [src/ban_s3.cpp:65]   --->   Operation 19 'partselect' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i32 %trunc_ln22" [src/ban_s3.cpp:65]   --->   Operation 20 'bitcast' 'bitcast_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [4/4] (6.43ns)   --->   "%add2 = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln65" [src/ban_s3.cpp:65]   --->   Operation 21 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln23 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127" [src/ban_s3.cpp:66]   --->   Operation 22 'partselect' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bitcast_ln66 = bitcast i32 %trunc_ln23" [src/ban_s3.cpp:66]   --->   Operation 23 'bitcast' 'bitcast_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [4/4] (6.43ns)   --->   "%add3 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln66" [src/ban_s3.cpp:66]   --->   Operation 24 'fadd' 'add3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.43>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%diff_p_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %diff_p"   --->   Operation 25 'read' 'diff_p_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [3/4] (6.43ns)   --->   "%add1 = fadd i32 %bitcast_ln51, i32 %bitcast_ln55" [src/ban_s3.cpp:64]   --->   Operation 26 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [3/4] (6.43ns)   --->   "%add2 = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln65" [src/ban_s3.cpp:65]   --->   Operation 27 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [3/4] (6.43ns)   --->   "%add3 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln66" [src/ban_s3.cpp:66]   --->   Operation 28 'fadd' 'add3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.44ns)   --->   "%icmp_ln53 = icmp_ne  i2 %diff_p_read, i2 1" [src/ban_s3.cpp:53]   --->   Operation 29 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.44ns)   --->   "%icmp_ln53_1 = icmp_ne  i2 %diff_p_read, i2 2" [src/ban_s3.cpp:53]   --->   Operation 30 'icmp' 'icmp_ln53_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.28ns)   --->   "%and_ln53 = and i1 %icmp_ln53, i1 %icmp_ln53_1" [src/ban_s3.cpp:53]   --->   Operation 31 'and' 'and_ln53' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.44ns)   --->   "%icmp_ln53_2 = icmp_eq  i2 %diff_p_read, i2 2" [src/ban_s3.cpp:53]   --->   Operation 32 'icmp' 'icmp_ln53_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.44ns)   --->   "%icmp_ln53_3 = icmp_eq  i2 %diff_p_read, i2 1" [src/ban_s3.cpp:53]   --->   Operation 33 'icmp' 'icmp_ln53_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 34 [2/4] (6.43ns)   --->   "%add1 = fadd i32 %bitcast_ln51, i32 %bitcast_ln55" [src/ban_s3.cpp:64]   --->   Operation 34 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [2/4] (6.43ns)   --->   "%add2 = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln65" [src/ban_s3.cpp:65]   --->   Operation 35 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [2/4] (6.43ns)   --->   "%add3 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln66" [src/ban_s3.cpp:66]   --->   Operation 36 'fadd' 'add3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [4/4] (6.43ns)   --->   "%add = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln55" [src/ban_s3.cpp:55]   --->   Operation 37 'fadd' 'add' <Predicate = (icmp_ln53_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [4/4] (6.43ns)   --->   "%add7 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln65" [src/ban_s3.cpp:56]   --->   Operation 38 'fadd' 'add7' <Predicate = (icmp_ln53_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [4/4] (6.43ns)   --->   "%add4 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln55" [src/ban_s3.cpp:60]   --->   Operation 39 'fadd' 'add4' <Predicate = (icmp_ln53_2 & !icmp_ln53_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 40 [1/4] (6.43ns)   --->   "%add1 = fadd i32 %bitcast_ln51, i32 %bitcast_ln55" [src/ban_s3.cpp:64]   --->   Operation 40 'fadd' 'add1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/4] (6.43ns)   --->   "%add2 = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln65" [src/ban_s3.cpp:65]   --->   Operation 41 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/4] (6.43ns)   --->   "%add3 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln66" [src/ban_s3.cpp:66]   --->   Operation 42 'fadd' 'add3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [3/4] (6.43ns)   --->   "%add = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln55" [src/ban_s3.cpp:55]   --->   Operation 43 'fadd' 'add' <Predicate = (icmp_ln53_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [3/4] (6.43ns)   --->   "%add7 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln65" [src/ban_s3.cpp:56]   --->   Operation 44 'fadd' 'add7' <Predicate = (icmp_ln53_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [3/4] (6.43ns)   --->   "%add4 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln55" [src/ban_s3.cpp:60]   --->   Operation 45 'fadd' 'add4' <Predicate = (icmp_ln53_2 & !icmp_ln53_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 46 [2/2] (2.78ns)   --->   "%tmp_184 = fcmp_oeq  i32 %add1, i32 0" [src/ban_s3.cpp:27]   --->   Operation 46 'fcmp' 'tmp_184' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [2/4] (6.43ns)   --->   "%add = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln55" [src/ban_s3.cpp:55]   --->   Operation 47 'fadd' 'add' <Predicate = (icmp_ln53_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [2/4] (6.43ns)   --->   "%add7 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln65" [src/ban_s3.cpp:56]   --->   Operation 48 'fadd' 'add7' <Predicate = (icmp_ln53_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [2/4] (6.43ns)   --->   "%add4 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln55" [src/ban_s3.cpp:60]   --->   Operation 49 'fadd' 'add4' <Predicate = (icmp_ln53_2 & !icmp_ln53_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [2/2] (2.78ns)   --->   "%tmp_186 = fcmp_oeq  i32 %add2, i32 0" [src/ban_s3.cpp:30]   --->   Operation 50 'fcmp' 'tmp_186' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [2/2] (2.78ns)   --->   "%tmp_188 = fcmp_oeq  i32 %add3, i32 0" [src/ban_s3.cpp:38]   --->   Operation 51 'fcmp' 'tmp_188' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.88>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %add1" [src/ban_s3.cpp:27]   --->   Operation 52 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27, i32 23, i32 30" [src/ban_s3.cpp:27]   --->   Operation 53 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %bitcast_ln27" [src/ban_s3.cpp:27]   --->   Operation 54 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.84ns)   --->   "%icmp_ln27 = icmp_ne  i8 %tmp_s, i8 255" [src/ban_s3.cpp:27]   --->   Operation 55 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (1.05ns)   --->   "%icmp_ln27_8 = icmp_eq  i23 %trunc_ln27, i23 0" [src/ban_s3.cpp:27]   --->   Operation 56 'icmp' 'icmp_ln27_8' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln27)   --->   "%or_ln27 = or i1 %icmp_ln27_8, i1 %icmp_ln27" [src/ban_s3.cpp:27]   --->   Operation 57 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/2] (2.78ns)   --->   "%tmp_184 = fcmp_oeq  i32 %add1, i32 0" [src/ban_s3.cpp:27]   --->   Operation 58 'fcmp' 'tmp_184' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27 = and i1 %or_ln27, i1 %tmp_184" [src/ban_s3.cpp:27]   --->   Operation 59 'and' 'and_ln27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_7)   --->   "%xor_ln27 = xor i1 %and_ln27, i1 1" [src/ban_s3.cpp:27]   --->   Operation 60 'xor' 'xor_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/4] (6.43ns)   --->   "%add = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln55" [src/ban_s3.cpp:55]   --->   Operation 61 'fadd' 'add' <Predicate = (icmp_ln53_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/4] (6.43ns)   --->   "%add7 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln65" [src/ban_s3.cpp:56]   --->   Operation 62 'fadd' 'add7' <Predicate = (icmp_ln53_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/4] (6.43ns)   --->   "%add4 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln55" [src/ban_s3.cpp:60]   --->   Operation 63 'fadd' 'add4' <Predicate = (icmp_ln53_2 & !icmp_ln53_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %add2" [src/ban_s3.cpp:30]   --->   Operation 64 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_185 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30, i32 23, i32 30" [src/ban_s3.cpp:30]   --->   Operation 65 'partselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %bitcast_ln30" [src/ban_s3.cpp:30]   --->   Operation 66 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.84ns)   --->   "%icmp_ln30 = icmp_ne  i8 %tmp_185, i8 255" [src/ban_s3.cpp:30]   --->   Operation 67 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (1.05ns)   --->   "%icmp_ln30_8 = icmp_eq  i23 %trunc_ln30, i23 0" [src/ban_s3.cpp:30]   --->   Operation 68 'icmp' 'icmp_ln30_8' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%or_ln30 = or i1 %icmp_ln30_8, i1 %icmp_ln30" [src/ban_s3.cpp:30]   --->   Operation 69 'or' 'or_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/2] (2.78ns)   --->   "%tmp_186 = fcmp_oeq  i32 %add2, i32 0" [src/ban_s3.cpp:30]   --->   Operation 70 'fcmp' 'tmp_186' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %or_ln30, i1 %tmp_186" [src/ban_s3.cpp:30]   --->   Operation 71 'and' 'and_ln30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_4)   --->   "%xor_ln30 = xor i1 %and_ln30, i1 1" [src/ban_s3.cpp:30]   --->   Operation 72 'xor' 'xor_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i32 %add3" [src/ban_s3.cpp:38]   --->   Operation 73 'bitcast' 'bitcast_ln38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_187 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln38, i32 23, i32 30" [src/ban_s3.cpp:38]   --->   Operation 74 'partselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i32 %bitcast_ln38" [src/ban_s3.cpp:38]   --->   Operation 75 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.84ns)   --->   "%icmp_ln38 = icmp_ne  i8 %tmp_187, i8 255" [src/ban_s3.cpp:38]   --->   Operation 76 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (1.05ns)   --->   "%icmp_ln38_8 = icmp_eq  i23 %trunc_ln38, i23 0" [src/ban_s3.cpp:38]   --->   Operation 77 'icmp' 'icmp_ln38_8' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_5)   --->   "%or_ln38 = or i1 %icmp_ln38_8, i1 %icmp_ln38" [src/ban_s3.cpp:38]   --->   Operation 78 'or' 'or_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/2] (2.78ns)   --->   "%tmp_188 = fcmp_oeq  i32 %add3, i32 0" [src/ban_s3.cpp:38]   --->   Operation 79 'fcmp' 'tmp_188' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_5)   --->   "%and_ln38 = and i1 %or_ln38, i1 %tmp_188" [src/ban_s3.cpp:38]   --->   Operation 80 'and' 'and_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_5)   --->   "%xor_ln38 = xor i1 %and_ln38, i1 1" [src/ban_s3.cpp:38]   --->   Operation 81 'xor' 'xor_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.28ns)   --->   "%and_ln27_4 = and i1 %and_ln53, i1 %and_ln27" [src/ban_s3.cpp:27]   --->   Operation 82 'and' 'and_ln27_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln30_4 = and i1 %and_ln27_4, i1 %xor_ln30" [src/ban_s3.cpp:30]   --->   Operation 83 'and' 'and_ln30_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%select_ln30 = select i1 %and_ln30_4, i32 %add2, i32 %add1" [src/ban_s3.cpp:30]   --->   Operation 84 'select' 'select_ln30' <Predicate = (!icmp_ln53_2 & !icmp_ln53_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_5)   --->   "%and_ln38_4 = and i1 %and_ln30, i1 %xor_ln38" [src/ban_s3.cpp:38]   --->   Operation 85 'and' 'and_ln38_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln38_5 = and i1 %and_ln38_4, i1 %and_ln27_4" [src/ban_s3.cpp:38]   --->   Operation 86 'and' 'and_ln38_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln38 = select i1 %and_ln38_5, i32 %add3, i32 %select_ln30" [src/ban_s3.cpp:38]   --->   Operation 87 'select' 'select_ln38' <Predicate = (!icmp_ln53_2 & !icmp_ln53_3)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_1)   --->   "%select_ln53 = select i1 %icmp_ln53_2, i32 %bitcast_ln51, i32 %select_ln38" [src/ban_s3.cpp:53]   --->   Operation 88 'select' 'select_ln53' <Predicate = (!icmp_ln53_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln53_1 = select i1 %icmp_ln53_3, i32 %bitcast_ln51, i32 %select_ln53" [src/ban_s3.cpp:53]   --->   Operation 89 'select' 'select_ln53_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_12)   --->   "%select_ln30_3 = select i1 %and_ln30_4, i32 %add3, i32 %add2" [src/ban_s3.cpp:30]   --->   Operation 90 'select' 'select_ln30_3' <Predicate = (!icmp_ln53_2 & !icmp_ln53_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln38_12 = select i1 %and_ln38_5, i32 %add2, i32 %select_ln30_3" [src/ban_s3.cpp:38]   --->   Operation 91 'select' 'select_ln38_12' <Predicate = (!icmp_ln53_2 & !icmp_ln53_3)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_3)   --->   "%select_ln53_2 = select i1 %icmp_ln53_2, i32 %bitcast_ln51_2, i32 %select_ln38_12" [src/ban_s3.cpp:53]   --->   Operation 92 'select' 'select_ln53_2' <Predicate = (!icmp_ln53_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln53_3 = select i1 %icmp_ln53_3, i32 %add, i32 %select_ln53_2" [src/ban_s3.cpp:53]   --->   Operation 93 'select' 'select_ln53_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.28ns)   --->   "%or_ln38_4 = or i1 %and_ln38_5, i1 %and_ln30_4" [src/ban_s3.cpp:38]   --->   Operation 94 'or' 'or_ln38_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_5)   --->   "%select_ln38_13 = select i1 %or_ln38_4, i32 0, i32 %add3" [src/ban_s3.cpp:38]   --->   Operation 95 'select' 'select_ln38_13' <Predicate = (!icmp_ln53_2 & !icmp_ln53_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_5)   --->   "%select_ln53_4 = select i1 %icmp_ln53_2, i32 %add4, i32 %select_ln38_13" [src/ban_s3.cpp:53]   --->   Operation 96 'select' 'select_ln53_4' <Predicate = (!icmp_ln53_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln53_5 = select i1 %icmp_ln53_3, i32 %add7, i32 %select_ln53_4" [src/ban_s3.cpp:53]   --->   Operation 97 'select' 'select_ln53_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_7)   --->   "%and_ln27_5 = and i1 %and_ln53, i1 %xor_ln27" [src/ban_s3.cpp:27]   --->   Operation 98 'and' 'and_ln27_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.28ns)   --->   "%or_ln53 = or i1 %icmp_ln53_3, i1 %icmp_ln53_2" [src/ban_s3.cpp:53]   --->   Operation 99 'or' 'or_ln53' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln53)   --->   "%select_ln53_6 = select i1 %and_ln38_5, i32 4294967294, i32 4294967295" [src/ban_s3.cpp:53]   --->   Operation 100 'select' 'select_ln53_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln53 = add i32 %c_p, i32 %select_ln53_6" [src/ban_s3.cpp:53]   --->   Operation 101 'add' 'add_ln53' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln53_7 = select i1 %and_ln27_5, i32 %c_p, i32 0" [src/ban_s3.cpp:53]   --->   Operation 102 'select' 'select_ln53_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node c_p_10)   --->   "%select_ln53_8 = select i1 %or_ln53, i32 %c_p, i32 %add_ln53" [src/ban_s3.cpp:53]   --->   Operation 103 'select' 'select_ln53_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node c_p_10)   --->   "%or_ln53_1 = or i1 %or_ln53, i1 %or_ln38_4" [src/ban_s3.cpp:53]   --->   Operation 104 'or' 'or_ln53_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.44ns) (out node of the LUT)   --->   "%c_p_10 = select i1 %or_ln53_1, i32 %select_ln53_8, i32 %select_ln53_7" [src/ban_s3.cpp:53]   --->   Operation 105 'select' 'c_p_10' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %c_p_10" [src/ban_s3.cpp:71]   --->   Operation 106 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %select_ln53_1" [src/ban_s3.cpp:71]   --->   Operation 107 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %select_ln53_3" [src/ban_s3.cpp:71]   --->   Operation 108 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %select_ln53_5" [src/ban_s3.cpp:71]   --->   Operation 109 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln71 = ret i128 %mrv_3" [src/ban_s3.cpp:71]   --->   Operation 110 'ret' 'ret_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ diff_p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read         (read       ) [ 0000000]
p_read_6       (read       ) [ 0000000]
c_p            (trunc      ) [ 0011111]
trunc_ln51_2   (partselect ) [ 0000000]
bitcast_ln51   (bitcast    ) [ 0011111]
trunc_ln51_3   (partselect ) [ 0000000]
bitcast_ln51_2 (bitcast    ) [ 0011111]
trunc_ln51_4   (partselect ) [ 0000000]
bitcast_ln51_3 (bitcast    ) [ 0011111]
trunc_ln       (partselect ) [ 0000000]
bitcast_ln55   (bitcast    ) [ 0011111]
trunc_ln22     (partselect ) [ 0000000]
bitcast_ln65   (bitcast    ) [ 0011111]
trunc_ln23     (partselect ) [ 0000000]
bitcast_ln66   (bitcast    ) [ 0011100]
diff_p_read    (read       ) [ 0000000]
icmp_ln53      (icmp       ) [ 0000000]
icmp_ln53_1    (icmp       ) [ 0000000]
and_ln53       (and        ) [ 0001111]
icmp_ln53_2    (icmp       ) [ 0001111]
icmp_ln53_3    (icmp       ) [ 0001111]
add1           (fadd       ) [ 0000011]
add2           (fadd       ) [ 0000011]
add3           (fadd       ) [ 0000011]
bitcast_ln27   (bitcast    ) [ 0000000]
tmp_s          (partselect ) [ 0000000]
trunc_ln27     (trunc      ) [ 0000000]
icmp_ln27      (icmp       ) [ 0000000]
icmp_ln27_8    (icmp       ) [ 0000000]
or_ln27        (or         ) [ 0000000]
tmp_184        (fcmp       ) [ 0000000]
and_ln27       (and        ) [ 0000000]
xor_ln27       (xor        ) [ 0000000]
add            (fadd       ) [ 0000000]
add7           (fadd       ) [ 0000000]
add4           (fadd       ) [ 0000000]
bitcast_ln30   (bitcast    ) [ 0000000]
tmp_185        (partselect ) [ 0000000]
trunc_ln30     (trunc      ) [ 0000000]
icmp_ln30      (icmp       ) [ 0000000]
icmp_ln30_8    (icmp       ) [ 0000000]
or_ln30        (or         ) [ 0000000]
tmp_186        (fcmp       ) [ 0000000]
and_ln30       (and        ) [ 0000000]
xor_ln30       (xor        ) [ 0000000]
bitcast_ln38   (bitcast    ) [ 0000000]
tmp_187        (partselect ) [ 0000000]
trunc_ln38     (trunc      ) [ 0000000]
icmp_ln38      (icmp       ) [ 0000000]
icmp_ln38_8    (icmp       ) [ 0000000]
or_ln38        (or         ) [ 0000000]
tmp_188        (fcmp       ) [ 0000000]
and_ln38       (and        ) [ 0000000]
xor_ln38       (xor        ) [ 0000000]
and_ln27_4     (and        ) [ 0000000]
and_ln30_4     (and        ) [ 0000000]
select_ln30    (select     ) [ 0000000]
and_ln38_4     (and        ) [ 0000000]
and_ln38_5     (and        ) [ 0000000]
select_ln38    (select     ) [ 0000000]
select_ln53    (select     ) [ 0000000]
select_ln53_1  (select     ) [ 0000000]
select_ln30_3  (select     ) [ 0000000]
select_ln38_12 (select     ) [ 0000000]
select_ln53_2  (select     ) [ 0000000]
select_ln53_3  (select     ) [ 0000000]
or_ln38_4      (or         ) [ 0000000]
select_ln38_13 (select     ) [ 0000000]
select_ln53_4  (select     ) [ 0000000]
select_ln53_5  (select     ) [ 0000000]
and_ln27_5     (and        ) [ 0000000]
or_ln53        (or         ) [ 0000000]
select_ln53_6  (select     ) [ 0000000]
add_ln53       (add        ) [ 0000000]
select_ln53_7  (select     ) [ 0000000]
select_ln53_8  (select     ) [ 0000000]
or_ln53_1      (or         ) [ 0000000]
c_p_10         (select     ) [ 0000000]
mrv            (insertvalue) [ 0000000]
mrv_1          (insertvalue) [ 0000000]
mrv_2          (insertvalue) [ 0000000]
mrv_3          (insertvalue) [ 0000000]
ret_ln71       (ret        ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read14">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read25">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read25"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="diff_p">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="diff_p"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="p_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="128" slack="0"/>
<pin id="52" dir="0" index="1" bw="128" slack="0"/>
<pin id="53" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_read_6_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="128" slack="0"/>
<pin id="58" dir="0" index="1" bw="128" slack="0"/>
<pin id="59" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="diff_p_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="2" slack="0"/>
<pin id="64" dir="0" index="1" bw="2" slack="0"/>
<pin id="65" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="diff_p_read/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/1 add/3 add4/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add2/1 add7/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add3/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_184/5 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="1"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_186/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="1"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_188/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="c_p_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="128" slack="0"/>
<pin id="97" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="c_p/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="trunc_ln51_2_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="128" slack="0"/>
<pin id="102" dir="0" index="2" bw="7" slack="0"/>
<pin id="103" dir="0" index="3" bw="7" slack="0"/>
<pin id="104" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_2/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="bitcast_ln51_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln51/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="trunc_ln51_3_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="128" slack="0"/>
<pin id="117" dir="0" index="2" bw="8" slack="0"/>
<pin id="118" dir="0" index="3" bw="8" slack="0"/>
<pin id="119" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_3/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="bitcast_ln51_2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln51_2/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="trunc_ln51_4_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="128" slack="0"/>
<pin id="132" dir="0" index="2" bw="8" slack="0"/>
<pin id="133" dir="0" index="3" bw="8" slack="0"/>
<pin id="134" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_4/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="bitcast_ln51_3_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln51_3/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="128" slack="0"/>
<pin id="147" dir="0" index="2" bw="7" slack="0"/>
<pin id="148" dir="0" index="3" bw="7" slack="0"/>
<pin id="149" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="bitcast_ln55_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln22_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="128" slack="0"/>
<pin id="162" dir="0" index="2" bw="8" slack="0"/>
<pin id="163" dir="0" index="3" bw="8" slack="0"/>
<pin id="164" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="bitcast_ln65_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln65/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln23_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="128" slack="0"/>
<pin id="177" dir="0" index="2" bw="8" slack="0"/>
<pin id="178" dir="0" index="3" bw="8" slack="0"/>
<pin id="179" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln23/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="bitcast_ln66_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln66/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln53_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="0"/>
<pin id="191" dir="0" index="1" bw="2" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln53_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="0"/>
<pin id="197" dir="0" index="1" bw="2" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53_1/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="and_ln53_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln53/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln53_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="0"/>
<pin id="209" dir="0" index="1" bw="2" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53_2/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln53_3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="0"/>
<pin id="215" dir="0" index="1" bw="2" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53_3/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="bitcast_ln27_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="2"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27/6 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_s_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="6" slack="0"/>
<pin id="226" dir="0" index="3" bw="6" slack="0"/>
<pin id="227" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="trunc_ln27_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln27_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln27_8_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="23" slack="0"/>
<pin id="244" dir="0" index="1" bw="23" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_8/6 "/>
</bind>
</comp>

<comp id="248" class="1004" name="or_ln27_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="and_ln27_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27/6 "/>
</bind>
</comp>

<comp id="260" class="1004" name="xor_ln27_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="bitcast_ln30_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="2"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln30/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_185_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="0" index="2" bw="6" slack="0"/>
<pin id="273" dir="0" index="3" bw="6" slack="0"/>
<pin id="274" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_185/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="trunc_ln30_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln30_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/6 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln30_8_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="23" slack="0"/>
<pin id="291" dir="0" index="1" bw="23" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30_8/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="or_ln30_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln30/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="and_ln30_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln30/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="xor_ln30_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln30/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="bitcast_ln38_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="2"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln38/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_187_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="6" slack="0"/>
<pin id="320" dir="0" index="3" bw="6" slack="0"/>
<pin id="321" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_187/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="trunc_ln38_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln38_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln38_8_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="23" slack="0"/>
<pin id="338" dir="0" index="1" bw="23" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38_8/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="or_ln38_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="and_ln38_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="xor_ln38_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln38/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="and_ln27_4_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="4"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_4/6 "/>
</bind>
</comp>

<comp id="365" class="1004" name="and_ln30_4_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln30_4/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="select_ln30_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="2"/>
<pin id="374" dir="0" index="2" bw="32" slack="2"/>
<pin id="375" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="and_ln38_4_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38_4/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="and_ln38_5_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38_5/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="select_ln38_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="2"/>
<pin id="392" dir="0" index="2" bw="32" slack="0"/>
<pin id="393" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="select_ln53_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="4"/>
<pin id="398" dir="0" index="1" bw="32" slack="5"/>
<pin id="399" dir="0" index="2" bw="32" slack="0"/>
<pin id="400" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="select_ln53_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="4"/>
<pin id="404" dir="0" index="1" bw="32" slack="5"/>
<pin id="405" dir="0" index="2" bw="32" slack="0"/>
<pin id="406" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_1/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="select_ln30_3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="2"/>
<pin id="411" dir="0" index="2" bw="32" slack="2"/>
<pin id="412" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_3/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="select_ln38_12_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="2"/>
<pin id="417" dir="0" index="2" bw="32" slack="0"/>
<pin id="418" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_12/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="select_ln53_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="4"/>
<pin id="423" dir="0" index="1" bw="32" slack="5"/>
<pin id="424" dir="0" index="2" bw="32" slack="0"/>
<pin id="425" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_2/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="select_ln53_3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="4"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="0" index="2" bw="32" slack="0"/>
<pin id="431" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_3/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="or_ln38_4_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38_4/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="select_ln38_13_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="0" index="2" bw="32" slack="2"/>
<pin id="444" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_13/6 "/>
</bind>
</comp>

<comp id="447" class="1004" name="select_ln53_4_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="4"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="0" index="2" bw="32" slack="0"/>
<pin id="451" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_4/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="select_ln53_5_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="4"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="0" index="2" bw="32" slack="0"/>
<pin id="458" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_5/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="and_ln27_5_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="4"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_5/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="or_ln53_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="4"/>
<pin id="468" dir="0" index="1" bw="1" slack="4"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln53/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="select_ln53_6_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="0" index="2" bw="32" slack="0"/>
<pin id="474" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_6/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="add_ln53_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="5"/>
<pin id="480" dir="0" index="1" bw="2" slack="0"/>
<pin id="481" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="select_ln53_7_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="5"/>
<pin id="486" dir="0" index="2" bw="32" slack="0"/>
<pin id="487" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_7/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="select_ln53_8_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="5"/>
<pin id="493" dir="0" index="2" bw="32" slack="0"/>
<pin id="494" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_8/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="or_ln53_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln53_1/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="c_p_10_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="0" index="2" bw="32" slack="0"/>
<pin id="507" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_p_10/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="mrv_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="128" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="0"/>
<pin id="514" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/6 "/>
</bind>
</comp>

<comp id="517" class="1004" name="mrv_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="128" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="mrv_2_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="128" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/6 "/>
</bind>
</comp>

<comp id="529" class="1004" name="mrv_3_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="128" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/6 "/>
</bind>
</comp>

<comp id="535" class="1005" name="c_p_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="5"/>
<pin id="537" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="c_p "/>
</bind>
</comp>

<comp id="542" class="1005" name="bitcast_ln51_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln51 "/>
</bind>
</comp>

<comp id="549" class="1005" name="bitcast_ln51_2_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln51_2 "/>
</bind>
</comp>

<comp id="556" class="1005" name="bitcast_ln51_3_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="1"/>
<pin id="558" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln51_3 "/>
</bind>
</comp>

<comp id="563" class="1005" name="bitcast_ln55_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55 "/>
</bind>
</comp>

<comp id="568" class="1005" name="bitcast_ln65_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln65 "/>
</bind>
</comp>

<comp id="573" class="1005" name="bitcast_ln66_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="1"/>
<pin id="575" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln66 "/>
</bind>
</comp>

<comp id="578" class="1005" name="and_ln53_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="4"/>
<pin id="580" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln53 "/>
</bind>
</comp>

<comp id="584" class="1005" name="icmp_ln53_2_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="1"/>
<pin id="586" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln53_2 "/>
</bind>
</comp>

<comp id="592" class="1005" name="icmp_ln53_3_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="1"/>
<pin id="594" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln53_3 "/>
</bind>
</comp>

<comp id="600" class="1005" name="add1_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

<comp id="607" class="1005" name="add2_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add2 "/>
</bind>
</comp>

<comp id="616" class="1005" name="add3_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="22" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="98"><net_src comp="56" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="56" pin="2"/><net_sink comp="99" pin=1"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="99" pin=3"/></net>

<net id="112"><net_src comp="99" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="56" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="127"><net_src comp="114" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="56" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="129" pin=3"/></net>

<net id="142"><net_src comp="129" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="50" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="157"><net_src comp="144" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="50" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="172"><net_src comp="159" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="50" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="18" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="187"><net_src comp="174" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="193"><net_src comp="62" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="62" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="189" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="195" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="62" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="62" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="228"><net_src comp="30" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="32" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="235"><net_src comp="219" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="222" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="232" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="38" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="236" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="80" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="275"><net_src comp="30" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="32" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="34" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="282"><net_src comp="266" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="269" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="36" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="279" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="38" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="283" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="85" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="40" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="322"><net_src comp="30" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="32" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="329"><net_src comp="313" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="316" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="36" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="326" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="38" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="330" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="90" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="40" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="254" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="360" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="307" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="376"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="301" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="354" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="360" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="383" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="371" pin="3"/><net_sink comp="389" pin=2"/></net>

<net id="401"><net_src comp="389" pin="3"/><net_sink comp="396" pin=2"/></net>

<net id="407"><net_src comp="396" pin="3"/><net_sink comp="402" pin=2"/></net>

<net id="413"><net_src comp="365" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="419"><net_src comp="383" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="408" pin="3"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="414" pin="3"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="68" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="433"><net_src comp="421" pin="3"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="383" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="365" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="28" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="452"><net_src comp="68" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="453"><net_src comp="440" pin="3"/><net_sink comp="447" pin=2"/></net>

<net id="459"><net_src comp="72" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="460"><net_src comp="447" pin="3"/><net_sink comp="454" pin=2"/></net>

<net id="465"><net_src comp="260" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="475"><net_src comp="383" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="42" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="44" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="482"><net_src comp="470" pin="3"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="461" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="46" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="495"><net_src comp="466" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="478" pin="2"/><net_sink comp="490" pin=2"/></net>

<net id="501"><net_src comp="466" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="434" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="490" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="483" pin="3"/><net_sink comp="503" pin=2"/></net>

<net id="515"><net_src comp="48" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="503" pin="3"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="511" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="402" pin="3"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="517" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="427" pin="3"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="454" pin="3"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="95" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="540"><net_src comp="535" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="541"><net_src comp="535" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="545"><net_src comp="109" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="548"><net_src comp="542" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="552"><net_src comp="124" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="555"><net_src comp="549" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="559"><net_src comp="139" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="562"><net_src comp="556" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="566"><net_src comp="154" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="571"><net_src comp="169" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="576"><net_src comp="184" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="581"><net_src comp="201" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="587"><net_src comp="207" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="590"><net_src comp="584" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="591"><net_src comp="584" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="595"><net_src comp="213" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="598"><net_src comp="592" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="599"><net_src comp="592" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="603"><net_src comp="68" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="606"><net_src comp="600" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="610"><net_src comp="72" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="613"><net_src comp="607" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="614"><net_src comp="607" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="615"><net_src comp="607" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="619"><net_src comp="76" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="622"><net_src comp="616" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="623"><net_src comp="616" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="624"><net_src comp="616" pin="1"/><net_sink comp="440" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: _sum : p_read14 | {1 }
	Port: _sum : p_read25 | {1 }
	Port: _sum : diff_p | {2 }
  - Chain level:
	State 1
		bitcast_ln51 : 1
		bitcast_ln51_2 : 1
		bitcast_ln51_3 : 1
		bitcast_ln55 : 1
		add1 : 2
		bitcast_ln65 : 1
		add2 : 2
		bitcast_ln66 : 1
		add3 : 2
	State 2
		and_ln53 : 1
	State 3
	State 4
	State 5
	State 6
		tmp_s : 1
		trunc_ln27 : 1
		icmp_ln27 : 2
		icmp_ln27_8 : 2
		or_ln27 : 3
		and_ln27 : 3
		xor_ln27 : 3
		tmp_185 : 1
		trunc_ln30 : 1
		icmp_ln30 : 2
		icmp_ln30_8 : 2
		or_ln30 : 3
		and_ln30 : 3
		xor_ln30 : 3
		tmp_187 : 1
		trunc_ln38 : 1
		icmp_ln38 : 2
		icmp_ln38_8 : 2
		or_ln38 : 3
		and_ln38 : 3
		xor_ln38 : 3
		and_ln27_4 : 3
		and_ln30_4 : 3
		select_ln30 : 3
		and_ln38_4 : 3
		and_ln38_5 : 3
		select_ln38 : 3
		select_ln53 : 4
		select_ln53_1 : 5
		select_ln30_3 : 3
		select_ln38_12 : 3
		select_ln53_2 : 4
		select_ln53_3 : 5
		or_ln38_4 : 3
		select_ln38_13 : 3
		select_ln53_4 : 4
		select_ln53_5 : 5
		and_ln27_5 : 3
		select_ln53_6 : 3
		add_ln53 : 4
		select_ln53_7 : 3
		select_ln53_8 : 5
		or_ln53_1 : 3
		c_p_10 : 6
		mrv : 7
		mrv_1 : 8
		mrv_2 : 9
		mrv_3 : 10
		ret_ln71 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |        grp_fu_68       |    2    |   227   |   214   |
|   fadd   |        grp_fu_72       |    2    |   227   |   214   |
|          |        grp_fu_76       |    2    |   227   |   214   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln30_fu_371   |    0    |    0    |    32   |
|          |   select_ln38_fu_389   |    0    |    0    |    32   |
|          |   select_ln53_fu_396   |    0    |    0    |    32   |
|          |  select_ln53_1_fu_402  |    0    |    0    |    32   |
|          |  select_ln30_3_fu_408  |    0    |    0    |    32   |
|          |  select_ln38_12_fu_414 |    0    |    0    |    32   |
|          |  select_ln53_2_fu_421  |    0    |    0    |    32   |
|  select  |  select_ln53_3_fu_427  |    0    |    0    |    32   |
|          |  select_ln38_13_fu_440 |    0    |    0    |    32   |
|          |  select_ln53_4_fu_447  |    0    |    0    |    32   |
|          |  select_ln53_5_fu_454  |    0    |    0    |    32   |
|          |  select_ln53_6_fu_470  |    0    |    0    |    32   |
|          |  select_ln53_7_fu_483  |    0    |    0    |    32   |
|          |  select_ln53_8_fu_490  |    0    |    0    |    32   |
|          |      c_p_10_fu_503     |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln53_fu_189    |    0    |    0    |    8    |
|          |   icmp_ln53_1_fu_195   |    0    |    0    |    8    |
|          |   icmp_ln53_2_fu_207   |    0    |    0    |    8    |
|          |   icmp_ln53_3_fu_213   |    0    |    0    |    8    |
|   icmp   |    icmp_ln27_fu_236    |    0    |    0    |    11   |
|          |   icmp_ln27_8_fu_242   |    0    |    0    |    16   |
|          |    icmp_ln30_fu_283    |    0    |    0    |    11   |
|          |   icmp_ln30_8_fu_289   |    0    |    0    |    16   |
|          |    icmp_ln38_fu_330    |    0    |    0    |    11   |
|          |   icmp_ln38_8_fu_336   |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|    add   |     add_ln53_fu_478    |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|          |     and_ln53_fu_201    |    0    |    0    |    2    |
|          |     and_ln27_fu_254    |    0    |    0    |    2    |
|          |     and_ln30_fu_301    |    0    |    0    |    2    |
|          |     and_ln38_fu_348    |    0    |    0    |    2    |
|    and   |    and_ln27_4_fu_360   |    0    |    0    |    2    |
|          |    and_ln30_4_fu_365   |    0    |    0    |    2    |
|          |    and_ln38_4_fu_377   |    0    |    0    |    2    |
|          |    and_ln38_5_fu_383   |    0    |    0    |    2    |
|          |    and_ln27_5_fu_461   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |     or_ln27_fu_248     |    0    |    0    |    2    |
|          |     or_ln30_fu_295     |    0    |    0    |    2    |
|    or    |     or_ln38_fu_342     |    0    |    0    |    2    |
|          |    or_ln38_4_fu_434    |    0    |    0    |    2    |
|          |     or_ln53_fu_466     |    0    |    0    |    2    |
|          |    or_ln53_1_fu_497    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |     xor_ln27_fu_260    |    0    |    0    |    2    |
|    xor   |     xor_ln30_fu_307    |    0    |    0    |    2    |
|          |     xor_ln38_fu_354    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    p_read_read_fu_50   |    0    |    0    |    0    |
|   read   |   p_read_6_read_fu_56  |    0    |    0    |    0    |
|          | diff_p_read_read_fu_62 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |        grp_fu_80       |    0    |    0    |    0    |
|   fcmp   |        grp_fu_85       |    0    |    0    |    0    |
|          |        grp_fu_90       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |        c_p_fu_95       |    0    |    0    |    0    |
|   trunc  |    trunc_ln27_fu_232   |    0    |    0    |    0    |
|          |    trunc_ln30_fu_279   |    0    |    0    |    0    |
|          |    trunc_ln38_fu_326   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   trunc_ln51_2_fu_99   |    0    |    0    |    0    |
|          |   trunc_ln51_3_fu_114  |    0    |    0    |    0    |
|          |   trunc_ln51_4_fu_129  |    0    |    0    |    0    |
|          |     trunc_ln_fu_144    |    0    |    0    |    0    |
|partselect|    trunc_ln22_fu_159   |    0    |    0    |    0    |
|          |    trunc_ln23_fu_174   |    0    |    0    |    0    |
|          |      tmp_s_fu_222      |    0    |    0    |    0    |
|          |     tmp_185_fu_269     |    0    |    0    |    0    |
|          |     tmp_187_fu_316     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       mrv_fu_511       |    0    |    0    |    0    |
|insertvalue|      mrv_1_fu_517      |    0    |    0    |    0    |
|          |      mrv_2_fu_523      |    0    |    0    |    0    |
|          |      mrv_3_fu_529      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    6    |   681   |   1310  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     add1_reg_600     |   32   |
|     add2_reg_607     |   32   |
|     add3_reg_616     |   32   |
|   and_ln53_reg_578   |    1   |
|bitcast_ln51_2_reg_549|   32   |
|bitcast_ln51_3_reg_556|   32   |
| bitcast_ln51_reg_542 |   32   |
| bitcast_ln55_reg_563 |   32   |
| bitcast_ln65_reg_568 |   32   |
| bitcast_ln66_reg_573 |   32   |
|      c_p_reg_535     |   32   |
|  icmp_ln53_2_reg_584 |    1   |
|  icmp_ln53_3_reg_592 |    1   |
+----------------------+--------+
|         Total        |   323  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_68 |  p0  |   4  |  32  |   128  ||    20   |
| grp_fu_68 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_72 |  p0  |   3  |  32  |   96   ||    14   |
| grp_fu_72 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_76 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_76 |  p1  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   480  ||  2.709  ||    70   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   681  |  1310  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   70   |
|  Register |    -   |    -   |   323  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    2   |  1004  |  1380  |
+-----------+--------+--------+--------+--------+
