// Seed: 2188199621
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    input logic id_6,
    input logic id_7,
    input logic id_8,
    input id_9,
    output logic id_10,
    output logic id_11,
    output id_12,
    input logic id_13,
    input id_14,
    input id_15,
    input id_16,
    input id_17,
    output id_18
);
  logic id_19;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  inout id_1;
  assign id_12 = id_7 ? id_5 : 1;
  logic id_19;
  logic id_20;
  logic id_21;
  type_26 id_22 (
      .id_0(id_3 == id_16),
      .id_1(id_14),
      .id_2(1)
  );
endmodule
