# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 13:50:07  mei 22, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		ffnn_xor_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE22F17C6
set_global_assignment -name TOP_LEVEL_ENTITY network
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:50:07  MEI 22, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 256
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 6
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name QIP_FILE layer_controller/synthesis/layer_controller.qip
set_global_assignment -name VHDL_FILE tb_transfer_function.vhd
set_global_assignment -name VHDL_FILE neuron.vhd
set_global_assignment -name VHDL_FILE tb_neuron.vhd
set_global_assignment -name VHDL_FILE transfer_function.vhd
set_global_assignment -name BDF_FILE network.bdf
set_global_assignment -name NUM_PARALLEL_PROCESSORS ALL
set_location_assignment PIN_R8 -to clk
set_location_assignment PIN_L3 -to leds_export[7]
set_location_assignment PIN_B1 -to leds_export[6]
set_location_assignment PIN_F3 -to leds_export[5]
set_location_assignment PIN_D1 -to leds_export[4]
set_location_assignment PIN_A11 -to leds_export[3]
set_location_assignment PIN_B13 -to leds_export[2]
set_location_assignment PIN_A13 -to leds_export[1]
set_location_assignment PIN_A15 -to leds_export[0]
set_location_assignment PIN_J15 -to Reset
set_location_assignment PIN_R4 -to sdram_clk_clk
set_location_assignment PIN_L4 -to sdram_wire_addr[12]
set_location_assignment PIN_N1 -to sdram_wire_addr[11]
set_location_assignment PIN_N2 -to sdram_wire_addr[10]
set_location_assignment PIN_P1 -to sdram_wire_addr[9]
set_location_assignment PIN_R1 -to sdram_wire_addr[8]
set_location_assignment PIN_T6 -to sdram_wire_addr[7]
set_location_assignment PIN_N8 -to sdram_wire_addr[6]
set_location_assignment PIN_T7 -to sdram_wire_addr[5]
set_location_assignment PIN_P8 -to sdram_wire_addr[4]
set_location_assignment PIN_M8 -to sdram_wire_addr[3]
set_location_assignment PIN_N6 -to sdram_wire_addr[2]
set_location_assignment PIN_N5 -to sdram_wire_addr[1]
set_location_assignment PIN_P2 -to sdram_wire_addr[0]
set_location_assignment PIN_M6 -to sdram_wire_ba[1]
set_location_assignment PIN_M7 -to sdram_wire_ba[0]
set_location_assignment PIN_L1 -to sdram_wire_cas_n
set_location_assignment PIN_L7 -to sdram_wire_cke
set_location_assignment PIN_P6 -to sdram_wire_cs_n
set_location_assignment PIN_K1 -to sdram_wire_dq[15]
set_location_assignment PIN_N3 -to sdram_wire_dq[14]
set_location_assignment PIN_P3 -to sdram_wire_dq[13]
set_location_assignment PIN_R5 -to sdram_wire_dq[12]
set_location_assignment PIN_R3 -to sdram_wire_dq[11]
set_location_assignment PIN_T3 -to sdram_wire_dq[10]
set_location_assignment PIN_T2 -to sdram_wire_dq[9]
set_location_assignment PIN_T4 -to sdram_wire_dq[8]
set_location_assignment PIN_R7 -to sdram_wire_dq[7]
set_location_assignment PIN_J1 -to sdram_wire_dq[6]
set_location_assignment PIN_J2 -to sdram_wire_dq[5]
set_location_assignment PIN_K2 -to sdram_wire_dq[4]
set_location_assignment PIN_K5 -to sdram_wire_dq[3]
set_location_assignment PIN_L8 -to sdram_wire_dq[2]
set_location_assignment PIN_G1 -to sdram_wire_dq[1]
set_location_assignment PIN_G2 -to sdram_wire_dq[0]
set_location_assignment PIN_T5 -to sdram_wire_dqm[1]
set_location_assignment PIN_R6 -to sdram_wire_dqm[0]
set_location_assignment PIN_L2 -to sdram_wire_ras_n
set_location_assignment PIN_C2 -to sdram_wire_we_n
set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE analyze.stp
set_location_assignment PIN_T14 -to "layer_controller:inst|mm_interconnect_0_start_neuron_1_s1_chipselect"
set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008
set_global_assignment -name VHDL_SHOW_LMF_MAPPING_MESSAGES OFF
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top

set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name SLD_FILE db/analyze_auto_stripped.stp