# Reading K:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
do Lab2_run_msim_rtl_verilog.do
# Cannot open macro file: Lab2_run_msim_rtl_verilog.do
