/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_cdma_v4_1_17
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap axi_cdma_v4_1_17 /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_cdma_v4_1_17
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work axi_cdma_v4_1_17 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_cdma_v4_1_17/.cxl.vhdl.axi_cdma_v4_1_17.axi_cdma_v4_1_17.lin64.cmf
