#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2018.09
# platform  : Linux 5.15.0-164-generic
# version   : 2018.09p001 64 bits
# build date: 2018.11.02 18:06:33 PDT
#----------------------------------------
# started Sun Dec 28 17:19:25 EST 2025
# hostname  : ece-rh810-10
# pid       : 1682069
# arguments : '-label' 'session_0' '-console' 'ece-rh810-10:45031' '-nowindow' '-style' 'windows' '-exitonerror' '-data' 'AQAAADx/////AAAAAAAAA3oBAAAAEABMAE0AUgBFAE0ATwBWAEU=' '-proj' '/home/pandeyap/Desktop/MS_Thesis/llm_assertions/llm-fveval/formal/jasper/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/pandeyap/Desktop/MS_Thesis/llm_assertions/llm-fveval/formal/jasper/jgproject/.tmp/.initCmds.tcl' 'run_fpv.tcl' '-hidden' '/home/pandeyap/Desktop/MS_Thesis/llm_assertions/llm-fveval/formal/jasper/jgproject/.tmp/.postCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2018 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/pandeyap/Desktop/MS_Thesis/llm_assertions/llm-fveval/formal/jasper/jgproject/sessionLogs/session_0

/home/pandeyap/Desktop/MS_Thesis/llm_assertions/llm-fveval/formal/jasper/jgproject/jg.log
INFO: successfully checked out license "jasper_fao".
INFO: reading configuration file "/home/pandeyap/.config/jasper/jaspergold.conf".
% # Root of repo (path is already correct)
% set ROOT_DIR [file normalize [file join [pwd] ../..]]
/home/pandeyap/Desktop/MS_Thesis/llm_assertions/llm-fveval
% 
% # Analyze RTL + assertions (Jasper 2018 uses analyze, NOT read_*)
% analyze -sv \
  $ROOT_DIR/rtl/fifo.sv \
  $ROOT_DIR/formal/jasper/assertion_wrapper.sv
[-- (VERI-1482)] Analyzing Verilog file '/opt-shared-v2/eda/cadence/jasper_2018.09p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '/home/pandeyap/Desktop/MS_Thesis/llm_assertions/llm-fveval/rtl/fifo.sv'
[-- (VERI-1482)] Analyzing Verilog file '/home/pandeyap/Desktop/MS_Thesis/llm_assertions/llm-fveval/formal/jasper/assertion_wrapper.sv'
% 
% 
% # Elaborate top module
% elaborate 
[INFO (VERI-1018)] /home/pandeyap/Desktop/MS_Thesis/llm_assertions/llm-fveval/formal/jasper/assertion_wrapper.sv(1): compiling module 'llm_assertion_wrapper'
[INFO (VERI-1018)] /home/pandeyap/Desktop/MS_Thesis/llm_assertions/llm-fveval/rtl/fifo.sv(8): compiling module 'sync_fifo'
[WARN (VERI-1060)] /home/pandeyap/Desktop/MS_Thesis/llm_assertions/llm-fveval/rtl/fifo.sv(99): 'initial' construct ignored
[WARN (VDB-1002)] /home/pandeyap/Desktop/MS_Thesis/llm_assertions/llm-fveval/formal/jasper/assertion_wrapper.sv(4): net 'clk' does not have a driver
[WARN (VDB-1002)] /home/pandeyap/Desktop/MS_Thesis/llm_assertions/llm-fveval/formal/jasper/assertion_wrapper.sv(4): net 'rst_n' does not have a driver
[WARN (VDB-1002)] /home/pandeyap/Desktop/MS_Thesis/llm_assertions/llm-fveval/formal/jasper/assertion_wrapper.sv(5): net 'wr_en' does not have a driver
[WARN (VDB-1002)] /home/pandeyap/Desktop/MS_Thesis/llm_assertions/llm-fveval/formal/jasper/assertion_wrapper.sv(5): net 'rd_en' does not have a driver
[WARN (VDB-1002)] /home/pandeyap/Desktop/MS_Thesis/llm_assertions/llm-fveval/formal/jasper/assertion_wrapper.sv(7): net 'wr_data[7]' does not have a driver
INFO (ISW003): Top module name is "llm_assertion_wrapper".
llm_assertion_wrapper
[<embedded>] % 
[<embedded>] % # Clock and reset
[<embedded>] % clock clk
[<embedded>] % reset -expression {!rst_n}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
[<embedded>] % 
[<embedded>] % # Prove all properties
[<embedded>] % prove -all
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 18 of 82 design flops, 0 of 0 design latches, 1 of 1 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
use check_assumptions -show -dead_end to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
use check_assumptions -show to show this property in the property table
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "llm_assertion_wrapper._assert_1" was proven in 0.00 s.
0.0.PRE: Proof Simplification completed in 0.00 s
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
proven
[<embedded>] % 
[<embedded>] % # Reports
[<embedded>] % report -summary

==============================================================
    JasperGold Verification Results
==============================================================
    2018.09p001 64 bits for Linux 5.15.0-164-generic
    Host Name: ece-rh810-10
    User Name: pandeyap
    Printed on: Sunday, December 28, 2025 5:19:26 PM EST
    Working Directory: /home/pandeyap/Desktop/MS_Thesis/llm_assertions/llm-fveval/formal/jasper


==============================================================
SUMMARY
==============================================================
    Total Tasks           : 1
    Total Properties      : 1
          assumptions     : 0                   
           - approved     : 0                   
           - temporary    : 0                   
          assertions      : 1                   
           - proven       : 1                   ( 100.0% )
           - marked_proven: 0                   ( 0.0% )
           - cex          : 0                   ( 0.0% )
           - ar_cex       : 0                   ( 0.0% )
           - undetermined : 0                   ( 0.0% )
           - unprocessed  : 0                   ( 0.0% )
           - error        : 0                   ( 0.0% )
          covers          : 0                   
           - unreachable  : 0                   
           - covered      : 0                   
           - ar_covered   : 0                   
           - undetermined : 0                   
           - unprocessed  : 0                   
           - error        : 0                   
[<embedded>] % report 

==============================================================
    JasperGold Verification Results
==============================================================
    2018.09p001 64 bits for Linux 5.15.0-164-generic
    Host Name: ece-rh810-10
    User Name: pandeyap
    Printed on: Sunday, December 28, 2025 5:19:26 PM EST
    Working Directory: /home/pandeyap/Desktop/MS_Thesis/llm_assertions/llm-fveval/formal/jasper


==============================================================
RESULTS
==============================================================

--------------------------------------------------------------------------------------------
       Name                                |    Result    |  Engine  |  Bound  |  Time    
--------------------------------------------------------------------------------------------

---[ <embedded> ]---------------------------------------------------------------------------
[1]   llm_assertion_wrapper._assert_1           proven          PRE    Infinite    0.000 s      
[<embedded>] % 
[<embedded>] % # Exit
[<embedded>] % exit
INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
