

================================================================
== Vitis HLS Report for 'A_IO_L2_in_boundary_x0'
================================================================
* Date:           Thu Sep  1 21:43:32 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.715 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   106706|   655570|  0.356 ms|  2.185 ms|  106706|  655570|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                          Loop Name                                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- A_IO_L2_in_boundary_x0_loop_1_A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3  |   106496|   655360|   13 ~ 80|          -|          -|  8192|        no|
        | + A_IO_L2_in_boundary_x0_loop_5                                                             |        9|        9|         3|          1|          1|     8|       yes|
        | + A_IO_L2_in_boundary_x0_loop_6_A_IO_L2_in_boundary_x0_loop_7                               |       66|       66|         4|          1|          1|    64|       yes|
        | + A_IO_L2_in_boundary_x0_loop_9                                                             |        9|        9|         3|          1|          1|     8|       yes|
        | + A_IO_L2_in_boundary_x0_loop_10_A_IO_L2_in_boundary_x0_loop_11                             |       66|       66|         4|          1|          1|    64|       yes|
        |- A_IO_L2_in_boundary_x0_loop_12                                                             |      208|      208|        26|          -|          -|     8|        no|
        | + A_IO_L2_in_boundary_x0_loop_13                                                            |       24|       24|         3|          -|          -|     8|        no|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      340|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        0|        0|    16|
|Multiplexer          |        -|      -|        -|      318|     -|
|Register             |        -|      -|     1819|       64|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     1819|      722|    16|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     5|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     1|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_A_ping_V_U  |A_IO_L2_in_boundary_x0_local_A_ping_V  |        0|  0|   0|    8|     8|  512|     1|         4096|
    |local_A_pong_V_U  |A_IO_L2_in_boundary_x0_local_A_ping_V  |        0|  0|   0|    8|     8|  512|     1|         4096|
    +------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                       |        0|  0|   0|   16|    16| 1024|     2|         8192|
    +------------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_730_fu_406_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln691_731_fu_548_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln691_732_fu_560_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln691_733_fu_538_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln691_734_fu_449_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln691_735_fu_464_p2            |         +|   0|  0|  13|           6|           1|
    |add_ln691_fu_495_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln890_207_fu_423_p2            |         +|   0|  0|  14|           7|           1|
    |add_ln890_208_fu_482_p2            |         +|   0|  0|  18|          11|           1|
    |add_ln890_209_fu_334_p2            |         +|   0|  0|  21|          14|           1|
    |add_ln890_fu_512_p2                |         +|   0|  0|  14|           7|           1|
    |and_ln1249_1_fu_376_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln1249_fu_364_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln1250_fu_400_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp1_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_pp2_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state19_pp3_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |icmp_ln89069_fu_370_p2             |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_733_fu_346_p2           |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln890_734_fu_554_p2           |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_735_fu_501_p2           |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_736_fu_412_p2           |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_737_fu_571_p2           |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_738_fu_518_p2           |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln890_739_fu_429_p2           |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln890_740_fu_524_p2           |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_741_fu_435_p2           |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_fu_340_p2               |      icmp|   0|  0|  12|          14|          15|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |or_ln1249_fu_352_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln1250_1_fu_394_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln1250_fu_382_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln691_fu_470_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln1272_fu_441_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln1303_fu_530_p3            |    select|   0|  0|   4|           1|           1|
    |select_ln691_fu_474_p3             |    select|   0|  0|   6|           1|           1|
    |select_ln890_fu_488_p3             |    select|   0|  0|  11|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |       xor|   0|  0|   2|           2|           1|
    |arb_fu_459_p2                      |       xor|   0|  0|   2|           2|           1|
    |xor_ln1249_fu_358_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln1250_fu_388_p2               |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 340|         174|         126|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  65|         14|    1|         14|
    |ap_done                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3          |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2          |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter3          |   9|          2|    1|          2|
    |ap_phi_mux_c4_V_9_phi_fu_237_p4  |   9|          2|    4|          8|
    |ap_phi_mux_c4_V_phi_fu_271_p4    |   9|          2|    4|          8|
    |arb_9_reg_222                    |   9|          2|    1|          2|
    |c2_V_reg_197                     |   9|          2|    6|         12|
    |c4_V_9_reg_233                   |   9|          2|    4|          8|
    |c4_V_reg_267                     |   9|          2|    4|          8|
    |c6_V_reg_301                     |   9|          2|    4|          8|
    |c7_V_3_reg_290                   |   9|          2|    4|          8|
    |c7_V_4_reg_256                   |   9|          2|    4|          8|
    |c7_V_reg_312                     |   9|          2|    4|          8|
    |fifo_A_A_IO_L2_in_7_x011_blk_n   |   9|          2|    1|          2|
    |fifo_A_PE_7_0_x083_blk_n         |   9|          2|    1|          2|
    |fifo_A_PE_7_0_x083_din           |  14|          3|  512|       1536|
    |indvar_flatten15_reg_185         |   9|          2|   11|         22|
    |indvar_flatten29_reg_174         |   9|          2|   14|         28|
    |indvar_flatten7_reg_279          |   9|          2|    7|         14|
    |indvar_flatten_reg_245           |   9|          2|    7|         14|
    |local_A_ping_V_address0          |  14|          3|    3|          9|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 318|         70|  605|       1737|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |add_ln691_730_reg_606                 |    4|   0|    4|          0|
    |add_ln691_731_reg_692                 |    4|   0|    4|          0|
    |add_ln691_732_reg_700                 |    4|   0|    4|          0|
    |add_ln691_reg_654                     |    4|   0|    4|          0|
    |add_ln890_209_reg_577                 |   14|   0|   14|          0|
    |and_ln1249_1_reg_592                  |    1|   0|    1|          0|
    |and_ln1250_reg_601                    |    1|   0|    1|          0|
    |ap_CS_fsm                             |   13|   0|   13|          0|
    |ap_done_reg                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3               |    1|   0|    1|          0|
    |arb_9_reg_222                         |    1|   0|    1|          0|
    |c2_V_reg_197                          |    6|   0|    6|          0|
    |c4_V_9_reg_233                        |    4|   0|    4|          0|
    |c4_V_9_reg_233_pp0_iter1_reg          |    4|   0|    4|          0|
    |c4_V_reg_267                          |    4|   0|    4|          0|
    |c4_V_reg_267_pp2_iter1_reg            |    4|   0|    4|          0|
    |c6_V_reg_301                          |    4|   0|    4|          0|
    |c7_V_3_reg_290                        |    4|   0|    4|          0|
    |c7_V_4_reg_256                        |    4|   0|    4|          0|
    |c7_V_reg_312                          |    4|   0|    4|          0|
    |icmp_ln890_733_reg_586                |    1|   0|    1|          0|
    |icmp_ln890_735_reg_659                |    1|   0|    1|          0|
    |icmp_ln890_735_reg_659_pp2_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln890_736_reg_611                |    1|   0|    1|          0|
    |icmp_ln890_736_reg_611_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln890_738_reg_668                |    1|   0|    1|          0|
    |icmp_ln890_739_reg_620                |    1|   0|    1|          0|
    |indvar_flatten15_reg_185              |   11|   0|   11|          0|
    |indvar_flatten29_reg_174              |   14|   0|   14|          0|
    |indvar_flatten7_reg_279               |    7|   0|    7|          0|
    |indvar_flatten_reg_245                |    7|   0|    7|          0|
    |intra_trans_en_reg_209                |    1|   0|    1|          0|
    |local_A_pong_V_load_reg_687           |  512|   0|  512|          0|
    |or_ln1250_reg_597                     |    1|   0|    1|          0|
    |reg_323                               |  512|   0|  512|          0|
    |reg_329                               |  512|   0|  512|          0|
    |select_ln1272_reg_624                 |    4|   0|    4|          0|
    |select_ln1303_reg_672                 |    4|   0|    4|          0|
    |icmp_ln890_738_reg_668                |   64|  32|    1|          0|
    |icmp_ln890_739_reg_620                |   64|  32|    1|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 | 1819|  64| 1693|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|    A_IO_L2_in_boundary_x0|  return value|
|fifo_A_A_IO_L2_in_7_x011_dout     |   in|  512|     ap_fifo|  fifo_A_A_IO_L2_in_7_x011|       pointer|
|fifo_A_A_IO_L2_in_7_x011_empty_n  |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_7_x011|       pointer|
|fifo_A_A_IO_L2_in_7_x011_read     |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_7_x011|       pointer|
|fifo_A_PE_7_0_x083_din            |  out|  512|     ap_fifo|        fifo_A_PE_7_0_x083|       pointer|
|fifo_A_PE_7_0_x083_full_n         |   in|    1|     ap_fifo|        fifo_A_PE_7_0_x083|       pointer|
|fifo_A_PE_7_0_x083_write          |  out|    1|     ap_fifo|        fifo_A_PE_7_0_x083|       pointer|
+----------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 4, States = { 7 8 9 10 }
  Pipeline-2 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-3 : II = 1, D = 4, States = { 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 12 20 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 11 7 
7 --> 11 8 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 2 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 11 16 
16 --> 11 17 
17 --> 18 
18 --> 19 
19 --> 16 
20 --> 21 
21 --> 22 20 
22 --> 23 
23 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_7_0_x083, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_7_x011, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_7_0_x083, void @empty_641, i32 0, i32 0, void @empty_440, i32 0, i32 0, void @empty_440, void @empty_440, void @empty_440, i32 0, i32 0, i32 0, i32 0, void @empty_440, void @empty_440"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_7_x011, void @empty_641, i32 0, i32 0, void @empty_440, i32 0, i32 0, void @empty_440, void @empty_440, void @empty_440, i32 0, i32 0, i32 0, i32 0, void @empty_440, void @empty_440"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.64ns)   --->   "%local_A_ping_V = alloca i64 1" [./dut.cpp:1236]   --->   Operation 28 'alloca' 'local_A_ping_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 29 [1/1] (1.64ns)   --->   "%local_A_pong_V = alloca i64 1" [./dut.cpp:1238]   --->   Operation 29 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln1236 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_ping_V, i64 666, i64 24, i64 18446744073709551615" [./dut.cpp:1236]   --->   Operation 30 'specmemcore' 'specmemcore_ln1236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln1238 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_pong_V, i64 666, i64 24, i64 18446744073709551615" [./dut.cpp:1238]   --->   Operation 31 'specmemcore' 'specmemcore_ln1238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln1249 = br void" [./dut.cpp:1249]   --->   Operation 32 'br' 'br_ln1249' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten29 = phi i14 0, void, i14 %add_ln890_209, void %.loopexit388"   --->   Operation 33 'phi' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten15 = phi i11 0, void, i11 %select_ln890, void %.loopexit388"   --->   Operation 34 'phi' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%c2_V = phi i6 0, void, i6 %select_ln691, void %.loopexit388"   --->   Operation 35 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void %.loopexit388"   --->   Operation 36 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%arb_9 = phi i1 0, void, i1 %arb, void %.loopexit388"   --->   Operation 37 'phi' 'arb_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.76ns)   --->   "%add_ln890_209 = add i14 %indvar_flatten29, i14 1"   --->   Operation 38 'add' 'add_ln890_209' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.65ns)   --->   "%icmp_ln890 = icmp_eq  i14 %indvar_flatten29, i14 8192"   --->   Operation 39 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split26, void %.preheader.preheader"   --->   Operation 40 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_1_A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.61ns)   --->   "%icmp_ln890_733 = icmp_eq  i11 %indvar_flatten15, i11 512"   --->   Operation 43 'icmp' 'icmp_ln890_733' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln1250)   --->   "%or_ln1249 = or i1 %icmp_ln890_733, i1 %intra_trans_en" [./dut.cpp:1249]   --->   Operation 44 'or' 'or_ln1249' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.12ns)   --->   "%xor_ln1249 = xor i1 %icmp_ln890_733, i1 1" [./dut.cpp:1249]   --->   Operation 45 'xor' 'xor_ln1249' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln1250)   --->   "%and_ln1249 = and i1 %arb_9, i1 %xor_ln1249" [./dut.cpp:1249]   --->   Operation 46 'and' 'and_ln1249' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.61ns)   --->   "%icmp_ln89069 = icmp_eq  i6 %c2_V, i6 32"   --->   Operation 47 'icmp' 'icmp_ln89069' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.12ns)   --->   "%and_ln1249_1 = and i1 %icmp_ln89069, i1 %xor_ln1249" [./dut.cpp:1249]   --->   Operation 48 'and' 'and_ln1249_1' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1250 = or i1 %and_ln1249_1, i1 %or_ln1249" [./dut.cpp:1250]   --->   Operation 50 'or' 'or_ln1250' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln1250)   --->   "%xor_ln1250 = xor i1 %icmp_ln89069, i1 1" [./dut.cpp:1250]   --->   Operation 51 'xor' 'xor_ln1250' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln1250)   --->   "%or_ln1250_1 = or i1 %icmp_ln890_733, i1 %xor_ln1250" [./dut.cpp:1250]   --->   Operation 52 'or' 'or_ln1250_1' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1250 = and i1 %and_ln1249, i1 %or_ln1250_1" [./dut.cpp:1250]   --->   Operation 53 'and' 'and_ln1250' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln1251 = specloopname void @_ssdm_op_SpecLoopName, void @empty_751" [./dut.cpp:1251]   --->   Operation 54 'specloopname' 'specloopname_ln1251' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln1255 = br i1 %and_ln1250, void %.preheader5.preheader, void %.preheader2.preheader" [./dut.cpp:1255]   --->   Operation 55 'br' 'br_ln1255' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 56 'br' 'br_ln890' <Predicate = (!icmp_ln890 & !and_ln1250)> <Delay = 0.38>
ST_2 : Operation 57 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader2"   --->   Operation 57 'br' 'br_ln890' <Predicate = (!icmp_ln890 & and_ln1250)> <Delay = 0.38>
ST_2 : Operation 58 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 58 'br' 'br_ln890' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%c4_V_9 = phi i4 %add_ln691_730, void %.split16, i4 0, void %.preheader5.preheader"   --->   Operation 59 'phi' 'c4_V_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.70ns)   --->   "%add_ln691_730 = add i4 %c4_V_9, i4 1"   --->   Operation 60 'add' 'add_ln691_730' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.65ns)   --->   "%icmp_ln890_736 = icmp_eq  i4 %c4_V_9, i4 8"   --->   Operation 61 'icmp' 'icmp_ln890_736' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln1260 = br i1 %icmp_ln890_736, void %.split16, void %.loopexit386" [./dut.cpp:1260]   --->   Operation 63 'br' 'br_ln1260' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 64 [1/1] (1.21ns)   --->   "%tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_7_x011" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'read' 'tmp' <Predicate = (!icmp_ln890_736)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln890_84 = zext i4 %c4_V_9"   --->   Operation 65 'zext' 'zext_ln890_84' <Predicate = (!icmp_ln890_736)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln890_84" [./dut.cpp:1267]   --->   Operation 66 'getelementptr' 'local_A_pong_V_addr' <Predicate = (!icmp_ln890_736)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln1260 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_440" [./dut.cpp:1260]   --->   Operation 67 'specpipeline' 'specpipeline_ln1260' <Predicate = (!icmp_ln890_736)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln1260 = specloopname void @_ssdm_op_SpecLoopName, void @empty_93" [./dut.cpp:1260]   --->   Operation 68 'specloopname' 'specloopname_ln1260' <Predicate = (!icmp_ln890_736)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.64ns)   --->   "%store_ln1267 = store i512 %tmp, i3 %local_A_pong_V_addr" [./dut.cpp:1267]   --->   Operation 69 'store' 'store_ln1267' <Predicate = (!icmp_ln890_736)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 70 'br' 'br_ln0' <Predicate = (!icmp_ln890_736)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.38>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln1271 = br i1 %or_ln1250, void %.loopexit388, void %.preheader3.preheader.preheader" [./dut.cpp:1271]   --->   Operation 71 'br' 'br_ln1271' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3.preheader"   --->   Operation 72 'br' 'br_ln890' <Predicate = (or_ln1250)> <Delay = 0.38>

State 7 <SV = 4> <Delay = 1.71>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 %add_ln890_207, void %.preheader3, i7 0, void %.preheader3.preheader.preheader"   --->   Operation 73 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%c7_V_4 = phi i4 %add_ln691_734, void %.preheader3, i4 0, void %.preheader3.preheader.preheader"   --->   Operation 74 'phi' 'c7_V_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.70ns)   --->   "%add_ln890_207 = add i7 %indvar_flatten, i7 1"   --->   Operation 75 'add' 'add_ln890_207' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.59ns)   --->   "%icmp_ln890_739 = icmp_eq  i7 %indvar_flatten, i7 64"   --->   Operation 76 'icmp' 'icmp_ln890_739' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_739, void %.preheader3, void %.loopexit388.loopexit74"   --->   Operation 77 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.65ns)   --->   "%icmp_ln890_741 = icmp_eq  i4 %c7_V_4, i4 8"   --->   Operation 78 'icmp' 'icmp_ln890_741' <Predicate = (!icmp_ln890_739)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.35ns)   --->   "%select_ln1272 = select i1 %icmp_ln890_741, i4 0, i4 %c7_V_4" [./dut.cpp:1272]   --->   Operation 79 'select' 'select_ln1272' <Predicate = (!icmp_ln890_739)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.70ns)   --->   "%add_ln691_734 = add i4 %select_ln1272, i4 1"   --->   Operation 80 'add' 'add_ln691_734' <Predicate = (!icmp_ln890_739)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 1.64>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln890_86 = zext i4 %select_ln1272"   --->   Operation 81 'zext' 'zext_ln890_86' <Predicate = (!icmp_ln890_739)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_2 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln890_86" [./dut.cpp:1279]   --->   Operation 82 'getelementptr' 'local_A_ping_V_addr_2' <Predicate = (!icmp_ln890_739)> <Delay = 0.00>
ST_8 : Operation 83 [2/2] (1.64ns)   --->   "%local_A_ping_V_load_1 = load i3 %local_A_ping_V_addr_2" [./dut.cpp:1279]   --->   Operation 83 'load' 'local_A_ping_V_load_1' <Predicate = (!icmp_ln890_739)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 9 <SV = 6> <Delay = 1.64>
ST_9 : Operation 84 [1/2] (1.64ns)   --->   "%local_A_ping_V_load_1 = load i3 %local_A_ping_V_addr_2" [./dut.cpp:1279]   --->   Operation 84 'load' 'local_A_ping_V_load_1' <Predicate = (!icmp_ln890_739)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 10 <SV = 7> <Delay = 1.21>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_6_A_IO_L2_in_boundary_x0_loop_7_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_739)> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_739)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln1274 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_440" [./dut.cpp:1274]   --->   Operation 87 'specpipeline' 'specpipeline_ln1274' <Predicate = (!icmp_ln890_739)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln1274 = specloopname void @_ssdm_op_SpecLoopName, void @empty_95" [./dut.cpp:1274]   --->   Operation 88 'specloopname' 'specloopname_ln1274' <Predicate = (!icmp_ln890_739)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_7_0_x083, i512 %local_A_ping_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 89 'write' 'write_ln174' <Predicate = (!icmp_ln890_739)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3.preheader"   --->   Operation 90 'br' 'br_ln0' <Predicate = (!icmp_ln890_739)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 1.03>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit388"   --->   Operation 91 'br' 'br_ln0' <Predicate = (!and_ln1250 & or_ln1250)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit388"   --->   Operation 92 'br' 'br_ln0' <Predicate = (and_ln1250 & or_ln1250)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.12ns)   --->   "%arb = xor i1 %and_ln1250, i1 1" [./dut.cpp:1319]   --->   Operation 93 'xor' 'arb' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [1/1] (0.70ns)   --->   "%add_ln691_735 = add i6 %c2_V, i6 1"   --->   Operation 94 'add' 'add_ln691_735' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln691)   --->   "%or_ln691 = or i1 %and_ln1249_1, i1 %icmp_ln890_733"   --->   Operation 95 'or' 'or_ln691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln691 = select i1 %or_ln691, i6 1, i6 %add_ln691_735"   --->   Operation 96 'select' 'select_ln691' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.73ns)   --->   "%add_ln890_208 = add i11 %indvar_flatten15, i11 1"   --->   Operation 97 'add' 'add_ln890_208' <Predicate = (!icmp_ln890_733)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.30ns)   --->   "%select_ln890 = select i1 %icmp_ln890_733, i11 1, i11 %add_ln890_208"   --->   Operation 98 'select' 'select_ln890' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 99 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 12 <SV = 2> <Delay = 0.70>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691, void %.split10, i4 0, void %.preheader2.preheader"   --->   Operation 100 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c4_V, i4 1"   --->   Operation 101 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (0.65ns)   --->   "%icmp_ln890_735 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 102 'icmp' 'icmp_ln890_735' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 103 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln1291 = br i1 %icmp_ln890_735, void %.split10, void %.loopexit387" [./dut.cpp:1291]   --->   Operation 104 'br' 'br_ln1291' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 1.21>
ST_13 : Operation 105 [1/1] (1.21ns)   --->   "%tmp_67 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_7_x011" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'read' 'tmp_67' <Predicate = (!icmp_ln890_735)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>

State 14 <SV = 4> <Delay = 1.64>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln890_83 = zext i4 %c4_V"   --->   Operation 106 'zext' 'zext_ln890_83' <Predicate = (!icmp_ln890_735)> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr_1 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln890_83" [./dut.cpp:1298]   --->   Operation 107 'getelementptr' 'local_A_ping_V_addr_1' <Predicate = (!icmp_ln890_735)> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%specpipeline_ln1291 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_440" [./dut.cpp:1291]   --->   Operation 108 'specpipeline' 'specpipeline_ln1291' <Predicate = (!icmp_ln890_735)> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln1291 = specloopname void @_ssdm_op_SpecLoopName, void @empty_749" [./dut.cpp:1291]   --->   Operation 109 'specloopname' 'specloopname_ln1291' <Predicate = (!icmp_ln890_735)> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (1.64ns)   --->   "%store_ln1298 = store i512 %tmp_67, i3 %local_A_ping_V_addr_1" [./dut.cpp:1298]   --->   Operation 110 'store' 'store_ln1298' <Predicate = (!icmp_ln890_735)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 111 'br' 'br_ln0' <Predicate = (!icmp_ln890_735)> <Delay = 0.00>

State 15 <SV = 3> <Delay = 0.38>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln1302 = br i1 %or_ln1250, void %.loopexit388, void %.preheader1.preheader.preheader" [./dut.cpp:1302]   --->   Operation 112 'br' 'br_ln1302' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1.preheader"   --->   Operation 113 'br' 'br_ln890' <Predicate = (or_ln1250)> <Delay = 0.38>

State 16 <SV = 4> <Delay = 1.71>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i7 %add_ln890, void %.preheader1, i7 0, void %.preheader1.preheader.preheader"   --->   Operation 114 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "%c7_V_3 = phi i4 %add_ln691_733, void %.preheader1, i4 0, void %.preheader1.preheader.preheader"   --->   Operation 115 'phi' 'c7_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.70ns)   --->   "%add_ln890 = add i7 %indvar_flatten7, i7 1"   --->   Operation 116 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 117 [1/1] (0.59ns)   --->   "%icmp_ln890_738 = icmp_eq  i7 %indvar_flatten7, i7 64"   --->   Operation 117 'icmp' 'icmp_ln890_738' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_738, void %.preheader1, void %.loopexit388.loopexit"   --->   Operation 118 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (0.65ns)   --->   "%icmp_ln890_740 = icmp_eq  i4 %c7_V_3, i4 8"   --->   Operation 119 'icmp' 'icmp_ln890_740' <Predicate = (!icmp_ln890_738)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 120 [1/1] (0.35ns)   --->   "%select_ln1303 = select i1 %icmp_ln890_740, i4 0, i4 %c7_V_3" [./dut.cpp:1303]   --->   Operation 120 'select' 'select_ln1303' <Predicate = (!icmp_ln890_738)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 121 [1/1] (0.70ns)   --->   "%add_ln691_733 = add i4 %select_ln1303, i4 1"   --->   Operation 121 'add' 'add_ln691_733' <Predicate = (!icmp_ln890_738)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 5> <Delay = 1.64>
ST_17 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln890_85 = zext i4 %select_ln1303"   --->   Operation 122 'zext' 'zext_ln890_85' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_1 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln890_85" [./dut.cpp:1310]   --->   Operation 123 'getelementptr' 'local_A_pong_V_addr_1' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_17 : Operation 124 [2/2] (1.64ns)   --->   "%local_A_pong_V_load = load i3 %local_A_pong_V_addr_1" [./dut.cpp:1310]   --->   Operation 124 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_738)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 18 <SV = 6> <Delay = 1.64>
ST_18 : Operation 125 [1/2] (1.64ns)   --->   "%local_A_pong_V_load = load i3 %local_A_pong_V_addr_1" [./dut.cpp:1310]   --->   Operation 125 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_738)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 19 <SV = 7> <Delay = 1.21>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_10_A_IO_L2_in_boundary_x0_loop_11_str"   --->   Operation 126 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_19 : Operation 127 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 127 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_19 : Operation 128 [1/1] (0.00ns)   --->   "%specpipeline_ln1305 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_440" [./dut.cpp:1305]   --->   Operation 128 'specpipeline' 'specpipeline_ln1305' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln1305 = specloopname void @_ssdm_op_SpecLoopName, void @empty_750" [./dut.cpp:1305]   --->   Operation 129 'specloopname' 'specloopname_ln1305' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_7_0_x083, i512 %local_A_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 130 'write' 'write_ln174' <Predicate = (!icmp_ln890_738)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 131 'br' 'br_ln0' <Predicate = (!icmp_ln890_738)> <Delay = 0.00>

State 20 <SV = 2> <Delay = 0.70>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%c6_V = phi i4 %add_ln691_731, void, i4 0, void %.preheader.preheader"   --->   Operation 132 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 133 [1/1] (0.70ns)   --->   "%add_ln691_731 = add i4 %c6_V, i4 1"   --->   Operation 133 'add' 'add_ln691_731' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 134 [1/1] (0.65ns)   --->   "%icmp_ln890_734 = icmp_eq  i4 %c6_V, i4 8"   --->   Operation 134 'icmp' 'icmp_ln890_734' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 135 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 135 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln1327 = br i1 %icmp_ln890_734, void %.split4, void %.loopexit" [./dut.cpp:1327]   --->   Operation 136 'br' 'br_ln1327' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln1327 = specloopname void @_ssdm_op_SpecLoopName, void @empty_748" [./dut.cpp:1327]   --->   Operation 137 'specloopname' 'specloopname_ln1327' <Predicate = (!icmp_ln890_734)> <Delay = 0.00>
ST_20 : Operation 138 [1/1] (0.38ns)   --->   "%br_ln1329 = br void" [./dut.cpp:1329]   --->   Operation 138 'br' 'br_ln1329' <Predicate = (!icmp_ln890_734)> <Delay = 0.38>
ST_20 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln1359 = ret" [./dut.cpp:1359]   --->   Operation 139 'ret' 'ret_ln1359' <Predicate = (icmp_ln890_734)> <Delay = 0.00>

State 21 <SV = 3> <Delay = 1.64>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_732, void %.split, i4 0, void %.split4"   --->   Operation 140 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.70ns)   --->   "%add_ln691_732 = add i4 %c7_V, i4 1"   --->   Operation 141 'add' 'add_ln691_732' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i4 %c7_V"   --->   Operation 142 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%local_A_ping_V_addr = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln890" [./dut.cpp:1334]   --->   Operation 143 'getelementptr' 'local_A_ping_V_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (0.65ns)   --->   "%icmp_ln890_737 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 144 'icmp' 'icmp_ln890_737' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 145 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 145 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln1329 = br i1 %icmp_ln890_737, void %.split, void" [./dut.cpp:1329]   --->   Operation 146 'br' 'br_ln1329' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 147 [2/2] (1.64ns)   --->   "%local_A_ping_V_load = load i3 %local_A_ping_V_addr" [./dut.cpp:1334]   --->   Operation 147 'load' 'local_A_ping_V_load' <Predicate = (!icmp_ln890_737)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>
ST_21 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 148 'br' 'br_ln0' <Predicate = (icmp_ln890_737)> <Delay = 0.00>

State 22 <SV = 4> <Delay = 1.64>
ST_22 : Operation 149 [1/2] (1.64ns)   --->   "%local_A_ping_V_load = load i3 %local_A_ping_V_addr" [./dut.cpp:1334]   --->   Operation 149 'load' 'local_A_ping_V_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 8> <RAM>

State 23 <SV = 5> <Delay = 1.21>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln1329 = specloopname void @_ssdm_op_SpecLoopName, void @empty_85" [./dut.cpp:1329]   --->   Operation 150 'specloopname' 'specloopname_ln1329' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_7_0_x083, i512 %local_A_ping_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 151 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 152 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_A_A_IO_L2_in_7_x011]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_A_PE_7_0_x083]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 000000000000000000000000]
specmemcore_ln0       (specmemcore      ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000]
local_A_ping_V        (alloca           ) [ 001111111111111111111111]
local_A_pong_V        (alloca           ) [ 001111111111111111110000]
specmemcore_ln1236    (specmemcore      ) [ 000000000000000000000000]
specmemcore_ln1238    (specmemcore      ) [ 000000000000000000000000]
br_ln1249             (br               ) [ 011111111111111111110000]
indvar_flatten29      (phi              ) [ 001000000000000000000000]
indvar_flatten15      (phi              ) [ 001111111111111111110000]
c2_V                  (phi              ) [ 001111111111111111110000]
intra_trans_en        (phi              ) [ 001000000000000000000000]
arb_9                 (phi              ) [ 001000000000000000000000]
add_ln890_209         (add              ) [ 011111111111111111110000]
icmp_ln890            (icmp             ) [ 001111111111111111110000]
br_ln890              (br               ) [ 000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000]
icmp_ln890_733        (icmp             ) [ 000111111111111111110000]
or_ln1249             (or               ) [ 000000000000000000000000]
xor_ln1249            (xor              ) [ 000000000000000000000000]
and_ln1249            (and              ) [ 000000000000000000000000]
icmp_ln89069          (icmp             ) [ 000000000000000000000000]
and_ln1249_1          (and              ) [ 000111111111111111110000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000]
or_ln1250             (or               ) [ 000111111111111111110000]
xor_ln1250            (xor              ) [ 000000000000000000000000]
or_ln1250_1           (or               ) [ 000000000000000000000000]
and_ln1250            (and              ) [ 001111111111111111110000]
specloopname_ln1251   (specloopname     ) [ 000000000000000000000000]
br_ln1255             (br               ) [ 000000000000000000000000]
br_ln890              (br               ) [ 001111111111111111110000]
br_ln890              (br               ) [ 001111111111111111110000]
br_ln890              (br               ) [ 001111111111111111111111]
c4_V_9                (phi              ) [ 000111000000000000000000]
add_ln691_730         (add              ) [ 001111111111111111110000]
icmp_ln890_736        (icmp             ) [ 001111111111111111110000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000]
br_ln1260             (br               ) [ 000000000000000000000000]
tmp                   (read             ) [ 000101000000000000000000]
zext_ln890_84         (zext             ) [ 000000000000000000000000]
local_A_pong_V_addr   (getelementptr    ) [ 000000000000000000000000]
specpipeline_ln1260   (specpipeline     ) [ 000000000000000000000000]
specloopname_ln1260   (specloopname     ) [ 000000000000000000000000]
store_ln1267          (store            ) [ 000000000000000000000000]
br_ln0                (br               ) [ 001111111111111111110000]
br_ln1271             (br               ) [ 000000000000000000000000]
br_ln890              (br               ) [ 001111111111111111110000]
indvar_flatten        (phi              ) [ 000000010000000000000000]
c7_V_4                (phi              ) [ 000000010000000000000000]
add_ln890_207         (add              ) [ 001111111111111111110000]
icmp_ln890_739        (icmp             ) [ 001111111111111111110000]
br_ln890              (br               ) [ 000000000000000000000000]
icmp_ln890_741        (icmp             ) [ 000000000000000000000000]
select_ln1272         (select           ) [ 000000011000000000000000]
add_ln691_734         (add              ) [ 001111111111111111110000]
zext_ln890_86         (zext             ) [ 000000000000000000000000]
local_A_ping_V_addr_2 (getelementptr    ) [ 000000010100000000000000]
local_A_ping_V_load_1 (load             ) [ 000000010010000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000]
specpipeline_ln1274   (specpipeline     ) [ 000000000000000000000000]
specloopname_ln1274   (specloopname     ) [ 000000000000000000000000]
write_ln174           (write            ) [ 000000000000000000000000]
br_ln0                (br               ) [ 001111111111111111110000]
br_ln0                (br               ) [ 000000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000000]
arb                   (xor              ) [ 011111111111111111110000]
add_ln691_735         (add              ) [ 000000000000000000000000]
or_ln691              (or               ) [ 000000000000000000000000]
select_ln691          (select           ) [ 011111111111111111110000]
add_ln890_208         (add              ) [ 000000000000000000000000]
select_ln890          (select           ) [ 011111111111111111110000]
br_ln0                (br               ) [ 011111111111111111110000]
c4_V                  (phi              ) [ 000000000000111000000000]
add_ln691             (add              ) [ 001111111111111111110000]
icmp_ln890_735        (icmp             ) [ 001111111111111111110000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000]
br_ln1291             (br               ) [ 000000000000000000000000]
tmp_67                (read             ) [ 000000000000101000000000]
zext_ln890_83         (zext             ) [ 000000000000000000000000]
local_A_ping_V_addr_1 (getelementptr    ) [ 000000000000000000000000]
specpipeline_ln1291   (specpipeline     ) [ 000000000000000000000000]
specloopname_ln1291   (specloopname     ) [ 000000000000000000000000]
store_ln1298          (store            ) [ 000000000000000000000000]
br_ln0                (br               ) [ 001111111111111111110000]
br_ln1302             (br               ) [ 000000000000000000000000]
br_ln890              (br               ) [ 001111111111111111110000]
indvar_flatten7       (phi              ) [ 000000000000000010000000]
c7_V_3                (phi              ) [ 000000000000000010000000]
add_ln890             (add              ) [ 001111111111111111110000]
icmp_ln890_738        (icmp             ) [ 001111111111111111110000]
br_ln890              (br               ) [ 000000000000000000000000]
icmp_ln890_740        (icmp             ) [ 000000000000000000000000]
select_ln1303         (select           ) [ 000000000000000011000000]
add_ln691_733         (add              ) [ 001111111111111111110000]
zext_ln890_85         (zext             ) [ 000000000000000000000000]
local_A_pong_V_addr_1 (getelementptr    ) [ 000000000000000010100000]
local_A_pong_V_load   (load             ) [ 000000000000000010010000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000]
specpipeline_ln1305   (specpipeline     ) [ 000000000000000000000000]
specloopname_ln1305   (specloopname     ) [ 000000000000000000000000]
write_ln174           (write            ) [ 000000000000000000000000]
br_ln0                (br               ) [ 001111111111111111110000]
c6_V                  (phi              ) [ 000000000000000000001000]
add_ln691_731         (add              ) [ 001000000000000000001111]
icmp_ln890_734        (icmp             ) [ 000000000000000000001111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000]
br_ln1327             (br               ) [ 000000000000000000000000]
specloopname_ln1327   (specloopname     ) [ 000000000000000000000000]
br_ln1329             (br               ) [ 000000000000000000001111]
ret_ln1359            (ret              ) [ 000000000000000000000000]
c7_V                  (phi              ) [ 000000000000000000000100]
add_ln691_732         (add              ) [ 000000000000000000001111]
zext_ln890            (zext             ) [ 000000000000000000000000]
local_A_ping_V_addr   (getelementptr    ) [ 000000000000000000000010]
icmp_ln890_737        (icmp             ) [ 000000000000000000001111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000]
br_ln1329             (br               ) [ 000000000000000000000000]
br_ln0                (br               ) [ 001000000000000000001111]
local_A_ping_V_load   (load             ) [ 000000000000000000000001]
specloopname_ln1329   (specloopname     ) [ 000000000000000000000000]
write_ln174           (write            ) [ 000000000000000000000000]
br_ln0                (br               ) [ 000000000000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_A_A_IO_L2_in_7_x011">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_7_x011"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_A_PE_7_0_x083">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_A_PE_7_0_x083"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_641"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_440"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_boundary_x0_loop_1_A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_751"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_93"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_boundary_x0_loop_6_A_IO_L2_in_boundary_x0_loop_7_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_95"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_749"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IO_L2_in_boundary_x0_loop_10_A_IO_L2_in_boundary_x0_loop_11_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_750"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_748"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_85"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="local_A_ping_V_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_ping_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="local_A_pong_V_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_A_pong_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="512" slack="0"/>
<pin id="110" dir="0" index="1" bw="512" slack="0"/>
<pin id="111" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 tmp_67/13 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="512" slack="0"/>
<pin id="117" dir="0" index="2" bw="512" slack="1"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/10 write_ln174/19 write_ln174/23 "/>
</bind>
</comp>

<comp id="121" class="1004" name="local_A_pong_V_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="0"/>
<pin id="132" dir="0" index="4" bw="3" slack="1"/>
<pin id="133" dir="0" index="5" bw="512" slack="2147483647"/>
<pin id="134" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="512" slack="1"/>
<pin id="135" dir="1" index="7" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln1267/5 local_A_pong_V_load/17 "/>
</bind>
</comp>

<comp id="137" class="1004" name="local_A_ping_V_addr_2_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_addr_2/8 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="0"/>
<pin id="145" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="0"/>
<pin id="155" dir="0" index="4" bw="3" slack="1"/>
<pin id="156" dir="0" index="5" bw="512" slack="2147483647"/>
<pin id="157" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="512" slack="1"/>
<pin id="158" dir="1" index="7" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="local_A_ping_V_load_1/8 store_ln1298/14 local_A_ping_V_load/21 "/>
</bind>
</comp>

<comp id="149" class="1004" name="local_A_ping_V_addr_1_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_addr_1/14 "/>
</bind>
</comp>

<comp id="160" class="1004" name="local_A_pong_V_addr_1_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_pong_V_addr_1/17 "/>
</bind>
</comp>

<comp id="167" class="1004" name="local_A_ping_V_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="512" slack="2147483647"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="4" slack="0"/>
<pin id="171" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_A_ping_V_addr/21 "/>
</bind>
</comp>

<comp id="174" class="1005" name="indvar_flatten29_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="14" slack="1"/>
<pin id="176" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten29 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="indvar_flatten29_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="14" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten29/2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="indvar_flatten15_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="11" slack="1"/>
<pin id="187" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten15 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="indvar_flatten15_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="11" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten15/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="c2_V_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="1"/>
<pin id="199" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c2_V (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="c2_V_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="6" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c2_V/2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="intra_trans_en_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="intra_trans_en (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="intra_trans_en_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="1" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="intra_trans_en/2 "/>
</bind>
</comp>

<comp id="222" class="1005" name="arb_9_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb_9 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="arb_9_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="1" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="arb_9/2 "/>
</bind>
</comp>

<comp id="233" class="1005" name="c4_V_9_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="1"/>
<pin id="235" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V_9 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="c4_V_9_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="1" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V_9/3 "/>
</bind>
</comp>

<comp id="245" class="1005" name="indvar_flatten_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="1"/>
<pin id="247" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="indvar_flatten_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="1" slack="1"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/7 "/>
</bind>
</comp>

<comp id="256" class="1005" name="c7_V_4_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="1"/>
<pin id="258" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V_4 (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="c7_V_4_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="1" slack="1"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V_4/7 "/>
</bind>
</comp>

<comp id="267" class="1005" name="c4_V_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="1"/>
<pin id="269" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="c4_V_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="1" slack="1"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/12 "/>
</bind>
</comp>

<comp id="279" class="1005" name="indvar_flatten7_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="1"/>
<pin id="281" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="indvar_flatten7_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="0"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="1" slack="1"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/16 "/>
</bind>
</comp>

<comp id="290" class="1005" name="c7_V_3_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="1"/>
<pin id="292" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V_3 (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="c7_V_3_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="1" slack="1"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V_3/16 "/>
</bind>
</comp>

<comp id="301" class="1005" name="c6_V_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="1"/>
<pin id="303" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="c6_V_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="1" slack="1"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/20 "/>
</bind>
</comp>

<comp id="312" class="1005" name="c7_V_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="1"/>
<pin id="314" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="c7_V_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="1" slack="1"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/21 "/>
</bind>
</comp>

<comp id="323" class="1005" name="reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="512" slack="1"/>
<pin id="325" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp tmp_67 "/>
</bind>
</comp>

<comp id="329" class="1005" name="reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="512" slack="1"/>
<pin id="331" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="local_A_ping_V_load_1 local_A_ping_V_load "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln890_209_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="14" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_209/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln890_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="14" slack="0"/>
<pin id="342" dir="0" index="1" bw="14" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln890_733_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="0"/>
<pin id="348" dir="0" index="1" bw="11" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_733/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="or_ln1249_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1249/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="xor_ln1249_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1249/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="and_ln1249_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1249/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp_ln89069_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="0" index="1" bw="6" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89069/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="and_ln1249_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1249_1/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="or_ln1250_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1250/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="xor_ln1250_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1250/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="or_ln1250_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1250_1/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="and_ln1250_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1250/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln691_730_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_730/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln890_736_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="0"/>
<pin id="414" dir="0" index="1" bw="4" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_736/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln890_84_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="2"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_84/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln890_207_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_207/7 "/>
</bind>
</comp>

<comp id="429" class="1004" name="icmp_ln890_739_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="7" slack="0"/>
<pin id="431" dir="0" index="1" bw="7" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_739/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln890_741_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="0"/>
<pin id="437" dir="0" index="1" bw="4" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_741/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="select_ln1272_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="4" slack="0"/>
<pin id="444" dir="0" index="2" bw="4" slack="0"/>
<pin id="445" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1272/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln691_734_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_734/7 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln890_86_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="1"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_86/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="arb_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="4"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="arb/11 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln691_735_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="6" slack="4"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_735/11 "/>
</bind>
</comp>

<comp id="470" class="1004" name="or_ln691_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="4"/>
<pin id="472" dir="0" index="1" bw="1" slack="4"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln691/11 "/>
</bind>
</comp>

<comp id="474" class="1004" name="select_ln691_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="6" slack="0"/>
<pin id="477" dir="0" index="2" bw="6" slack="0"/>
<pin id="478" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln691/11 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln890_208_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="11" slack="4"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_208/11 "/>
</bind>
</comp>

<comp id="488" class="1004" name="select_ln890_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="4"/>
<pin id="490" dir="0" index="1" bw="11" slack="0"/>
<pin id="491" dir="0" index="2" bw="11" slack="0"/>
<pin id="492" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/11 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln691_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/12 "/>
</bind>
</comp>

<comp id="501" class="1004" name="icmp_ln890_735_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="0"/>
<pin id="503" dir="0" index="1" bw="4" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_735/12 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln890_83_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="2"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_83/14 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln890_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="7" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/16 "/>
</bind>
</comp>

<comp id="518" class="1004" name="icmp_ln890_738_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="7" slack="0"/>
<pin id="520" dir="0" index="1" bw="7" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_738/16 "/>
</bind>
</comp>

<comp id="524" class="1004" name="icmp_ln890_740_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="0"/>
<pin id="526" dir="0" index="1" bw="4" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_740/16 "/>
</bind>
</comp>

<comp id="530" class="1004" name="select_ln1303_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="4" slack="0"/>
<pin id="533" dir="0" index="2" bw="4" slack="0"/>
<pin id="534" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1303/16 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln691_733_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_733/16 "/>
</bind>
</comp>

<comp id="544" class="1004" name="zext_ln890_85_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="4" slack="1"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890_85/17 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln691_731_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_731/20 "/>
</bind>
</comp>

<comp id="554" class="1004" name="icmp_ln890_734_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="0"/>
<pin id="556" dir="0" index="1" bw="4" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_734/20 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln691_732_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_732/21 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln890_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="4" slack="0"/>
<pin id="568" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/21 "/>
</bind>
</comp>

<comp id="571" class="1004" name="icmp_ln890_737_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="4" slack="0"/>
<pin id="573" dir="0" index="1" bw="4" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_737/21 "/>
</bind>
</comp>

<comp id="577" class="1005" name="add_ln890_209_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="14" slack="0"/>
<pin id="579" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_209 "/>
</bind>
</comp>

<comp id="582" class="1005" name="icmp_ln890_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="1"/>
<pin id="584" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="586" class="1005" name="icmp_ln890_733_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="4"/>
<pin id="588" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln890_733 "/>
</bind>
</comp>

<comp id="592" class="1005" name="and_ln1249_1_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="4"/>
<pin id="594" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln1249_1 "/>
</bind>
</comp>

<comp id="597" class="1005" name="or_ln1250_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="2"/>
<pin id="599" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1250 "/>
</bind>
</comp>

<comp id="601" class="1005" name="and_ln1250_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="1"/>
<pin id="603" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln1250 "/>
</bind>
</comp>

<comp id="606" class="1005" name="add_ln691_730_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="4" slack="0"/>
<pin id="608" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_730 "/>
</bind>
</comp>

<comp id="611" class="1005" name="icmp_ln890_736_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="1"/>
<pin id="613" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_736 "/>
</bind>
</comp>

<comp id="615" class="1005" name="add_ln890_207_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="7" slack="0"/>
<pin id="617" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_207 "/>
</bind>
</comp>

<comp id="620" class="1005" name="icmp_ln890_739_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="1"/>
<pin id="622" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_739 "/>
</bind>
</comp>

<comp id="624" class="1005" name="select_ln1272_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="4" slack="1"/>
<pin id="626" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1272 "/>
</bind>
</comp>

<comp id="629" class="1005" name="add_ln691_734_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="4" slack="0"/>
<pin id="631" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_734 "/>
</bind>
</comp>

<comp id="634" class="1005" name="local_A_ping_V_addr_2_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="3" slack="1"/>
<pin id="636" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_A_ping_V_addr_2 "/>
</bind>
</comp>

<comp id="639" class="1005" name="arb_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="arb "/>
</bind>
</comp>

<comp id="644" class="1005" name="select_ln691_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="6" slack="1"/>
<pin id="646" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln691 "/>
</bind>
</comp>

<comp id="649" class="1005" name="select_ln890_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="11" slack="1"/>
<pin id="651" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="654" class="1005" name="add_ln691_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="4" slack="0"/>
<pin id="656" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="659" class="1005" name="icmp_ln890_735_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="1"/>
<pin id="661" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_735 "/>
</bind>
</comp>

<comp id="663" class="1005" name="add_ln890_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="7" slack="0"/>
<pin id="665" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="668" class="1005" name="icmp_ln890_738_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="1"/>
<pin id="670" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_738 "/>
</bind>
</comp>

<comp id="672" class="1005" name="select_ln1303_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="4" slack="1"/>
<pin id="674" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1303 "/>
</bind>
</comp>

<comp id="677" class="1005" name="add_ln691_733_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="4" slack="0"/>
<pin id="679" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_733 "/>
</bind>
</comp>

<comp id="682" class="1005" name="local_A_pong_V_addr_1_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="3" slack="1"/>
<pin id="684" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_addr_1 "/>
</bind>
</comp>

<comp id="687" class="1005" name="local_A_pong_V_load_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="512" slack="1"/>
<pin id="689" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="local_A_pong_V_load "/>
</bind>
</comp>

<comp id="692" class="1005" name="add_ln691_731_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="4" slack="0"/>
<pin id="694" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_731 "/>
</bind>
</comp>

<comp id="700" class="1005" name="add_ln691_732_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="4" slack="0"/>
<pin id="702" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_732 "/>
</bind>
</comp>

<comp id="705" class="1005" name="local_A_ping_V_addr_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="3" slack="1"/>
<pin id="707" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="local_A_ping_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="62" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="84" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="64" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="136"><net_src comp="121" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="142"><net_src comp="64" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="64" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="149" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="165"><net_src comp="64" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="166"><net_src comp="160" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="172"><net_src comp="64" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="173"><net_src comp="167" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="189" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="200"><net_src comp="28" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="209" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="209" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="54" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="244"><net_src comp="237" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="248"><net_src comp="72" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="259"><net_src comp="54" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="270"><net_src comp="54" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="278"><net_src comp="271" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="282"><net_src comp="72" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="293"><net_src comp="54" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="304"><net_src comp="54" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="315"><net_src comp="54" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="326"><net_src comp="108" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="127" pin=4"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="143" pin=4"/></net>

<net id="332"><net_src comp="143" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="338"><net_src comp="178" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="34" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="178" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="36" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="189" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="46" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="214" pin="4"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="346" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="32" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="226" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="358" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="201" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="48" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="358" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="352" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="370" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="32" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="346" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="388" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="364" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="394" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="237" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="56" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="237" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="58" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="233" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="427"><net_src comp="249" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="74" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="249" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="76" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="260" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="58" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="54" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="260" pin="4"/><net_sink comp="441" pin=2"/></net>

<net id="453"><net_src comp="441" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="56" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="455" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="463"><net_src comp="32" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="197" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="86" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="479"><net_src comp="470" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="86" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="464" pin="2"/><net_sink comp="474" pin=2"/></net>

<net id="486"><net_src comp="185" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="88" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="88" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="494"><net_src comp="482" pin="2"/><net_sink comp="488" pin=2"/></net>

<net id="499"><net_src comp="271" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="56" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="271" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="58" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="267" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="516"><net_src comp="283" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="74" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="283" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="76" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="294" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="58" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="535"><net_src comp="524" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="54" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="294" pin="4"/><net_sink comp="530" pin=2"/></net>

<net id="542"><net_src comp="530" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="56" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="547"><net_src comp="544" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="552"><net_src comp="305" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="56" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="305" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="58" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="316" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="56" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="569"><net_src comp="316" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="575"><net_src comp="316" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="58" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="334" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="585"><net_src comp="340" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="346" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="595"><net_src comp="376" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="600"><net_src comp="382" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="400" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="609"><net_src comp="406" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="614"><net_src comp="412" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="423" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="623"><net_src comp="429" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="441" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="632"><net_src comp="449" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="637"><net_src comp="137" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="642"><net_src comp="459" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="647"><net_src comp="474" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="652"><net_src comp="488" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="657"><net_src comp="495" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="662"><net_src comp="501" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="512" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="671"><net_src comp="518" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="530" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="680"><net_src comp="538" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="685"><net_src comp="160" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="690"><net_src comp="127" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="695"><net_src comp="548" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="703"><net_src comp="560" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="708"><net_src comp="167" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="143" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_A_PE_7_0_x083 | {10 19 23 }
 - Input state : 
	Port: A_IO_L2_in_boundary_x0 : fifo_A_A_IO_L2_in_7_x011 | {4 13 }
  - Chain level:
	State 1
		specmemcore_ln1236 : 1
		specmemcore_ln1238 : 1
	State 2
		add_ln890_209 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		icmp_ln890_733 : 1
		or_ln1249 : 2
		xor_ln1249 : 2
		and_ln1249 : 2
		icmp_ln89069 : 1
		and_ln1249_1 : 2
		or_ln1250 : 2
		xor_ln1250 : 2
		or_ln1250_1 : 2
		and_ln1250 : 2
		br_ln1255 : 2
	State 3
		add_ln691_730 : 1
		icmp_ln890_736 : 1
		br_ln1260 : 2
	State 4
	State 5
		local_A_pong_V_addr : 1
		store_ln1267 : 2
	State 6
	State 7
		add_ln890_207 : 1
		icmp_ln890_739 : 1
		br_ln890 : 2
		icmp_ln890_741 : 1
		select_ln1272 : 2
		add_ln691_734 : 3
	State 8
		local_A_ping_V_addr_2 : 1
		local_A_ping_V_load_1 : 2
	State 9
	State 10
	State 11
		select_ln890 : 1
	State 12
		add_ln691 : 1
		icmp_ln890_735 : 1
		br_ln1291 : 2
	State 13
	State 14
		local_A_ping_V_addr_1 : 1
		store_ln1298 : 2
	State 15
	State 16
		add_ln890 : 1
		icmp_ln890_738 : 1
		br_ln890 : 2
		icmp_ln890_740 : 1
		select_ln1303 : 2
		add_ln691_733 : 3
	State 17
		local_A_pong_V_addr_1 : 1
		local_A_pong_V_load : 2
	State 18
	State 19
	State 20
		add_ln691_731 : 1
		icmp_ln890_734 : 1
		br_ln1327 : 2
	State 21
		add_ln691_732 : 1
		zext_ln890 : 1
		local_A_ping_V_addr : 2
		icmp_ln890_737 : 1
		br_ln1329 : 2
		local_A_ping_V_load : 3
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |  add_ln890_209_fu_334 |    0    |    21   |
|          |  add_ln691_730_fu_406 |    0    |    12   |
|          |  add_ln890_207_fu_423 |    0    |    14   |
|          |  add_ln691_734_fu_449 |    0    |    12   |
|          |  add_ln691_735_fu_464 |    0    |    13   |
|    add   |  add_ln890_208_fu_482 |    0    |    18   |
|          |    add_ln691_fu_495   |    0    |    12   |
|          |    add_ln890_fu_512   |    0    |    14   |
|          |  add_ln691_733_fu_538 |    0    |    12   |
|          |  add_ln691_731_fu_548 |    0    |    12   |
|          |  add_ln691_732_fu_560 |    0    |    12   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln890_fu_340   |    0    |    12   |
|          | icmp_ln890_733_fu_346 |    0    |    11   |
|          |  icmp_ln89069_fu_370  |    0    |    10   |
|          | icmp_ln890_736_fu_412 |    0    |    9    |
|          | icmp_ln890_739_fu_429 |    0    |    10   |
|   icmp   | icmp_ln890_741_fu_435 |    0    |    9    |
|          | icmp_ln890_735_fu_501 |    0    |    9    |
|          | icmp_ln890_738_fu_518 |    0    |    10   |
|          | icmp_ln890_740_fu_524 |    0    |    9    |
|          | icmp_ln890_734_fu_554 |    0    |    9    |
|          | icmp_ln890_737_fu_571 |    0    |    9    |
|----------|-----------------------|---------|---------|
|          |  select_ln1272_fu_441 |    0    |    4    |
|  select  |  select_ln691_fu_474  |    0    |    6    |
|          |  select_ln890_fu_488  |    0    |    11   |
|          |  select_ln1303_fu_530 |    0    |    4    |
|----------|-----------------------|---------|---------|
|          |    or_ln1249_fu_352   |    0    |    2    |
|    or    |    or_ln1250_fu_382   |    0    |    2    |
|          |   or_ln1250_1_fu_394  |    0    |    2    |
|          |    or_ln691_fu_470    |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |   xor_ln1249_fu_358   |    0    |    2    |
|    xor   |   xor_ln1250_fu_388   |    0    |    2    |
|          |       arb_fu_459      |    0    |    2    |
|----------|-----------------------|---------|---------|
|          |   and_ln1249_fu_364   |    0    |    2    |
|    and   |  and_ln1249_1_fu_376  |    0    |    2    |
|          |   and_ln1250_fu_400   |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   |    grp_read_fu_108    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_114   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |  zext_ln890_84_fu_418 |    0    |    0    |
|          |  zext_ln890_86_fu_455 |    0    |    0    |
|   zext   |  zext_ln890_83_fu_507 |    0    |    0    |
|          |  zext_ln890_85_fu_544 |    0    |    0    |
|          |   zext_ln890_fu_566   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   304   |
|----------|-----------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+
|local_A_ping_V|    0   |    0   |    8   |
|local_A_pong_V|    0   |    0   |    8   |
+--------------+--------+--------+--------+
|     Total    |    0   |    0   |   16   |
+--------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    add_ln691_730_reg_606    |    4   |
|    add_ln691_731_reg_692    |    4   |
|    add_ln691_732_reg_700    |    4   |
|    add_ln691_733_reg_677    |    4   |
|    add_ln691_734_reg_629    |    4   |
|      add_ln691_reg_654      |    4   |
|    add_ln890_207_reg_615    |    7   |
|    add_ln890_209_reg_577    |   14   |
|      add_ln890_reg_663      |    7   |
|     and_ln1249_1_reg_592    |    1   |
|      and_ln1250_reg_601     |    1   |
|        arb_9_reg_222        |    1   |
|         arb_reg_639         |    1   |
|         c2_V_reg_197        |    6   |
|        c4_V_9_reg_233       |    4   |
|         c4_V_reg_267        |    4   |
|         c6_V_reg_301        |    4   |
|        c7_V_3_reg_290       |    4   |
|        c7_V_4_reg_256       |    4   |
|         c7_V_reg_312        |    4   |
|    icmp_ln890_733_reg_586   |    1   |
|    icmp_ln890_735_reg_659   |    1   |
|    icmp_ln890_736_reg_611   |    1   |
|    icmp_ln890_738_reg_668   |    1   |
|    icmp_ln890_739_reg_620   |    1   |
|      icmp_ln890_reg_582     |    1   |
|   indvar_flatten15_reg_185  |   11   |
|   indvar_flatten29_reg_174  |   14   |
|   indvar_flatten7_reg_279   |    7   |
|    indvar_flatten_reg_245   |    7   |
|    intra_trans_en_reg_209   |    1   |
|local_A_ping_V_addr_2_reg_634|    3   |
| local_A_ping_V_addr_reg_705 |    3   |
|local_A_pong_V_addr_1_reg_682|    3   |
| local_A_pong_V_load_reg_687 |   512  |
|      or_ln1250_reg_597      |    1   |
|           reg_323           |   512  |
|           reg_329           |   512  |
|    select_ln1272_reg_624    |    4   |
|    select_ln1303_reg_672    |    4   |
|     select_ln691_reg_644    |    6   |
|     select_ln890_reg_649    |   11   |
+-----------------------------+--------+
|            Total            |  1703  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_write_fu_114     |  p2  |   2  |  512 |  1024  ||    9    |
|     grp_access_fu_127    |  p0  |   2  |   3  |    6   ||    9    |
|     grp_access_fu_143    |  p0  |   4  |   3  |   12   ||    20   |
| indvar_flatten15_reg_185 |  p0  |   2  |  11  |   22   ||    9    |
|       c2_V_reg_197       |  p0  |   2  |   6  |   12   ||    9    |
|  intra_trans_en_reg_209  |  p0  |   2  |   1  |    2   |
|      c4_V_9_reg_233      |  p0  |   2  |   4  |    8   ||    9    |
|       c4_V_reg_267       |  p0  |   2  |   4  |    8   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |  1094  || 3.16171 ||    74   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    0   |   304  |    -   |
|   Memory  |    -   |    0   |    0   |   16   |
|Multiplexer|    3   |    -   |   74   |    -   |
|  Register |    -   |  1703  |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |  1703  |   378  |   16   |
+-----------+--------+--------+--------+--------+
