
testadc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e00  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000158  08008ebc  08008ebc  00009ebc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009014  08009014  0000b064  2**0
                  CONTENTS
  4 .ARM          00000008  08009014  08009014  0000a014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800901c  0800901c  0000b064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800901c  0800901c  0000a01c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009020  08009020  0000a020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08009024  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000388  20000064  08009088  0000b064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003ec  08009088  0000b3ec  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000b064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016516  00000000  00000000  0000b08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e47  00000000  00000000  000215a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001390  00000000  00000000  000243f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f4c  00000000  00000000  00025780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b043  00000000  00000000  000266cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001802c  00000000  00000000  0004170f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000adbcf  00000000  00000000  0005973b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010730a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c40  00000000  00000000  00107350  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  0010bf90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000064 	.word	0x20000064
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08008ea4 	.word	0x08008ea4

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000068 	.word	0x20000068
 8000100:	08008ea4 	.word	0x08008ea4

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	@ 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	@ 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			@ (mov r8, r8)

080003f0 <__aeabi_cfrcmple>:
 80003f0:	4684      	mov	ip, r0
 80003f2:	0008      	movs	r0, r1
 80003f4:	4661      	mov	r1, ip
 80003f6:	e7ff      	b.n	80003f8 <__aeabi_cfcmpeq>

080003f8 <__aeabi_cfcmpeq>:
 80003f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80003fa:	f000 fc59 	bl	8000cb0 <__lesf2>
 80003fe:	2800      	cmp	r0, #0
 8000400:	d401      	bmi.n	8000406 <__aeabi_cfcmpeq+0xe>
 8000402:	2100      	movs	r1, #0
 8000404:	42c8      	cmn	r0, r1
 8000406:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000408 <__aeabi_fcmpeq>:
 8000408:	b510      	push	{r4, lr}
 800040a:	f000 fbd9 	bl	8000bc0 <__eqsf2>
 800040e:	4240      	negs	r0, r0
 8000410:	3001      	adds	r0, #1
 8000412:	bd10      	pop	{r4, pc}

08000414 <__aeabi_fcmplt>:
 8000414:	b510      	push	{r4, lr}
 8000416:	f000 fc4b 	bl	8000cb0 <__lesf2>
 800041a:	2800      	cmp	r0, #0
 800041c:	db01      	blt.n	8000422 <__aeabi_fcmplt+0xe>
 800041e:	2000      	movs	r0, #0
 8000420:	bd10      	pop	{r4, pc}
 8000422:	2001      	movs	r0, #1
 8000424:	bd10      	pop	{r4, pc}
 8000426:	46c0      	nop			@ (mov r8, r8)

08000428 <__aeabi_fcmple>:
 8000428:	b510      	push	{r4, lr}
 800042a:	f000 fc41 	bl	8000cb0 <__lesf2>
 800042e:	2800      	cmp	r0, #0
 8000430:	dd01      	ble.n	8000436 <__aeabi_fcmple+0xe>
 8000432:	2000      	movs	r0, #0
 8000434:	bd10      	pop	{r4, pc}
 8000436:	2001      	movs	r0, #1
 8000438:	bd10      	pop	{r4, pc}
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_fcmpgt>:
 800043c:	b510      	push	{r4, lr}
 800043e:	f000 fbe7 	bl	8000c10 <__gesf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	dc01      	bgt.n	800044a <__aeabi_fcmpgt+0xe>
 8000446:	2000      	movs	r0, #0
 8000448:	bd10      	pop	{r4, pc}
 800044a:	2001      	movs	r0, #1
 800044c:	bd10      	pop	{r4, pc}
 800044e:	46c0      	nop			@ (mov r8, r8)

08000450 <__aeabi_fcmpge>:
 8000450:	b510      	push	{r4, lr}
 8000452:	f000 fbdd 	bl	8000c10 <__gesf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	da01      	bge.n	800045e <__aeabi_fcmpge+0xe>
 800045a:	2000      	movs	r0, #0
 800045c:	bd10      	pop	{r4, pc}
 800045e:	2001      	movs	r0, #1
 8000460:	bd10      	pop	{r4, pc}
 8000462:	46c0      	nop			@ (mov r8, r8)

08000464 <__aeabi_uldivmod>:
 8000464:	2b00      	cmp	r3, #0
 8000466:	d111      	bne.n	800048c <__aeabi_uldivmod+0x28>
 8000468:	2a00      	cmp	r2, #0
 800046a:	d10f      	bne.n	800048c <__aeabi_uldivmod+0x28>
 800046c:	2900      	cmp	r1, #0
 800046e:	d100      	bne.n	8000472 <__aeabi_uldivmod+0xe>
 8000470:	2800      	cmp	r0, #0
 8000472:	d002      	beq.n	800047a <__aeabi_uldivmod+0x16>
 8000474:	2100      	movs	r1, #0
 8000476:	43c9      	mvns	r1, r1
 8000478:	0008      	movs	r0, r1
 800047a:	b407      	push	{r0, r1, r2}
 800047c:	4802      	ldr	r0, [pc, #8]	@ (8000488 <__aeabi_uldivmod+0x24>)
 800047e:	a102      	add	r1, pc, #8	@ (adr r1, 8000488 <__aeabi_uldivmod+0x24>)
 8000480:	1840      	adds	r0, r0, r1
 8000482:	9002      	str	r0, [sp, #8]
 8000484:	bd03      	pop	{r0, r1, pc}
 8000486:	46c0      	nop			@ (mov r8, r8)
 8000488:	ffffff65 	.word	0xffffff65
 800048c:	b403      	push	{r0, r1}
 800048e:	4668      	mov	r0, sp
 8000490:	b501      	push	{r0, lr}
 8000492:	9802      	ldr	r0, [sp, #8]
 8000494:	f000 f81e 	bl	80004d4 <__udivmoddi4>
 8000498:	9b01      	ldr	r3, [sp, #4]
 800049a:	469e      	mov	lr, r3
 800049c:	b002      	add	sp, #8
 800049e:	bc0c      	pop	{r2, r3}
 80004a0:	4770      	bx	lr
 80004a2:	46c0      	nop			@ (mov r8, r8)

080004a4 <__aeabi_f2uiz>:
 80004a4:	219e      	movs	r1, #158	@ 0x9e
 80004a6:	b510      	push	{r4, lr}
 80004a8:	05c9      	lsls	r1, r1, #23
 80004aa:	1c04      	adds	r4, r0, #0
 80004ac:	f7ff ffd0 	bl	8000450 <__aeabi_fcmpge>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d103      	bne.n	80004bc <__aeabi_f2uiz+0x18>
 80004b4:	1c20      	adds	r0, r4, #0
 80004b6:	f000 ff41 	bl	800133c <__aeabi_f2iz>
 80004ba:	bd10      	pop	{r4, pc}
 80004bc:	219e      	movs	r1, #158	@ 0x9e
 80004be:	1c20      	adds	r0, r4, #0
 80004c0:	05c9      	lsls	r1, r1, #23
 80004c2:	f000 fd81 	bl	8000fc8 <__aeabi_fsub>
 80004c6:	f000 ff39 	bl	800133c <__aeabi_f2iz>
 80004ca:	2380      	movs	r3, #128	@ 0x80
 80004cc:	061b      	lsls	r3, r3, #24
 80004ce:	469c      	mov	ip, r3
 80004d0:	4460      	add	r0, ip
 80004d2:	e7f2      	b.n	80004ba <__aeabi_f2uiz+0x16>

080004d4 <__udivmoddi4>:
 80004d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004d6:	4657      	mov	r7, sl
 80004d8:	464e      	mov	r6, r9
 80004da:	4645      	mov	r5, r8
 80004dc:	46de      	mov	lr, fp
 80004de:	b5e0      	push	{r5, r6, r7, lr}
 80004e0:	0004      	movs	r4, r0
 80004e2:	000d      	movs	r5, r1
 80004e4:	4692      	mov	sl, r2
 80004e6:	4699      	mov	r9, r3
 80004e8:	b083      	sub	sp, #12
 80004ea:	428b      	cmp	r3, r1
 80004ec:	d830      	bhi.n	8000550 <__udivmoddi4+0x7c>
 80004ee:	d02d      	beq.n	800054c <__udivmoddi4+0x78>
 80004f0:	4649      	mov	r1, r9
 80004f2:	4650      	mov	r0, sl
 80004f4:	f002 fa82 	bl	80029fc <__clzdi2>
 80004f8:	0029      	movs	r1, r5
 80004fa:	0006      	movs	r6, r0
 80004fc:	0020      	movs	r0, r4
 80004fe:	f002 fa7d 	bl	80029fc <__clzdi2>
 8000502:	1a33      	subs	r3, r6, r0
 8000504:	4698      	mov	r8, r3
 8000506:	3b20      	subs	r3, #32
 8000508:	d434      	bmi.n	8000574 <__udivmoddi4+0xa0>
 800050a:	469b      	mov	fp, r3
 800050c:	4653      	mov	r3, sl
 800050e:	465a      	mov	r2, fp
 8000510:	4093      	lsls	r3, r2
 8000512:	4642      	mov	r2, r8
 8000514:	001f      	movs	r7, r3
 8000516:	4653      	mov	r3, sl
 8000518:	4093      	lsls	r3, r2
 800051a:	001e      	movs	r6, r3
 800051c:	42af      	cmp	r7, r5
 800051e:	d83b      	bhi.n	8000598 <__udivmoddi4+0xc4>
 8000520:	42af      	cmp	r7, r5
 8000522:	d100      	bne.n	8000526 <__udivmoddi4+0x52>
 8000524:	e079      	b.n	800061a <__udivmoddi4+0x146>
 8000526:	465b      	mov	r3, fp
 8000528:	1ba4      	subs	r4, r4, r6
 800052a:	41bd      	sbcs	r5, r7
 800052c:	2b00      	cmp	r3, #0
 800052e:	da00      	bge.n	8000532 <__udivmoddi4+0x5e>
 8000530:	e076      	b.n	8000620 <__udivmoddi4+0x14c>
 8000532:	2200      	movs	r2, #0
 8000534:	2300      	movs	r3, #0
 8000536:	9200      	str	r2, [sp, #0]
 8000538:	9301      	str	r3, [sp, #4]
 800053a:	2301      	movs	r3, #1
 800053c:	465a      	mov	r2, fp
 800053e:	4093      	lsls	r3, r2
 8000540:	9301      	str	r3, [sp, #4]
 8000542:	2301      	movs	r3, #1
 8000544:	4642      	mov	r2, r8
 8000546:	4093      	lsls	r3, r2
 8000548:	9300      	str	r3, [sp, #0]
 800054a:	e029      	b.n	80005a0 <__udivmoddi4+0xcc>
 800054c:	4282      	cmp	r2, r0
 800054e:	d9cf      	bls.n	80004f0 <__udivmoddi4+0x1c>
 8000550:	2200      	movs	r2, #0
 8000552:	2300      	movs	r3, #0
 8000554:	9200      	str	r2, [sp, #0]
 8000556:	9301      	str	r3, [sp, #4]
 8000558:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800055a:	2b00      	cmp	r3, #0
 800055c:	d001      	beq.n	8000562 <__udivmoddi4+0x8e>
 800055e:	601c      	str	r4, [r3, #0]
 8000560:	605d      	str	r5, [r3, #4]
 8000562:	9800      	ldr	r0, [sp, #0]
 8000564:	9901      	ldr	r1, [sp, #4]
 8000566:	b003      	add	sp, #12
 8000568:	bcf0      	pop	{r4, r5, r6, r7}
 800056a:	46bb      	mov	fp, r7
 800056c:	46b2      	mov	sl, r6
 800056e:	46a9      	mov	r9, r5
 8000570:	46a0      	mov	r8, r4
 8000572:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000574:	4642      	mov	r2, r8
 8000576:	469b      	mov	fp, r3
 8000578:	2320      	movs	r3, #32
 800057a:	1a9b      	subs	r3, r3, r2
 800057c:	4652      	mov	r2, sl
 800057e:	40da      	lsrs	r2, r3
 8000580:	4641      	mov	r1, r8
 8000582:	0013      	movs	r3, r2
 8000584:	464a      	mov	r2, r9
 8000586:	408a      	lsls	r2, r1
 8000588:	0017      	movs	r7, r2
 800058a:	4642      	mov	r2, r8
 800058c:	431f      	orrs	r7, r3
 800058e:	4653      	mov	r3, sl
 8000590:	4093      	lsls	r3, r2
 8000592:	001e      	movs	r6, r3
 8000594:	42af      	cmp	r7, r5
 8000596:	d9c3      	bls.n	8000520 <__udivmoddi4+0x4c>
 8000598:	2200      	movs	r2, #0
 800059a:	2300      	movs	r3, #0
 800059c:	9200      	str	r2, [sp, #0]
 800059e:	9301      	str	r3, [sp, #4]
 80005a0:	4643      	mov	r3, r8
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d0d8      	beq.n	8000558 <__udivmoddi4+0x84>
 80005a6:	07fb      	lsls	r3, r7, #31
 80005a8:	0872      	lsrs	r2, r6, #1
 80005aa:	431a      	orrs	r2, r3
 80005ac:	4646      	mov	r6, r8
 80005ae:	087b      	lsrs	r3, r7, #1
 80005b0:	e00e      	b.n	80005d0 <__udivmoddi4+0xfc>
 80005b2:	42ab      	cmp	r3, r5
 80005b4:	d101      	bne.n	80005ba <__udivmoddi4+0xe6>
 80005b6:	42a2      	cmp	r2, r4
 80005b8:	d80c      	bhi.n	80005d4 <__udivmoddi4+0x100>
 80005ba:	1aa4      	subs	r4, r4, r2
 80005bc:	419d      	sbcs	r5, r3
 80005be:	2001      	movs	r0, #1
 80005c0:	1924      	adds	r4, r4, r4
 80005c2:	416d      	adcs	r5, r5
 80005c4:	2100      	movs	r1, #0
 80005c6:	3e01      	subs	r6, #1
 80005c8:	1824      	adds	r4, r4, r0
 80005ca:	414d      	adcs	r5, r1
 80005cc:	2e00      	cmp	r6, #0
 80005ce:	d006      	beq.n	80005de <__udivmoddi4+0x10a>
 80005d0:	42ab      	cmp	r3, r5
 80005d2:	d9ee      	bls.n	80005b2 <__udivmoddi4+0xde>
 80005d4:	3e01      	subs	r6, #1
 80005d6:	1924      	adds	r4, r4, r4
 80005d8:	416d      	adcs	r5, r5
 80005da:	2e00      	cmp	r6, #0
 80005dc:	d1f8      	bne.n	80005d0 <__udivmoddi4+0xfc>
 80005de:	9800      	ldr	r0, [sp, #0]
 80005e0:	9901      	ldr	r1, [sp, #4]
 80005e2:	465b      	mov	r3, fp
 80005e4:	1900      	adds	r0, r0, r4
 80005e6:	4169      	adcs	r1, r5
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	db24      	blt.n	8000636 <__udivmoddi4+0x162>
 80005ec:	002b      	movs	r3, r5
 80005ee:	465a      	mov	r2, fp
 80005f0:	4644      	mov	r4, r8
 80005f2:	40d3      	lsrs	r3, r2
 80005f4:	002a      	movs	r2, r5
 80005f6:	40e2      	lsrs	r2, r4
 80005f8:	001c      	movs	r4, r3
 80005fa:	465b      	mov	r3, fp
 80005fc:	0015      	movs	r5, r2
 80005fe:	2b00      	cmp	r3, #0
 8000600:	db2a      	blt.n	8000658 <__udivmoddi4+0x184>
 8000602:	0026      	movs	r6, r4
 8000604:	409e      	lsls	r6, r3
 8000606:	0033      	movs	r3, r6
 8000608:	0026      	movs	r6, r4
 800060a:	4647      	mov	r7, r8
 800060c:	40be      	lsls	r6, r7
 800060e:	0032      	movs	r2, r6
 8000610:	1a80      	subs	r0, r0, r2
 8000612:	4199      	sbcs	r1, r3
 8000614:	9000      	str	r0, [sp, #0]
 8000616:	9101      	str	r1, [sp, #4]
 8000618:	e79e      	b.n	8000558 <__udivmoddi4+0x84>
 800061a:	42a3      	cmp	r3, r4
 800061c:	d8bc      	bhi.n	8000598 <__udivmoddi4+0xc4>
 800061e:	e782      	b.n	8000526 <__udivmoddi4+0x52>
 8000620:	4642      	mov	r2, r8
 8000622:	2320      	movs	r3, #32
 8000624:	2100      	movs	r1, #0
 8000626:	1a9b      	subs	r3, r3, r2
 8000628:	2200      	movs	r2, #0
 800062a:	9100      	str	r1, [sp, #0]
 800062c:	9201      	str	r2, [sp, #4]
 800062e:	2201      	movs	r2, #1
 8000630:	40da      	lsrs	r2, r3
 8000632:	9201      	str	r2, [sp, #4]
 8000634:	e785      	b.n	8000542 <__udivmoddi4+0x6e>
 8000636:	4642      	mov	r2, r8
 8000638:	2320      	movs	r3, #32
 800063a:	1a9b      	subs	r3, r3, r2
 800063c:	002a      	movs	r2, r5
 800063e:	4646      	mov	r6, r8
 8000640:	409a      	lsls	r2, r3
 8000642:	0023      	movs	r3, r4
 8000644:	40f3      	lsrs	r3, r6
 8000646:	4644      	mov	r4, r8
 8000648:	4313      	orrs	r3, r2
 800064a:	002a      	movs	r2, r5
 800064c:	40e2      	lsrs	r2, r4
 800064e:	001c      	movs	r4, r3
 8000650:	465b      	mov	r3, fp
 8000652:	0015      	movs	r5, r2
 8000654:	2b00      	cmp	r3, #0
 8000656:	dad4      	bge.n	8000602 <__udivmoddi4+0x12e>
 8000658:	4642      	mov	r2, r8
 800065a:	002f      	movs	r7, r5
 800065c:	2320      	movs	r3, #32
 800065e:	0026      	movs	r6, r4
 8000660:	4097      	lsls	r7, r2
 8000662:	1a9b      	subs	r3, r3, r2
 8000664:	40de      	lsrs	r6, r3
 8000666:	003b      	movs	r3, r7
 8000668:	4333      	orrs	r3, r6
 800066a:	e7cd      	b.n	8000608 <__udivmoddi4+0x134>

0800066c <__aeabi_fadd>:
 800066c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800066e:	46ce      	mov	lr, r9
 8000670:	4647      	mov	r7, r8
 8000672:	0243      	lsls	r3, r0, #9
 8000674:	0a5a      	lsrs	r2, r3, #9
 8000676:	024e      	lsls	r6, r1, #9
 8000678:	0045      	lsls	r5, r0, #1
 800067a:	0fc4      	lsrs	r4, r0, #31
 800067c:	0048      	lsls	r0, r1, #1
 800067e:	4691      	mov	r9, r2
 8000680:	0e2d      	lsrs	r5, r5, #24
 8000682:	0a72      	lsrs	r2, r6, #9
 8000684:	0e00      	lsrs	r0, r0, #24
 8000686:	4694      	mov	ip, r2
 8000688:	b580      	push	{r7, lr}
 800068a:	099b      	lsrs	r3, r3, #6
 800068c:	0fc9      	lsrs	r1, r1, #31
 800068e:	09b6      	lsrs	r6, r6, #6
 8000690:	1a2a      	subs	r2, r5, r0
 8000692:	428c      	cmp	r4, r1
 8000694:	d021      	beq.n	80006da <__aeabi_fadd+0x6e>
 8000696:	2a00      	cmp	r2, #0
 8000698:	dd0d      	ble.n	80006b6 <__aeabi_fadd+0x4a>
 800069a:	2800      	cmp	r0, #0
 800069c:	d12d      	bne.n	80006fa <__aeabi_fadd+0x8e>
 800069e:	2e00      	cmp	r6, #0
 80006a0:	d100      	bne.n	80006a4 <__aeabi_fadd+0x38>
 80006a2:	e08d      	b.n	80007c0 <__aeabi_fadd+0x154>
 80006a4:	1e51      	subs	r1, r2, #1
 80006a6:	2a01      	cmp	r2, #1
 80006a8:	d100      	bne.n	80006ac <__aeabi_fadd+0x40>
 80006aa:	e11d      	b.n	80008e8 <__aeabi_fadd+0x27c>
 80006ac:	2aff      	cmp	r2, #255	@ 0xff
 80006ae:	d100      	bne.n	80006b2 <__aeabi_fadd+0x46>
 80006b0:	e0ab      	b.n	800080a <__aeabi_fadd+0x19e>
 80006b2:	000a      	movs	r2, r1
 80006b4:	e027      	b.n	8000706 <__aeabi_fadd+0x9a>
 80006b6:	2a00      	cmp	r2, #0
 80006b8:	d04d      	beq.n	8000756 <__aeabi_fadd+0xea>
 80006ba:	1b42      	subs	r2, r0, r5
 80006bc:	2d00      	cmp	r5, #0
 80006be:	d000      	beq.n	80006c2 <__aeabi_fadd+0x56>
 80006c0:	e0cc      	b.n	800085c <__aeabi_fadd+0x1f0>
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d100      	bne.n	80006c8 <__aeabi_fadd+0x5c>
 80006c6:	e079      	b.n	80007bc <__aeabi_fadd+0x150>
 80006c8:	1e54      	subs	r4, r2, #1
 80006ca:	2a01      	cmp	r2, #1
 80006cc:	d100      	bne.n	80006d0 <__aeabi_fadd+0x64>
 80006ce:	e128      	b.n	8000922 <__aeabi_fadd+0x2b6>
 80006d0:	2aff      	cmp	r2, #255	@ 0xff
 80006d2:	d100      	bne.n	80006d6 <__aeabi_fadd+0x6a>
 80006d4:	e097      	b.n	8000806 <__aeabi_fadd+0x19a>
 80006d6:	0022      	movs	r2, r4
 80006d8:	e0c5      	b.n	8000866 <__aeabi_fadd+0x1fa>
 80006da:	2a00      	cmp	r2, #0
 80006dc:	dc00      	bgt.n	80006e0 <__aeabi_fadd+0x74>
 80006de:	e096      	b.n	800080e <__aeabi_fadd+0x1a2>
 80006e0:	2800      	cmp	r0, #0
 80006e2:	d04f      	beq.n	8000784 <__aeabi_fadd+0x118>
 80006e4:	2dff      	cmp	r5, #255	@ 0xff
 80006e6:	d100      	bne.n	80006ea <__aeabi_fadd+0x7e>
 80006e8:	e08f      	b.n	800080a <__aeabi_fadd+0x19e>
 80006ea:	2180      	movs	r1, #128	@ 0x80
 80006ec:	04c9      	lsls	r1, r1, #19
 80006ee:	430e      	orrs	r6, r1
 80006f0:	2a1b      	cmp	r2, #27
 80006f2:	dd51      	ble.n	8000798 <__aeabi_fadd+0x12c>
 80006f4:	002a      	movs	r2, r5
 80006f6:	3301      	adds	r3, #1
 80006f8:	e018      	b.n	800072c <__aeabi_fadd+0xc0>
 80006fa:	2dff      	cmp	r5, #255	@ 0xff
 80006fc:	d100      	bne.n	8000700 <__aeabi_fadd+0x94>
 80006fe:	e084      	b.n	800080a <__aeabi_fadd+0x19e>
 8000700:	2180      	movs	r1, #128	@ 0x80
 8000702:	04c9      	lsls	r1, r1, #19
 8000704:	430e      	orrs	r6, r1
 8000706:	2101      	movs	r1, #1
 8000708:	2a1b      	cmp	r2, #27
 800070a:	dc08      	bgt.n	800071e <__aeabi_fadd+0xb2>
 800070c:	0031      	movs	r1, r6
 800070e:	2020      	movs	r0, #32
 8000710:	40d1      	lsrs	r1, r2
 8000712:	1a82      	subs	r2, r0, r2
 8000714:	4096      	lsls	r6, r2
 8000716:	0032      	movs	r2, r6
 8000718:	1e50      	subs	r0, r2, #1
 800071a:	4182      	sbcs	r2, r0
 800071c:	4311      	orrs	r1, r2
 800071e:	1a5b      	subs	r3, r3, r1
 8000720:	015a      	lsls	r2, r3, #5
 8000722:	d459      	bmi.n	80007d8 <__aeabi_fadd+0x16c>
 8000724:	2107      	movs	r1, #7
 8000726:	002a      	movs	r2, r5
 8000728:	4019      	ands	r1, r3
 800072a:	d049      	beq.n	80007c0 <__aeabi_fadd+0x154>
 800072c:	210f      	movs	r1, #15
 800072e:	4019      	ands	r1, r3
 8000730:	2904      	cmp	r1, #4
 8000732:	d000      	beq.n	8000736 <__aeabi_fadd+0xca>
 8000734:	3304      	adds	r3, #4
 8000736:	0159      	lsls	r1, r3, #5
 8000738:	d542      	bpl.n	80007c0 <__aeabi_fadd+0x154>
 800073a:	1c50      	adds	r0, r2, #1
 800073c:	2afe      	cmp	r2, #254	@ 0xfe
 800073e:	d03a      	beq.n	80007b6 <__aeabi_fadd+0x14a>
 8000740:	019b      	lsls	r3, r3, #6
 8000742:	b2c0      	uxtb	r0, r0
 8000744:	0a5b      	lsrs	r3, r3, #9
 8000746:	05c0      	lsls	r0, r0, #23
 8000748:	4318      	orrs	r0, r3
 800074a:	07e4      	lsls	r4, r4, #31
 800074c:	4320      	orrs	r0, r4
 800074e:	bcc0      	pop	{r6, r7}
 8000750:	46b9      	mov	r9, r7
 8000752:	46b0      	mov	r8, r6
 8000754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000756:	20fe      	movs	r0, #254	@ 0xfe
 8000758:	4680      	mov	r8, r0
 800075a:	1c6f      	adds	r7, r5, #1
 800075c:	0038      	movs	r0, r7
 800075e:	4647      	mov	r7, r8
 8000760:	4207      	tst	r7, r0
 8000762:	d000      	beq.n	8000766 <__aeabi_fadd+0xfa>
 8000764:	e08e      	b.n	8000884 <__aeabi_fadd+0x218>
 8000766:	2d00      	cmp	r5, #0
 8000768:	d000      	beq.n	800076c <__aeabi_fadd+0x100>
 800076a:	e0b4      	b.n	80008d6 <__aeabi_fadd+0x26a>
 800076c:	2b00      	cmp	r3, #0
 800076e:	d100      	bne.n	8000772 <__aeabi_fadd+0x106>
 8000770:	e0db      	b.n	800092a <__aeabi_fadd+0x2be>
 8000772:	2e00      	cmp	r6, #0
 8000774:	d06c      	beq.n	8000850 <__aeabi_fadd+0x1e4>
 8000776:	1b98      	subs	r0, r3, r6
 8000778:	0145      	lsls	r5, r0, #5
 800077a:	d400      	bmi.n	800077e <__aeabi_fadd+0x112>
 800077c:	e0f7      	b.n	800096e <__aeabi_fadd+0x302>
 800077e:	000c      	movs	r4, r1
 8000780:	1af3      	subs	r3, r6, r3
 8000782:	e03d      	b.n	8000800 <__aeabi_fadd+0x194>
 8000784:	2e00      	cmp	r6, #0
 8000786:	d01b      	beq.n	80007c0 <__aeabi_fadd+0x154>
 8000788:	1e51      	subs	r1, r2, #1
 800078a:	2a01      	cmp	r2, #1
 800078c:	d100      	bne.n	8000790 <__aeabi_fadd+0x124>
 800078e:	e082      	b.n	8000896 <__aeabi_fadd+0x22a>
 8000790:	2aff      	cmp	r2, #255	@ 0xff
 8000792:	d03a      	beq.n	800080a <__aeabi_fadd+0x19e>
 8000794:	000a      	movs	r2, r1
 8000796:	e7ab      	b.n	80006f0 <__aeabi_fadd+0x84>
 8000798:	0031      	movs	r1, r6
 800079a:	2020      	movs	r0, #32
 800079c:	40d1      	lsrs	r1, r2
 800079e:	1a82      	subs	r2, r0, r2
 80007a0:	4096      	lsls	r6, r2
 80007a2:	0032      	movs	r2, r6
 80007a4:	1e50      	subs	r0, r2, #1
 80007a6:	4182      	sbcs	r2, r0
 80007a8:	430a      	orrs	r2, r1
 80007aa:	189b      	adds	r3, r3, r2
 80007ac:	015a      	lsls	r2, r3, #5
 80007ae:	d5b9      	bpl.n	8000724 <__aeabi_fadd+0xb8>
 80007b0:	1c6a      	adds	r2, r5, #1
 80007b2:	2dfe      	cmp	r5, #254	@ 0xfe
 80007b4:	d175      	bne.n	80008a2 <__aeabi_fadd+0x236>
 80007b6:	20ff      	movs	r0, #255	@ 0xff
 80007b8:	2300      	movs	r3, #0
 80007ba:	e7c4      	b.n	8000746 <__aeabi_fadd+0xda>
 80007bc:	000c      	movs	r4, r1
 80007be:	0033      	movs	r3, r6
 80007c0:	08db      	lsrs	r3, r3, #3
 80007c2:	2aff      	cmp	r2, #255	@ 0xff
 80007c4:	d146      	bne.n	8000854 <__aeabi_fadd+0x1e8>
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d0f5      	beq.n	80007b6 <__aeabi_fadd+0x14a>
 80007ca:	2280      	movs	r2, #128	@ 0x80
 80007cc:	03d2      	lsls	r2, r2, #15
 80007ce:	4313      	orrs	r3, r2
 80007d0:	025b      	lsls	r3, r3, #9
 80007d2:	20ff      	movs	r0, #255	@ 0xff
 80007d4:	0a5b      	lsrs	r3, r3, #9
 80007d6:	e7b6      	b.n	8000746 <__aeabi_fadd+0xda>
 80007d8:	019f      	lsls	r7, r3, #6
 80007da:	09bf      	lsrs	r7, r7, #6
 80007dc:	0038      	movs	r0, r7
 80007de:	f002 f8ef 	bl	80029c0 <__clzsi2>
 80007e2:	3805      	subs	r0, #5
 80007e4:	4087      	lsls	r7, r0
 80007e6:	4285      	cmp	r5, r0
 80007e8:	dc24      	bgt.n	8000834 <__aeabi_fadd+0x1c8>
 80007ea:	003b      	movs	r3, r7
 80007ec:	2120      	movs	r1, #32
 80007ee:	1b42      	subs	r2, r0, r5
 80007f0:	3201      	adds	r2, #1
 80007f2:	40d3      	lsrs	r3, r2
 80007f4:	1a8a      	subs	r2, r1, r2
 80007f6:	4097      	lsls	r7, r2
 80007f8:	1e7a      	subs	r2, r7, #1
 80007fa:	4197      	sbcs	r7, r2
 80007fc:	2200      	movs	r2, #0
 80007fe:	433b      	orrs	r3, r7
 8000800:	0759      	lsls	r1, r3, #29
 8000802:	d193      	bne.n	800072c <__aeabi_fadd+0xc0>
 8000804:	e797      	b.n	8000736 <__aeabi_fadd+0xca>
 8000806:	000c      	movs	r4, r1
 8000808:	0033      	movs	r3, r6
 800080a:	08db      	lsrs	r3, r3, #3
 800080c:	e7db      	b.n	80007c6 <__aeabi_fadd+0x15a>
 800080e:	2a00      	cmp	r2, #0
 8000810:	d014      	beq.n	800083c <__aeabi_fadd+0x1d0>
 8000812:	1b42      	subs	r2, r0, r5
 8000814:	2d00      	cmp	r5, #0
 8000816:	d14b      	bne.n	80008b0 <__aeabi_fadd+0x244>
 8000818:	2b00      	cmp	r3, #0
 800081a:	d0d0      	beq.n	80007be <__aeabi_fadd+0x152>
 800081c:	1e51      	subs	r1, r2, #1
 800081e:	2a01      	cmp	r2, #1
 8000820:	d100      	bne.n	8000824 <__aeabi_fadd+0x1b8>
 8000822:	e09e      	b.n	8000962 <__aeabi_fadd+0x2f6>
 8000824:	2aff      	cmp	r2, #255	@ 0xff
 8000826:	d0ef      	beq.n	8000808 <__aeabi_fadd+0x19c>
 8000828:	000a      	movs	r2, r1
 800082a:	2a1b      	cmp	r2, #27
 800082c:	dd5f      	ble.n	80008ee <__aeabi_fadd+0x282>
 800082e:	0002      	movs	r2, r0
 8000830:	1c73      	adds	r3, r6, #1
 8000832:	e77b      	b.n	800072c <__aeabi_fadd+0xc0>
 8000834:	4b50      	ldr	r3, [pc, #320]	@ (8000978 <__aeabi_fadd+0x30c>)
 8000836:	1a2a      	subs	r2, r5, r0
 8000838:	403b      	ands	r3, r7
 800083a:	e7e1      	b.n	8000800 <__aeabi_fadd+0x194>
 800083c:	21fe      	movs	r1, #254	@ 0xfe
 800083e:	1c6a      	adds	r2, r5, #1
 8000840:	4211      	tst	r1, r2
 8000842:	d13b      	bne.n	80008bc <__aeabi_fadd+0x250>
 8000844:	2d00      	cmp	r5, #0
 8000846:	d15d      	bne.n	8000904 <__aeabi_fadd+0x298>
 8000848:	2b00      	cmp	r3, #0
 800084a:	d07f      	beq.n	800094c <__aeabi_fadd+0x2e0>
 800084c:	2e00      	cmp	r6, #0
 800084e:	d17f      	bne.n	8000950 <__aeabi_fadd+0x2e4>
 8000850:	2200      	movs	r2, #0
 8000852:	08db      	lsrs	r3, r3, #3
 8000854:	025b      	lsls	r3, r3, #9
 8000856:	0a5b      	lsrs	r3, r3, #9
 8000858:	b2d0      	uxtb	r0, r2
 800085a:	e774      	b.n	8000746 <__aeabi_fadd+0xda>
 800085c:	28ff      	cmp	r0, #255	@ 0xff
 800085e:	d0d2      	beq.n	8000806 <__aeabi_fadd+0x19a>
 8000860:	2480      	movs	r4, #128	@ 0x80
 8000862:	04e4      	lsls	r4, r4, #19
 8000864:	4323      	orrs	r3, r4
 8000866:	2401      	movs	r4, #1
 8000868:	2a1b      	cmp	r2, #27
 800086a:	dc07      	bgt.n	800087c <__aeabi_fadd+0x210>
 800086c:	001c      	movs	r4, r3
 800086e:	2520      	movs	r5, #32
 8000870:	40d4      	lsrs	r4, r2
 8000872:	1aaa      	subs	r2, r5, r2
 8000874:	4093      	lsls	r3, r2
 8000876:	1e5a      	subs	r2, r3, #1
 8000878:	4193      	sbcs	r3, r2
 800087a:	431c      	orrs	r4, r3
 800087c:	1b33      	subs	r3, r6, r4
 800087e:	0005      	movs	r5, r0
 8000880:	000c      	movs	r4, r1
 8000882:	e74d      	b.n	8000720 <__aeabi_fadd+0xb4>
 8000884:	1b9f      	subs	r7, r3, r6
 8000886:	017a      	lsls	r2, r7, #5
 8000888:	d422      	bmi.n	80008d0 <__aeabi_fadd+0x264>
 800088a:	2f00      	cmp	r7, #0
 800088c:	d1a6      	bne.n	80007dc <__aeabi_fadd+0x170>
 800088e:	2400      	movs	r4, #0
 8000890:	2000      	movs	r0, #0
 8000892:	2300      	movs	r3, #0
 8000894:	e757      	b.n	8000746 <__aeabi_fadd+0xda>
 8000896:	199b      	adds	r3, r3, r6
 8000898:	2501      	movs	r5, #1
 800089a:	3201      	adds	r2, #1
 800089c:	0159      	lsls	r1, r3, #5
 800089e:	d400      	bmi.n	80008a2 <__aeabi_fadd+0x236>
 80008a0:	e740      	b.n	8000724 <__aeabi_fadd+0xb8>
 80008a2:	2101      	movs	r1, #1
 80008a4:	4835      	ldr	r0, [pc, #212]	@ (800097c <__aeabi_fadd+0x310>)
 80008a6:	4019      	ands	r1, r3
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	4003      	ands	r3, r0
 80008ac:	430b      	orrs	r3, r1
 80008ae:	e7a7      	b.n	8000800 <__aeabi_fadd+0x194>
 80008b0:	28ff      	cmp	r0, #255	@ 0xff
 80008b2:	d0a9      	beq.n	8000808 <__aeabi_fadd+0x19c>
 80008b4:	2180      	movs	r1, #128	@ 0x80
 80008b6:	04c9      	lsls	r1, r1, #19
 80008b8:	430b      	orrs	r3, r1
 80008ba:	e7b6      	b.n	800082a <__aeabi_fadd+0x1be>
 80008bc:	2aff      	cmp	r2, #255	@ 0xff
 80008be:	d100      	bne.n	80008c2 <__aeabi_fadd+0x256>
 80008c0:	e779      	b.n	80007b6 <__aeabi_fadd+0x14a>
 80008c2:	199b      	adds	r3, r3, r6
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	0759      	lsls	r1, r3, #29
 80008c8:	d000      	beq.n	80008cc <__aeabi_fadd+0x260>
 80008ca:	e72f      	b.n	800072c <__aeabi_fadd+0xc0>
 80008cc:	08db      	lsrs	r3, r3, #3
 80008ce:	e7c1      	b.n	8000854 <__aeabi_fadd+0x1e8>
 80008d0:	000c      	movs	r4, r1
 80008d2:	1af7      	subs	r7, r6, r3
 80008d4:	e782      	b.n	80007dc <__aeabi_fadd+0x170>
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d12c      	bne.n	8000934 <__aeabi_fadd+0x2c8>
 80008da:	2e00      	cmp	r6, #0
 80008dc:	d193      	bne.n	8000806 <__aeabi_fadd+0x19a>
 80008de:	2380      	movs	r3, #128	@ 0x80
 80008e0:	2400      	movs	r4, #0
 80008e2:	20ff      	movs	r0, #255	@ 0xff
 80008e4:	03db      	lsls	r3, r3, #15
 80008e6:	e72e      	b.n	8000746 <__aeabi_fadd+0xda>
 80008e8:	2501      	movs	r5, #1
 80008ea:	1b9b      	subs	r3, r3, r6
 80008ec:	e718      	b.n	8000720 <__aeabi_fadd+0xb4>
 80008ee:	0019      	movs	r1, r3
 80008f0:	2520      	movs	r5, #32
 80008f2:	40d1      	lsrs	r1, r2
 80008f4:	1aaa      	subs	r2, r5, r2
 80008f6:	4093      	lsls	r3, r2
 80008f8:	1e5a      	subs	r2, r3, #1
 80008fa:	4193      	sbcs	r3, r2
 80008fc:	430b      	orrs	r3, r1
 80008fe:	0005      	movs	r5, r0
 8000900:	199b      	adds	r3, r3, r6
 8000902:	e753      	b.n	80007ac <__aeabi_fadd+0x140>
 8000904:	2b00      	cmp	r3, #0
 8000906:	d100      	bne.n	800090a <__aeabi_fadd+0x29e>
 8000908:	e77e      	b.n	8000808 <__aeabi_fadd+0x19c>
 800090a:	2e00      	cmp	r6, #0
 800090c:	d100      	bne.n	8000910 <__aeabi_fadd+0x2a4>
 800090e:	e77c      	b.n	800080a <__aeabi_fadd+0x19e>
 8000910:	2280      	movs	r2, #128	@ 0x80
 8000912:	03d2      	lsls	r2, r2, #15
 8000914:	4591      	cmp	r9, r2
 8000916:	d302      	bcc.n	800091e <__aeabi_fadd+0x2b2>
 8000918:	4594      	cmp	ip, r2
 800091a:	d200      	bcs.n	800091e <__aeabi_fadd+0x2b2>
 800091c:	0033      	movs	r3, r6
 800091e:	08db      	lsrs	r3, r3, #3
 8000920:	e753      	b.n	80007ca <__aeabi_fadd+0x15e>
 8000922:	000c      	movs	r4, r1
 8000924:	1af3      	subs	r3, r6, r3
 8000926:	3501      	adds	r5, #1
 8000928:	e6fa      	b.n	8000720 <__aeabi_fadd+0xb4>
 800092a:	2e00      	cmp	r6, #0
 800092c:	d0af      	beq.n	800088e <__aeabi_fadd+0x222>
 800092e:	000c      	movs	r4, r1
 8000930:	0033      	movs	r3, r6
 8000932:	e78d      	b.n	8000850 <__aeabi_fadd+0x1e4>
 8000934:	2e00      	cmp	r6, #0
 8000936:	d100      	bne.n	800093a <__aeabi_fadd+0x2ce>
 8000938:	e767      	b.n	800080a <__aeabi_fadd+0x19e>
 800093a:	2280      	movs	r2, #128	@ 0x80
 800093c:	03d2      	lsls	r2, r2, #15
 800093e:	4591      	cmp	r9, r2
 8000940:	d3ed      	bcc.n	800091e <__aeabi_fadd+0x2b2>
 8000942:	4594      	cmp	ip, r2
 8000944:	d2eb      	bcs.n	800091e <__aeabi_fadd+0x2b2>
 8000946:	000c      	movs	r4, r1
 8000948:	0033      	movs	r3, r6
 800094a:	e7e8      	b.n	800091e <__aeabi_fadd+0x2b2>
 800094c:	0033      	movs	r3, r6
 800094e:	e77f      	b.n	8000850 <__aeabi_fadd+0x1e4>
 8000950:	199b      	adds	r3, r3, r6
 8000952:	2200      	movs	r2, #0
 8000954:	0159      	lsls	r1, r3, #5
 8000956:	d5b9      	bpl.n	80008cc <__aeabi_fadd+0x260>
 8000958:	4a07      	ldr	r2, [pc, #28]	@ (8000978 <__aeabi_fadd+0x30c>)
 800095a:	4013      	ands	r3, r2
 800095c:	08db      	lsrs	r3, r3, #3
 800095e:	2201      	movs	r2, #1
 8000960:	e778      	b.n	8000854 <__aeabi_fadd+0x1e8>
 8000962:	199b      	adds	r3, r3, r6
 8000964:	3201      	adds	r2, #1
 8000966:	3501      	adds	r5, #1
 8000968:	0159      	lsls	r1, r3, #5
 800096a:	d49a      	bmi.n	80008a2 <__aeabi_fadd+0x236>
 800096c:	e6da      	b.n	8000724 <__aeabi_fadd+0xb8>
 800096e:	1e03      	subs	r3, r0, #0
 8000970:	d08d      	beq.n	800088e <__aeabi_fadd+0x222>
 8000972:	08db      	lsrs	r3, r3, #3
 8000974:	e76e      	b.n	8000854 <__aeabi_fadd+0x1e8>
 8000976:	46c0      	nop			@ (mov r8, r8)
 8000978:	fbffffff 	.word	0xfbffffff
 800097c:	7dffffff 	.word	0x7dffffff

08000980 <__aeabi_fdiv>:
 8000980:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000982:	464f      	mov	r7, r9
 8000984:	4646      	mov	r6, r8
 8000986:	46d6      	mov	lr, sl
 8000988:	0244      	lsls	r4, r0, #9
 800098a:	b5c0      	push	{r6, r7, lr}
 800098c:	0047      	lsls	r7, r0, #1
 800098e:	1c0e      	adds	r6, r1, #0
 8000990:	0a64      	lsrs	r4, r4, #9
 8000992:	0e3f      	lsrs	r7, r7, #24
 8000994:	0fc5      	lsrs	r5, r0, #31
 8000996:	2f00      	cmp	r7, #0
 8000998:	d03c      	beq.n	8000a14 <__aeabi_fdiv+0x94>
 800099a:	2fff      	cmp	r7, #255	@ 0xff
 800099c:	d042      	beq.n	8000a24 <__aeabi_fdiv+0xa4>
 800099e:	2300      	movs	r3, #0
 80009a0:	2280      	movs	r2, #128	@ 0x80
 80009a2:	4699      	mov	r9, r3
 80009a4:	469a      	mov	sl, r3
 80009a6:	00e4      	lsls	r4, r4, #3
 80009a8:	04d2      	lsls	r2, r2, #19
 80009aa:	4314      	orrs	r4, r2
 80009ac:	3f7f      	subs	r7, #127	@ 0x7f
 80009ae:	0273      	lsls	r3, r6, #9
 80009b0:	0a5b      	lsrs	r3, r3, #9
 80009b2:	4698      	mov	r8, r3
 80009b4:	0073      	lsls	r3, r6, #1
 80009b6:	0e1b      	lsrs	r3, r3, #24
 80009b8:	0ff6      	lsrs	r6, r6, #31
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d01b      	beq.n	80009f6 <__aeabi_fdiv+0x76>
 80009be:	2bff      	cmp	r3, #255	@ 0xff
 80009c0:	d013      	beq.n	80009ea <__aeabi_fdiv+0x6a>
 80009c2:	4642      	mov	r2, r8
 80009c4:	2180      	movs	r1, #128	@ 0x80
 80009c6:	00d2      	lsls	r2, r2, #3
 80009c8:	04c9      	lsls	r1, r1, #19
 80009ca:	4311      	orrs	r1, r2
 80009cc:	4688      	mov	r8, r1
 80009ce:	2000      	movs	r0, #0
 80009d0:	3b7f      	subs	r3, #127	@ 0x7f
 80009d2:	0029      	movs	r1, r5
 80009d4:	1aff      	subs	r7, r7, r3
 80009d6:	464b      	mov	r3, r9
 80009d8:	4071      	eors	r1, r6
 80009da:	b2c9      	uxtb	r1, r1
 80009dc:	2b0f      	cmp	r3, #15
 80009de:	d900      	bls.n	80009e2 <__aeabi_fdiv+0x62>
 80009e0:	e0b5      	b.n	8000b4e <__aeabi_fdiv+0x1ce>
 80009e2:	4a74      	ldr	r2, [pc, #464]	@ (8000bb4 <__aeabi_fdiv+0x234>)
 80009e4:	009b      	lsls	r3, r3, #2
 80009e6:	58d3      	ldr	r3, [r2, r3]
 80009e8:	469f      	mov	pc, r3
 80009ea:	4643      	mov	r3, r8
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d13f      	bne.n	8000a70 <__aeabi_fdiv+0xf0>
 80009f0:	3fff      	subs	r7, #255	@ 0xff
 80009f2:	3302      	adds	r3, #2
 80009f4:	e003      	b.n	80009fe <__aeabi_fdiv+0x7e>
 80009f6:	4643      	mov	r3, r8
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d12d      	bne.n	8000a58 <__aeabi_fdiv+0xd8>
 80009fc:	2301      	movs	r3, #1
 80009fe:	0029      	movs	r1, r5
 8000a00:	464a      	mov	r2, r9
 8000a02:	4071      	eors	r1, r6
 8000a04:	b2c9      	uxtb	r1, r1
 8000a06:	431a      	orrs	r2, r3
 8000a08:	2a0e      	cmp	r2, #14
 8000a0a:	d838      	bhi.n	8000a7e <__aeabi_fdiv+0xfe>
 8000a0c:	486a      	ldr	r0, [pc, #424]	@ (8000bb8 <__aeabi_fdiv+0x238>)
 8000a0e:	0092      	lsls	r2, r2, #2
 8000a10:	5882      	ldr	r2, [r0, r2]
 8000a12:	4697      	mov	pc, r2
 8000a14:	2c00      	cmp	r4, #0
 8000a16:	d113      	bne.n	8000a40 <__aeabi_fdiv+0xc0>
 8000a18:	2304      	movs	r3, #4
 8000a1a:	4699      	mov	r9, r3
 8000a1c:	3b03      	subs	r3, #3
 8000a1e:	2700      	movs	r7, #0
 8000a20:	469a      	mov	sl, r3
 8000a22:	e7c4      	b.n	80009ae <__aeabi_fdiv+0x2e>
 8000a24:	2c00      	cmp	r4, #0
 8000a26:	d105      	bne.n	8000a34 <__aeabi_fdiv+0xb4>
 8000a28:	2308      	movs	r3, #8
 8000a2a:	4699      	mov	r9, r3
 8000a2c:	3b06      	subs	r3, #6
 8000a2e:	27ff      	movs	r7, #255	@ 0xff
 8000a30:	469a      	mov	sl, r3
 8000a32:	e7bc      	b.n	80009ae <__aeabi_fdiv+0x2e>
 8000a34:	230c      	movs	r3, #12
 8000a36:	4699      	mov	r9, r3
 8000a38:	3b09      	subs	r3, #9
 8000a3a:	27ff      	movs	r7, #255	@ 0xff
 8000a3c:	469a      	mov	sl, r3
 8000a3e:	e7b6      	b.n	80009ae <__aeabi_fdiv+0x2e>
 8000a40:	0020      	movs	r0, r4
 8000a42:	f001 ffbd 	bl	80029c0 <__clzsi2>
 8000a46:	2776      	movs	r7, #118	@ 0x76
 8000a48:	1f43      	subs	r3, r0, #5
 8000a4a:	409c      	lsls	r4, r3
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	427f      	negs	r7, r7
 8000a50:	4699      	mov	r9, r3
 8000a52:	469a      	mov	sl, r3
 8000a54:	1a3f      	subs	r7, r7, r0
 8000a56:	e7aa      	b.n	80009ae <__aeabi_fdiv+0x2e>
 8000a58:	4640      	mov	r0, r8
 8000a5a:	f001 ffb1 	bl	80029c0 <__clzsi2>
 8000a5e:	4642      	mov	r2, r8
 8000a60:	1f43      	subs	r3, r0, #5
 8000a62:	409a      	lsls	r2, r3
 8000a64:	2376      	movs	r3, #118	@ 0x76
 8000a66:	425b      	negs	r3, r3
 8000a68:	1a1b      	subs	r3, r3, r0
 8000a6a:	4690      	mov	r8, r2
 8000a6c:	2000      	movs	r0, #0
 8000a6e:	e7b0      	b.n	80009d2 <__aeabi_fdiv+0x52>
 8000a70:	2303      	movs	r3, #3
 8000a72:	464a      	mov	r2, r9
 8000a74:	431a      	orrs	r2, r3
 8000a76:	4691      	mov	r9, r2
 8000a78:	2003      	movs	r0, #3
 8000a7a:	33fc      	adds	r3, #252	@ 0xfc
 8000a7c:	e7a9      	b.n	80009d2 <__aeabi_fdiv+0x52>
 8000a7e:	000d      	movs	r5, r1
 8000a80:	20ff      	movs	r0, #255	@ 0xff
 8000a82:	2200      	movs	r2, #0
 8000a84:	05c0      	lsls	r0, r0, #23
 8000a86:	07ed      	lsls	r5, r5, #31
 8000a88:	4310      	orrs	r0, r2
 8000a8a:	4328      	orrs	r0, r5
 8000a8c:	bce0      	pop	{r5, r6, r7}
 8000a8e:	46ba      	mov	sl, r7
 8000a90:	46b1      	mov	r9, r6
 8000a92:	46a8      	mov	r8, r5
 8000a94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a96:	000d      	movs	r5, r1
 8000a98:	2000      	movs	r0, #0
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	e7f2      	b.n	8000a84 <__aeabi_fdiv+0x104>
 8000a9e:	4653      	mov	r3, sl
 8000aa0:	2b02      	cmp	r3, #2
 8000aa2:	d0ed      	beq.n	8000a80 <__aeabi_fdiv+0x100>
 8000aa4:	2b03      	cmp	r3, #3
 8000aa6:	d033      	beq.n	8000b10 <__aeabi_fdiv+0x190>
 8000aa8:	46a0      	mov	r8, r4
 8000aaa:	2b01      	cmp	r3, #1
 8000aac:	d105      	bne.n	8000aba <__aeabi_fdiv+0x13a>
 8000aae:	2000      	movs	r0, #0
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	e7e7      	b.n	8000a84 <__aeabi_fdiv+0x104>
 8000ab4:	0035      	movs	r5, r6
 8000ab6:	2803      	cmp	r0, #3
 8000ab8:	d07a      	beq.n	8000bb0 <__aeabi_fdiv+0x230>
 8000aba:	003b      	movs	r3, r7
 8000abc:	337f      	adds	r3, #127	@ 0x7f
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	dd2d      	ble.n	8000b1e <__aeabi_fdiv+0x19e>
 8000ac2:	4642      	mov	r2, r8
 8000ac4:	0752      	lsls	r2, r2, #29
 8000ac6:	d007      	beq.n	8000ad8 <__aeabi_fdiv+0x158>
 8000ac8:	220f      	movs	r2, #15
 8000aca:	4641      	mov	r1, r8
 8000acc:	400a      	ands	r2, r1
 8000ace:	2a04      	cmp	r2, #4
 8000ad0:	d002      	beq.n	8000ad8 <__aeabi_fdiv+0x158>
 8000ad2:	2204      	movs	r2, #4
 8000ad4:	4694      	mov	ip, r2
 8000ad6:	44e0      	add	r8, ip
 8000ad8:	4642      	mov	r2, r8
 8000ada:	0112      	lsls	r2, r2, #4
 8000adc:	d505      	bpl.n	8000aea <__aeabi_fdiv+0x16a>
 8000ade:	4642      	mov	r2, r8
 8000ae0:	4b36      	ldr	r3, [pc, #216]	@ (8000bbc <__aeabi_fdiv+0x23c>)
 8000ae2:	401a      	ands	r2, r3
 8000ae4:	003b      	movs	r3, r7
 8000ae6:	4690      	mov	r8, r2
 8000ae8:	3380      	adds	r3, #128	@ 0x80
 8000aea:	2bfe      	cmp	r3, #254	@ 0xfe
 8000aec:	dcc8      	bgt.n	8000a80 <__aeabi_fdiv+0x100>
 8000aee:	4642      	mov	r2, r8
 8000af0:	0192      	lsls	r2, r2, #6
 8000af2:	0a52      	lsrs	r2, r2, #9
 8000af4:	b2d8      	uxtb	r0, r3
 8000af6:	e7c5      	b.n	8000a84 <__aeabi_fdiv+0x104>
 8000af8:	2280      	movs	r2, #128	@ 0x80
 8000afa:	2500      	movs	r5, #0
 8000afc:	20ff      	movs	r0, #255	@ 0xff
 8000afe:	03d2      	lsls	r2, r2, #15
 8000b00:	e7c0      	b.n	8000a84 <__aeabi_fdiv+0x104>
 8000b02:	2280      	movs	r2, #128	@ 0x80
 8000b04:	03d2      	lsls	r2, r2, #15
 8000b06:	4214      	tst	r4, r2
 8000b08:	d002      	beq.n	8000b10 <__aeabi_fdiv+0x190>
 8000b0a:	4643      	mov	r3, r8
 8000b0c:	4213      	tst	r3, r2
 8000b0e:	d049      	beq.n	8000ba4 <__aeabi_fdiv+0x224>
 8000b10:	2280      	movs	r2, #128	@ 0x80
 8000b12:	03d2      	lsls	r2, r2, #15
 8000b14:	4322      	orrs	r2, r4
 8000b16:	0252      	lsls	r2, r2, #9
 8000b18:	20ff      	movs	r0, #255	@ 0xff
 8000b1a:	0a52      	lsrs	r2, r2, #9
 8000b1c:	e7b2      	b.n	8000a84 <__aeabi_fdiv+0x104>
 8000b1e:	2201      	movs	r2, #1
 8000b20:	1ad3      	subs	r3, r2, r3
 8000b22:	2b1b      	cmp	r3, #27
 8000b24:	dcc3      	bgt.n	8000aae <__aeabi_fdiv+0x12e>
 8000b26:	4642      	mov	r2, r8
 8000b28:	40da      	lsrs	r2, r3
 8000b2a:	4643      	mov	r3, r8
 8000b2c:	379e      	adds	r7, #158	@ 0x9e
 8000b2e:	40bb      	lsls	r3, r7
 8000b30:	1e59      	subs	r1, r3, #1
 8000b32:	418b      	sbcs	r3, r1
 8000b34:	431a      	orrs	r2, r3
 8000b36:	0753      	lsls	r3, r2, #29
 8000b38:	d004      	beq.n	8000b44 <__aeabi_fdiv+0x1c4>
 8000b3a:	230f      	movs	r3, #15
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	2b04      	cmp	r3, #4
 8000b40:	d000      	beq.n	8000b44 <__aeabi_fdiv+0x1c4>
 8000b42:	3204      	adds	r2, #4
 8000b44:	0153      	lsls	r3, r2, #5
 8000b46:	d529      	bpl.n	8000b9c <__aeabi_fdiv+0x21c>
 8000b48:	2001      	movs	r0, #1
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	e79a      	b.n	8000a84 <__aeabi_fdiv+0x104>
 8000b4e:	4642      	mov	r2, r8
 8000b50:	0163      	lsls	r3, r4, #5
 8000b52:	0155      	lsls	r5, r2, #5
 8000b54:	42ab      	cmp	r3, r5
 8000b56:	d215      	bcs.n	8000b84 <__aeabi_fdiv+0x204>
 8000b58:	201b      	movs	r0, #27
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	3f01      	subs	r7, #1
 8000b5e:	2601      	movs	r6, #1
 8000b60:	001c      	movs	r4, r3
 8000b62:	0052      	lsls	r2, r2, #1
 8000b64:	005b      	lsls	r3, r3, #1
 8000b66:	2c00      	cmp	r4, #0
 8000b68:	db01      	blt.n	8000b6e <__aeabi_fdiv+0x1ee>
 8000b6a:	429d      	cmp	r5, r3
 8000b6c:	d801      	bhi.n	8000b72 <__aeabi_fdiv+0x1f2>
 8000b6e:	1b5b      	subs	r3, r3, r5
 8000b70:	4332      	orrs	r2, r6
 8000b72:	3801      	subs	r0, #1
 8000b74:	2800      	cmp	r0, #0
 8000b76:	d1f3      	bne.n	8000b60 <__aeabi_fdiv+0x1e0>
 8000b78:	1e58      	subs	r0, r3, #1
 8000b7a:	4183      	sbcs	r3, r0
 8000b7c:	4313      	orrs	r3, r2
 8000b7e:	4698      	mov	r8, r3
 8000b80:	000d      	movs	r5, r1
 8000b82:	e79a      	b.n	8000aba <__aeabi_fdiv+0x13a>
 8000b84:	201a      	movs	r0, #26
 8000b86:	2201      	movs	r2, #1
 8000b88:	1b5b      	subs	r3, r3, r5
 8000b8a:	e7e8      	b.n	8000b5e <__aeabi_fdiv+0x1de>
 8000b8c:	3b02      	subs	r3, #2
 8000b8e:	425a      	negs	r2, r3
 8000b90:	4153      	adcs	r3, r2
 8000b92:	425b      	negs	r3, r3
 8000b94:	0035      	movs	r5, r6
 8000b96:	2200      	movs	r2, #0
 8000b98:	b2d8      	uxtb	r0, r3
 8000b9a:	e773      	b.n	8000a84 <__aeabi_fdiv+0x104>
 8000b9c:	0192      	lsls	r2, r2, #6
 8000b9e:	2000      	movs	r0, #0
 8000ba0:	0a52      	lsrs	r2, r2, #9
 8000ba2:	e76f      	b.n	8000a84 <__aeabi_fdiv+0x104>
 8000ba4:	431a      	orrs	r2, r3
 8000ba6:	0252      	lsls	r2, r2, #9
 8000ba8:	0035      	movs	r5, r6
 8000baa:	20ff      	movs	r0, #255	@ 0xff
 8000bac:	0a52      	lsrs	r2, r2, #9
 8000bae:	e769      	b.n	8000a84 <__aeabi_fdiv+0x104>
 8000bb0:	4644      	mov	r4, r8
 8000bb2:	e7ad      	b.n	8000b10 <__aeabi_fdiv+0x190>
 8000bb4:	08008ebc 	.word	0x08008ebc
 8000bb8:	08008efc 	.word	0x08008efc
 8000bbc:	f7ffffff 	.word	0xf7ffffff

08000bc0 <__eqsf2>:
 8000bc0:	b570      	push	{r4, r5, r6, lr}
 8000bc2:	0042      	lsls	r2, r0, #1
 8000bc4:	024e      	lsls	r6, r1, #9
 8000bc6:	004c      	lsls	r4, r1, #1
 8000bc8:	0245      	lsls	r5, r0, #9
 8000bca:	0a6d      	lsrs	r5, r5, #9
 8000bcc:	0e12      	lsrs	r2, r2, #24
 8000bce:	0fc3      	lsrs	r3, r0, #31
 8000bd0:	0a76      	lsrs	r6, r6, #9
 8000bd2:	0e24      	lsrs	r4, r4, #24
 8000bd4:	0fc9      	lsrs	r1, r1, #31
 8000bd6:	2aff      	cmp	r2, #255	@ 0xff
 8000bd8:	d010      	beq.n	8000bfc <__eqsf2+0x3c>
 8000bda:	2cff      	cmp	r4, #255	@ 0xff
 8000bdc:	d00c      	beq.n	8000bf8 <__eqsf2+0x38>
 8000bde:	2001      	movs	r0, #1
 8000be0:	42a2      	cmp	r2, r4
 8000be2:	d10a      	bne.n	8000bfa <__eqsf2+0x3a>
 8000be4:	42b5      	cmp	r5, r6
 8000be6:	d108      	bne.n	8000bfa <__eqsf2+0x3a>
 8000be8:	428b      	cmp	r3, r1
 8000bea:	d00f      	beq.n	8000c0c <__eqsf2+0x4c>
 8000bec:	2a00      	cmp	r2, #0
 8000bee:	d104      	bne.n	8000bfa <__eqsf2+0x3a>
 8000bf0:	0028      	movs	r0, r5
 8000bf2:	1e43      	subs	r3, r0, #1
 8000bf4:	4198      	sbcs	r0, r3
 8000bf6:	e000      	b.n	8000bfa <__eqsf2+0x3a>
 8000bf8:	2001      	movs	r0, #1
 8000bfa:	bd70      	pop	{r4, r5, r6, pc}
 8000bfc:	2001      	movs	r0, #1
 8000bfe:	2cff      	cmp	r4, #255	@ 0xff
 8000c00:	d1fb      	bne.n	8000bfa <__eqsf2+0x3a>
 8000c02:	4335      	orrs	r5, r6
 8000c04:	d1f9      	bne.n	8000bfa <__eqsf2+0x3a>
 8000c06:	404b      	eors	r3, r1
 8000c08:	0018      	movs	r0, r3
 8000c0a:	e7f6      	b.n	8000bfa <__eqsf2+0x3a>
 8000c0c:	2000      	movs	r0, #0
 8000c0e:	e7f4      	b.n	8000bfa <__eqsf2+0x3a>

08000c10 <__gesf2>:
 8000c10:	b530      	push	{r4, r5, lr}
 8000c12:	0042      	lsls	r2, r0, #1
 8000c14:	0244      	lsls	r4, r0, #9
 8000c16:	024d      	lsls	r5, r1, #9
 8000c18:	0fc3      	lsrs	r3, r0, #31
 8000c1a:	0048      	lsls	r0, r1, #1
 8000c1c:	0a64      	lsrs	r4, r4, #9
 8000c1e:	0e12      	lsrs	r2, r2, #24
 8000c20:	0a6d      	lsrs	r5, r5, #9
 8000c22:	0e00      	lsrs	r0, r0, #24
 8000c24:	0fc9      	lsrs	r1, r1, #31
 8000c26:	2aff      	cmp	r2, #255	@ 0xff
 8000c28:	d019      	beq.n	8000c5e <__gesf2+0x4e>
 8000c2a:	28ff      	cmp	r0, #255	@ 0xff
 8000c2c:	d00b      	beq.n	8000c46 <__gesf2+0x36>
 8000c2e:	2a00      	cmp	r2, #0
 8000c30:	d11e      	bne.n	8000c70 <__gesf2+0x60>
 8000c32:	2800      	cmp	r0, #0
 8000c34:	d10b      	bne.n	8000c4e <__gesf2+0x3e>
 8000c36:	2d00      	cmp	r5, #0
 8000c38:	d027      	beq.n	8000c8a <__gesf2+0x7a>
 8000c3a:	2c00      	cmp	r4, #0
 8000c3c:	d134      	bne.n	8000ca8 <__gesf2+0x98>
 8000c3e:	2900      	cmp	r1, #0
 8000c40:	d02f      	beq.n	8000ca2 <__gesf2+0x92>
 8000c42:	0008      	movs	r0, r1
 8000c44:	bd30      	pop	{r4, r5, pc}
 8000c46:	2d00      	cmp	r5, #0
 8000c48:	d128      	bne.n	8000c9c <__gesf2+0x8c>
 8000c4a:	2a00      	cmp	r2, #0
 8000c4c:	d101      	bne.n	8000c52 <__gesf2+0x42>
 8000c4e:	2c00      	cmp	r4, #0
 8000c50:	d0f5      	beq.n	8000c3e <__gesf2+0x2e>
 8000c52:	428b      	cmp	r3, r1
 8000c54:	d107      	bne.n	8000c66 <__gesf2+0x56>
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d023      	beq.n	8000ca2 <__gesf2+0x92>
 8000c5a:	0018      	movs	r0, r3
 8000c5c:	e7f2      	b.n	8000c44 <__gesf2+0x34>
 8000c5e:	2c00      	cmp	r4, #0
 8000c60:	d11c      	bne.n	8000c9c <__gesf2+0x8c>
 8000c62:	28ff      	cmp	r0, #255	@ 0xff
 8000c64:	d014      	beq.n	8000c90 <__gesf2+0x80>
 8000c66:	1e58      	subs	r0, r3, #1
 8000c68:	2302      	movs	r3, #2
 8000c6a:	4018      	ands	r0, r3
 8000c6c:	3801      	subs	r0, #1
 8000c6e:	e7e9      	b.n	8000c44 <__gesf2+0x34>
 8000c70:	2800      	cmp	r0, #0
 8000c72:	d0f8      	beq.n	8000c66 <__gesf2+0x56>
 8000c74:	428b      	cmp	r3, r1
 8000c76:	d1f6      	bne.n	8000c66 <__gesf2+0x56>
 8000c78:	4282      	cmp	r2, r0
 8000c7a:	dcf4      	bgt.n	8000c66 <__gesf2+0x56>
 8000c7c:	dbeb      	blt.n	8000c56 <__gesf2+0x46>
 8000c7e:	42ac      	cmp	r4, r5
 8000c80:	d8f1      	bhi.n	8000c66 <__gesf2+0x56>
 8000c82:	2000      	movs	r0, #0
 8000c84:	42ac      	cmp	r4, r5
 8000c86:	d2dd      	bcs.n	8000c44 <__gesf2+0x34>
 8000c88:	e7e5      	b.n	8000c56 <__gesf2+0x46>
 8000c8a:	2c00      	cmp	r4, #0
 8000c8c:	d0da      	beq.n	8000c44 <__gesf2+0x34>
 8000c8e:	e7ea      	b.n	8000c66 <__gesf2+0x56>
 8000c90:	2d00      	cmp	r5, #0
 8000c92:	d103      	bne.n	8000c9c <__gesf2+0x8c>
 8000c94:	428b      	cmp	r3, r1
 8000c96:	d1e6      	bne.n	8000c66 <__gesf2+0x56>
 8000c98:	2000      	movs	r0, #0
 8000c9a:	e7d3      	b.n	8000c44 <__gesf2+0x34>
 8000c9c:	2002      	movs	r0, #2
 8000c9e:	4240      	negs	r0, r0
 8000ca0:	e7d0      	b.n	8000c44 <__gesf2+0x34>
 8000ca2:	2001      	movs	r0, #1
 8000ca4:	4240      	negs	r0, r0
 8000ca6:	e7cd      	b.n	8000c44 <__gesf2+0x34>
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d0e8      	beq.n	8000c7e <__gesf2+0x6e>
 8000cac:	e7db      	b.n	8000c66 <__gesf2+0x56>
 8000cae:	46c0      	nop			@ (mov r8, r8)

08000cb0 <__lesf2>:
 8000cb0:	b530      	push	{r4, r5, lr}
 8000cb2:	0042      	lsls	r2, r0, #1
 8000cb4:	0244      	lsls	r4, r0, #9
 8000cb6:	024d      	lsls	r5, r1, #9
 8000cb8:	0fc3      	lsrs	r3, r0, #31
 8000cba:	0048      	lsls	r0, r1, #1
 8000cbc:	0a64      	lsrs	r4, r4, #9
 8000cbe:	0e12      	lsrs	r2, r2, #24
 8000cc0:	0a6d      	lsrs	r5, r5, #9
 8000cc2:	0e00      	lsrs	r0, r0, #24
 8000cc4:	0fc9      	lsrs	r1, r1, #31
 8000cc6:	2aff      	cmp	r2, #255	@ 0xff
 8000cc8:	d01a      	beq.n	8000d00 <__lesf2+0x50>
 8000cca:	28ff      	cmp	r0, #255	@ 0xff
 8000ccc:	d00e      	beq.n	8000cec <__lesf2+0x3c>
 8000cce:	2a00      	cmp	r2, #0
 8000cd0:	d11e      	bne.n	8000d10 <__lesf2+0x60>
 8000cd2:	2800      	cmp	r0, #0
 8000cd4:	d10e      	bne.n	8000cf4 <__lesf2+0x44>
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	d02a      	beq.n	8000d30 <__lesf2+0x80>
 8000cda:	2c00      	cmp	r4, #0
 8000cdc:	d00c      	beq.n	8000cf8 <__lesf2+0x48>
 8000cde:	428b      	cmp	r3, r1
 8000ce0:	d01d      	beq.n	8000d1e <__lesf2+0x6e>
 8000ce2:	1e58      	subs	r0, r3, #1
 8000ce4:	2302      	movs	r3, #2
 8000ce6:	4018      	ands	r0, r3
 8000ce8:	3801      	subs	r0, #1
 8000cea:	e010      	b.n	8000d0e <__lesf2+0x5e>
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d10d      	bne.n	8000d0c <__lesf2+0x5c>
 8000cf0:	2a00      	cmp	r2, #0
 8000cf2:	d120      	bne.n	8000d36 <__lesf2+0x86>
 8000cf4:	2c00      	cmp	r4, #0
 8000cf6:	d11e      	bne.n	8000d36 <__lesf2+0x86>
 8000cf8:	2900      	cmp	r1, #0
 8000cfa:	d023      	beq.n	8000d44 <__lesf2+0x94>
 8000cfc:	0008      	movs	r0, r1
 8000cfe:	e006      	b.n	8000d0e <__lesf2+0x5e>
 8000d00:	2c00      	cmp	r4, #0
 8000d02:	d103      	bne.n	8000d0c <__lesf2+0x5c>
 8000d04:	28ff      	cmp	r0, #255	@ 0xff
 8000d06:	d1ec      	bne.n	8000ce2 <__lesf2+0x32>
 8000d08:	2d00      	cmp	r5, #0
 8000d0a:	d017      	beq.n	8000d3c <__lesf2+0x8c>
 8000d0c:	2002      	movs	r0, #2
 8000d0e:	bd30      	pop	{r4, r5, pc}
 8000d10:	2800      	cmp	r0, #0
 8000d12:	d0e6      	beq.n	8000ce2 <__lesf2+0x32>
 8000d14:	428b      	cmp	r3, r1
 8000d16:	d1e4      	bne.n	8000ce2 <__lesf2+0x32>
 8000d18:	4282      	cmp	r2, r0
 8000d1a:	dce2      	bgt.n	8000ce2 <__lesf2+0x32>
 8000d1c:	db04      	blt.n	8000d28 <__lesf2+0x78>
 8000d1e:	42ac      	cmp	r4, r5
 8000d20:	d8df      	bhi.n	8000ce2 <__lesf2+0x32>
 8000d22:	2000      	movs	r0, #0
 8000d24:	42ac      	cmp	r4, r5
 8000d26:	d2f2      	bcs.n	8000d0e <__lesf2+0x5e>
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d00b      	beq.n	8000d44 <__lesf2+0x94>
 8000d2c:	0018      	movs	r0, r3
 8000d2e:	e7ee      	b.n	8000d0e <__lesf2+0x5e>
 8000d30:	2c00      	cmp	r4, #0
 8000d32:	d0ec      	beq.n	8000d0e <__lesf2+0x5e>
 8000d34:	e7d5      	b.n	8000ce2 <__lesf2+0x32>
 8000d36:	428b      	cmp	r3, r1
 8000d38:	d1d3      	bne.n	8000ce2 <__lesf2+0x32>
 8000d3a:	e7f5      	b.n	8000d28 <__lesf2+0x78>
 8000d3c:	2000      	movs	r0, #0
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d0e5      	beq.n	8000d0e <__lesf2+0x5e>
 8000d42:	e7ce      	b.n	8000ce2 <__lesf2+0x32>
 8000d44:	2001      	movs	r0, #1
 8000d46:	4240      	negs	r0, r0
 8000d48:	e7e1      	b.n	8000d0e <__lesf2+0x5e>
 8000d4a:	46c0      	nop			@ (mov r8, r8)

08000d4c <__aeabi_fmul>:
 8000d4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d4e:	464f      	mov	r7, r9
 8000d50:	4646      	mov	r6, r8
 8000d52:	46d6      	mov	lr, sl
 8000d54:	0243      	lsls	r3, r0, #9
 8000d56:	0a5b      	lsrs	r3, r3, #9
 8000d58:	0045      	lsls	r5, r0, #1
 8000d5a:	b5c0      	push	{r6, r7, lr}
 8000d5c:	4699      	mov	r9, r3
 8000d5e:	1c0f      	adds	r7, r1, #0
 8000d60:	0e2d      	lsrs	r5, r5, #24
 8000d62:	0fc6      	lsrs	r6, r0, #31
 8000d64:	2d00      	cmp	r5, #0
 8000d66:	d100      	bne.n	8000d6a <__aeabi_fmul+0x1e>
 8000d68:	e088      	b.n	8000e7c <__aeabi_fmul+0x130>
 8000d6a:	2dff      	cmp	r5, #255	@ 0xff
 8000d6c:	d100      	bne.n	8000d70 <__aeabi_fmul+0x24>
 8000d6e:	e08d      	b.n	8000e8c <__aeabi_fmul+0x140>
 8000d70:	2280      	movs	r2, #128	@ 0x80
 8000d72:	00db      	lsls	r3, r3, #3
 8000d74:	04d2      	lsls	r2, r2, #19
 8000d76:	431a      	orrs	r2, r3
 8000d78:	2300      	movs	r3, #0
 8000d7a:	4691      	mov	r9, r2
 8000d7c:	4698      	mov	r8, r3
 8000d7e:	469a      	mov	sl, r3
 8000d80:	3d7f      	subs	r5, #127	@ 0x7f
 8000d82:	027c      	lsls	r4, r7, #9
 8000d84:	007b      	lsls	r3, r7, #1
 8000d86:	0a64      	lsrs	r4, r4, #9
 8000d88:	0e1b      	lsrs	r3, r3, #24
 8000d8a:	0fff      	lsrs	r7, r7, #31
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d068      	beq.n	8000e62 <__aeabi_fmul+0x116>
 8000d90:	2bff      	cmp	r3, #255	@ 0xff
 8000d92:	d021      	beq.n	8000dd8 <__aeabi_fmul+0x8c>
 8000d94:	2280      	movs	r2, #128	@ 0x80
 8000d96:	00e4      	lsls	r4, r4, #3
 8000d98:	04d2      	lsls	r2, r2, #19
 8000d9a:	4314      	orrs	r4, r2
 8000d9c:	4642      	mov	r2, r8
 8000d9e:	3b7f      	subs	r3, #127	@ 0x7f
 8000da0:	195b      	adds	r3, r3, r5
 8000da2:	2100      	movs	r1, #0
 8000da4:	1c5d      	adds	r5, r3, #1
 8000da6:	2a0a      	cmp	r2, #10
 8000da8:	dc2e      	bgt.n	8000e08 <__aeabi_fmul+0xbc>
 8000daa:	407e      	eors	r6, r7
 8000dac:	4642      	mov	r2, r8
 8000dae:	2a02      	cmp	r2, #2
 8000db0:	dc23      	bgt.n	8000dfa <__aeabi_fmul+0xae>
 8000db2:	3a01      	subs	r2, #1
 8000db4:	2a01      	cmp	r2, #1
 8000db6:	d900      	bls.n	8000dba <__aeabi_fmul+0x6e>
 8000db8:	e0bd      	b.n	8000f36 <__aeabi_fmul+0x1ea>
 8000dba:	2902      	cmp	r1, #2
 8000dbc:	d06e      	beq.n	8000e9c <__aeabi_fmul+0x150>
 8000dbe:	2901      	cmp	r1, #1
 8000dc0:	d12c      	bne.n	8000e1c <__aeabi_fmul+0xd0>
 8000dc2:	2000      	movs	r0, #0
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	05c0      	lsls	r0, r0, #23
 8000dc8:	07f6      	lsls	r6, r6, #31
 8000dca:	4310      	orrs	r0, r2
 8000dcc:	4330      	orrs	r0, r6
 8000dce:	bce0      	pop	{r5, r6, r7}
 8000dd0:	46ba      	mov	sl, r7
 8000dd2:	46b1      	mov	r9, r6
 8000dd4:	46a8      	mov	r8, r5
 8000dd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000dd8:	002b      	movs	r3, r5
 8000dda:	33ff      	adds	r3, #255	@ 0xff
 8000ddc:	2c00      	cmp	r4, #0
 8000dde:	d065      	beq.n	8000eac <__aeabi_fmul+0x160>
 8000de0:	2203      	movs	r2, #3
 8000de2:	4641      	mov	r1, r8
 8000de4:	4311      	orrs	r1, r2
 8000de6:	0032      	movs	r2, r6
 8000de8:	3501      	adds	r5, #1
 8000dea:	4688      	mov	r8, r1
 8000dec:	407a      	eors	r2, r7
 8000dee:	35ff      	adds	r5, #255	@ 0xff
 8000df0:	290a      	cmp	r1, #10
 8000df2:	dd00      	ble.n	8000df6 <__aeabi_fmul+0xaa>
 8000df4:	e0d8      	b.n	8000fa8 <__aeabi_fmul+0x25c>
 8000df6:	0016      	movs	r6, r2
 8000df8:	2103      	movs	r1, #3
 8000dfa:	4640      	mov	r0, r8
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	4082      	lsls	r2, r0
 8000e00:	20a6      	movs	r0, #166	@ 0xa6
 8000e02:	00c0      	lsls	r0, r0, #3
 8000e04:	4202      	tst	r2, r0
 8000e06:	d020      	beq.n	8000e4a <__aeabi_fmul+0xfe>
 8000e08:	4653      	mov	r3, sl
 8000e0a:	2b02      	cmp	r3, #2
 8000e0c:	d046      	beq.n	8000e9c <__aeabi_fmul+0x150>
 8000e0e:	2b03      	cmp	r3, #3
 8000e10:	d100      	bne.n	8000e14 <__aeabi_fmul+0xc8>
 8000e12:	e0bb      	b.n	8000f8c <__aeabi_fmul+0x240>
 8000e14:	4651      	mov	r1, sl
 8000e16:	464c      	mov	r4, r9
 8000e18:	2901      	cmp	r1, #1
 8000e1a:	d0d2      	beq.n	8000dc2 <__aeabi_fmul+0x76>
 8000e1c:	002b      	movs	r3, r5
 8000e1e:	337f      	adds	r3, #127	@ 0x7f
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	dd70      	ble.n	8000f06 <__aeabi_fmul+0x1ba>
 8000e24:	0762      	lsls	r2, r4, #29
 8000e26:	d004      	beq.n	8000e32 <__aeabi_fmul+0xe6>
 8000e28:	220f      	movs	r2, #15
 8000e2a:	4022      	ands	r2, r4
 8000e2c:	2a04      	cmp	r2, #4
 8000e2e:	d000      	beq.n	8000e32 <__aeabi_fmul+0xe6>
 8000e30:	3404      	adds	r4, #4
 8000e32:	0122      	lsls	r2, r4, #4
 8000e34:	d503      	bpl.n	8000e3e <__aeabi_fmul+0xf2>
 8000e36:	4b63      	ldr	r3, [pc, #396]	@ (8000fc4 <__aeabi_fmul+0x278>)
 8000e38:	401c      	ands	r4, r3
 8000e3a:	002b      	movs	r3, r5
 8000e3c:	3380      	adds	r3, #128	@ 0x80
 8000e3e:	2bfe      	cmp	r3, #254	@ 0xfe
 8000e40:	dc2c      	bgt.n	8000e9c <__aeabi_fmul+0x150>
 8000e42:	01a2      	lsls	r2, r4, #6
 8000e44:	0a52      	lsrs	r2, r2, #9
 8000e46:	b2d8      	uxtb	r0, r3
 8000e48:	e7bd      	b.n	8000dc6 <__aeabi_fmul+0x7a>
 8000e4a:	2090      	movs	r0, #144	@ 0x90
 8000e4c:	0080      	lsls	r0, r0, #2
 8000e4e:	4202      	tst	r2, r0
 8000e50:	d127      	bne.n	8000ea2 <__aeabi_fmul+0x156>
 8000e52:	38b9      	subs	r0, #185	@ 0xb9
 8000e54:	38ff      	subs	r0, #255	@ 0xff
 8000e56:	4210      	tst	r0, r2
 8000e58:	d06d      	beq.n	8000f36 <__aeabi_fmul+0x1ea>
 8000e5a:	003e      	movs	r6, r7
 8000e5c:	46a1      	mov	r9, r4
 8000e5e:	468a      	mov	sl, r1
 8000e60:	e7d2      	b.n	8000e08 <__aeabi_fmul+0xbc>
 8000e62:	2c00      	cmp	r4, #0
 8000e64:	d141      	bne.n	8000eea <__aeabi_fmul+0x19e>
 8000e66:	2301      	movs	r3, #1
 8000e68:	4642      	mov	r2, r8
 8000e6a:	431a      	orrs	r2, r3
 8000e6c:	4690      	mov	r8, r2
 8000e6e:	002b      	movs	r3, r5
 8000e70:	4642      	mov	r2, r8
 8000e72:	2101      	movs	r1, #1
 8000e74:	1c5d      	adds	r5, r3, #1
 8000e76:	2a0a      	cmp	r2, #10
 8000e78:	dd97      	ble.n	8000daa <__aeabi_fmul+0x5e>
 8000e7a:	e7c5      	b.n	8000e08 <__aeabi_fmul+0xbc>
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d126      	bne.n	8000ece <__aeabi_fmul+0x182>
 8000e80:	2304      	movs	r3, #4
 8000e82:	4698      	mov	r8, r3
 8000e84:	3b03      	subs	r3, #3
 8000e86:	2500      	movs	r5, #0
 8000e88:	469a      	mov	sl, r3
 8000e8a:	e77a      	b.n	8000d82 <__aeabi_fmul+0x36>
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d118      	bne.n	8000ec2 <__aeabi_fmul+0x176>
 8000e90:	2308      	movs	r3, #8
 8000e92:	4698      	mov	r8, r3
 8000e94:	3b06      	subs	r3, #6
 8000e96:	25ff      	movs	r5, #255	@ 0xff
 8000e98:	469a      	mov	sl, r3
 8000e9a:	e772      	b.n	8000d82 <__aeabi_fmul+0x36>
 8000e9c:	20ff      	movs	r0, #255	@ 0xff
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	e791      	b.n	8000dc6 <__aeabi_fmul+0x7a>
 8000ea2:	2280      	movs	r2, #128	@ 0x80
 8000ea4:	2600      	movs	r6, #0
 8000ea6:	20ff      	movs	r0, #255	@ 0xff
 8000ea8:	03d2      	lsls	r2, r2, #15
 8000eaa:	e78c      	b.n	8000dc6 <__aeabi_fmul+0x7a>
 8000eac:	4641      	mov	r1, r8
 8000eae:	2202      	movs	r2, #2
 8000eb0:	3501      	adds	r5, #1
 8000eb2:	4311      	orrs	r1, r2
 8000eb4:	4688      	mov	r8, r1
 8000eb6:	35ff      	adds	r5, #255	@ 0xff
 8000eb8:	290a      	cmp	r1, #10
 8000eba:	dca5      	bgt.n	8000e08 <__aeabi_fmul+0xbc>
 8000ebc:	2102      	movs	r1, #2
 8000ebe:	407e      	eors	r6, r7
 8000ec0:	e774      	b.n	8000dac <__aeabi_fmul+0x60>
 8000ec2:	230c      	movs	r3, #12
 8000ec4:	4698      	mov	r8, r3
 8000ec6:	3b09      	subs	r3, #9
 8000ec8:	25ff      	movs	r5, #255	@ 0xff
 8000eca:	469a      	mov	sl, r3
 8000ecc:	e759      	b.n	8000d82 <__aeabi_fmul+0x36>
 8000ece:	0018      	movs	r0, r3
 8000ed0:	f001 fd76 	bl	80029c0 <__clzsi2>
 8000ed4:	464a      	mov	r2, r9
 8000ed6:	1f43      	subs	r3, r0, #5
 8000ed8:	2576      	movs	r5, #118	@ 0x76
 8000eda:	409a      	lsls	r2, r3
 8000edc:	2300      	movs	r3, #0
 8000ede:	426d      	negs	r5, r5
 8000ee0:	4691      	mov	r9, r2
 8000ee2:	4698      	mov	r8, r3
 8000ee4:	469a      	mov	sl, r3
 8000ee6:	1a2d      	subs	r5, r5, r0
 8000ee8:	e74b      	b.n	8000d82 <__aeabi_fmul+0x36>
 8000eea:	0020      	movs	r0, r4
 8000eec:	f001 fd68 	bl	80029c0 <__clzsi2>
 8000ef0:	4642      	mov	r2, r8
 8000ef2:	1f43      	subs	r3, r0, #5
 8000ef4:	409c      	lsls	r4, r3
 8000ef6:	1a2b      	subs	r3, r5, r0
 8000ef8:	3b76      	subs	r3, #118	@ 0x76
 8000efa:	2100      	movs	r1, #0
 8000efc:	1c5d      	adds	r5, r3, #1
 8000efe:	2a0a      	cmp	r2, #10
 8000f00:	dc00      	bgt.n	8000f04 <__aeabi_fmul+0x1b8>
 8000f02:	e752      	b.n	8000daa <__aeabi_fmul+0x5e>
 8000f04:	e780      	b.n	8000e08 <__aeabi_fmul+0xbc>
 8000f06:	2201      	movs	r2, #1
 8000f08:	1ad3      	subs	r3, r2, r3
 8000f0a:	2b1b      	cmp	r3, #27
 8000f0c:	dd00      	ble.n	8000f10 <__aeabi_fmul+0x1c4>
 8000f0e:	e758      	b.n	8000dc2 <__aeabi_fmul+0x76>
 8000f10:	359e      	adds	r5, #158	@ 0x9e
 8000f12:	0022      	movs	r2, r4
 8000f14:	40ac      	lsls	r4, r5
 8000f16:	40da      	lsrs	r2, r3
 8000f18:	1e63      	subs	r3, r4, #1
 8000f1a:	419c      	sbcs	r4, r3
 8000f1c:	4322      	orrs	r2, r4
 8000f1e:	0753      	lsls	r3, r2, #29
 8000f20:	d004      	beq.n	8000f2c <__aeabi_fmul+0x1e0>
 8000f22:	230f      	movs	r3, #15
 8000f24:	4013      	ands	r3, r2
 8000f26:	2b04      	cmp	r3, #4
 8000f28:	d000      	beq.n	8000f2c <__aeabi_fmul+0x1e0>
 8000f2a:	3204      	adds	r2, #4
 8000f2c:	0153      	lsls	r3, r2, #5
 8000f2e:	d537      	bpl.n	8000fa0 <__aeabi_fmul+0x254>
 8000f30:	2001      	movs	r0, #1
 8000f32:	2200      	movs	r2, #0
 8000f34:	e747      	b.n	8000dc6 <__aeabi_fmul+0x7a>
 8000f36:	0c21      	lsrs	r1, r4, #16
 8000f38:	464a      	mov	r2, r9
 8000f3a:	0424      	lsls	r4, r4, #16
 8000f3c:	0c24      	lsrs	r4, r4, #16
 8000f3e:	0027      	movs	r7, r4
 8000f40:	0c10      	lsrs	r0, r2, #16
 8000f42:	0412      	lsls	r2, r2, #16
 8000f44:	0c12      	lsrs	r2, r2, #16
 8000f46:	4344      	muls	r4, r0
 8000f48:	4357      	muls	r7, r2
 8000f4a:	4348      	muls	r0, r1
 8000f4c:	4351      	muls	r1, r2
 8000f4e:	0c3a      	lsrs	r2, r7, #16
 8000f50:	1909      	adds	r1, r1, r4
 8000f52:	1852      	adds	r2, r2, r1
 8000f54:	4294      	cmp	r4, r2
 8000f56:	d903      	bls.n	8000f60 <__aeabi_fmul+0x214>
 8000f58:	2180      	movs	r1, #128	@ 0x80
 8000f5a:	0249      	lsls	r1, r1, #9
 8000f5c:	468c      	mov	ip, r1
 8000f5e:	4460      	add	r0, ip
 8000f60:	043f      	lsls	r7, r7, #16
 8000f62:	0411      	lsls	r1, r2, #16
 8000f64:	0c3f      	lsrs	r7, r7, #16
 8000f66:	19c9      	adds	r1, r1, r7
 8000f68:	018c      	lsls	r4, r1, #6
 8000f6a:	1e67      	subs	r7, r4, #1
 8000f6c:	41bc      	sbcs	r4, r7
 8000f6e:	0c12      	lsrs	r2, r2, #16
 8000f70:	0e89      	lsrs	r1, r1, #26
 8000f72:	1812      	adds	r2, r2, r0
 8000f74:	430c      	orrs	r4, r1
 8000f76:	0192      	lsls	r2, r2, #6
 8000f78:	4314      	orrs	r4, r2
 8000f7a:	0112      	lsls	r2, r2, #4
 8000f7c:	d50e      	bpl.n	8000f9c <__aeabi_fmul+0x250>
 8000f7e:	2301      	movs	r3, #1
 8000f80:	0862      	lsrs	r2, r4, #1
 8000f82:	401c      	ands	r4, r3
 8000f84:	4314      	orrs	r4, r2
 8000f86:	e749      	b.n	8000e1c <__aeabi_fmul+0xd0>
 8000f88:	003e      	movs	r6, r7
 8000f8a:	46a1      	mov	r9, r4
 8000f8c:	2280      	movs	r2, #128	@ 0x80
 8000f8e:	464b      	mov	r3, r9
 8000f90:	03d2      	lsls	r2, r2, #15
 8000f92:	431a      	orrs	r2, r3
 8000f94:	0252      	lsls	r2, r2, #9
 8000f96:	20ff      	movs	r0, #255	@ 0xff
 8000f98:	0a52      	lsrs	r2, r2, #9
 8000f9a:	e714      	b.n	8000dc6 <__aeabi_fmul+0x7a>
 8000f9c:	001d      	movs	r5, r3
 8000f9e:	e73d      	b.n	8000e1c <__aeabi_fmul+0xd0>
 8000fa0:	0192      	lsls	r2, r2, #6
 8000fa2:	2000      	movs	r0, #0
 8000fa4:	0a52      	lsrs	r2, r2, #9
 8000fa6:	e70e      	b.n	8000dc6 <__aeabi_fmul+0x7a>
 8000fa8:	290f      	cmp	r1, #15
 8000faa:	d1ed      	bne.n	8000f88 <__aeabi_fmul+0x23c>
 8000fac:	2280      	movs	r2, #128	@ 0x80
 8000fae:	464b      	mov	r3, r9
 8000fb0:	03d2      	lsls	r2, r2, #15
 8000fb2:	4213      	tst	r3, r2
 8000fb4:	d0ea      	beq.n	8000f8c <__aeabi_fmul+0x240>
 8000fb6:	4214      	tst	r4, r2
 8000fb8:	d1e8      	bne.n	8000f8c <__aeabi_fmul+0x240>
 8000fba:	003e      	movs	r6, r7
 8000fbc:	20ff      	movs	r0, #255	@ 0xff
 8000fbe:	4322      	orrs	r2, r4
 8000fc0:	e701      	b.n	8000dc6 <__aeabi_fmul+0x7a>
 8000fc2:	46c0      	nop			@ (mov r8, r8)
 8000fc4:	f7ffffff 	.word	0xf7ffffff

08000fc8 <__aeabi_fsub>:
 8000fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fca:	4647      	mov	r7, r8
 8000fcc:	46ce      	mov	lr, r9
 8000fce:	024e      	lsls	r6, r1, #9
 8000fd0:	0243      	lsls	r3, r0, #9
 8000fd2:	0045      	lsls	r5, r0, #1
 8000fd4:	0a72      	lsrs	r2, r6, #9
 8000fd6:	0fc4      	lsrs	r4, r0, #31
 8000fd8:	0048      	lsls	r0, r1, #1
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	4694      	mov	ip, r2
 8000fde:	0a5f      	lsrs	r7, r3, #9
 8000fe0:	0e2d      	lsrs	r5, r5, #24
 8000fe2:	099b      	lsrs	r3, r3, #6
 8000fe4:	0e00      	lsrs	r0, r0, #24
 8000fe6:	0fc9      	lsrs	r1, r1, #31
 8000fe8:	09b6      	lsrs	r6, r6, #6
 8000fea:	28ff      	cmp	r0, #255	@ 0xff
 8000fec:	d024      	beq.n	8001038 <__aeabi_fsub+0x70>
 8000fee:	2201      	movs	r2, #1
 8000ff0:	4051      	eors	r1, r2
 8000ff2:	1a2a      	subs	r2, r5, r0
 8000ff4:	428c      	cmp	r4, r1
 8000ff6:	d00f      	beq.n	8001018 <__aeabi_fsub+0x50>
 8000ff8:	2a00      	cmp	r2, #0
 8000ffa:	dc00      	bgt.n	8000ffe <__aeabi_fsub+0x36>
 8000ffc:	e16a      	b.n	80012d4 <__aeabi_fsub+0x30c>
 8000ffe:	2800      	cmp	r0, #0
 8001000:	d135      	bne.n	800106e <__aeabi_fsub+0xa6>
 8001002:	2e00      	cmp	r6, #0
 8001004:	d100      	bne.n	8001008 <__aeabi_fsub+0x40>
 8001006:	e0a2      	b.n	800114e <__aeabi_fsub+0x186>
 8001008:	1e51      	subs	r1, r2, #1
 800100a:	2a01      	cmp	r2, #1
 800100c:	d100      	bne.n	8001010 <__aeabi_fsub+0x48>
 800100e:	e124      	b.n	800125a <__aeabi_fsub+0x292>
 8001010:	2aff      	cmp	r2, #255	@ 0xff
 8001012:	d021      	beq.n	8001058 <__aeabi_fsub+0x90>
 8001014:	000a      	movs	r2, r1
 8001016:	e02f      	b.n	8001078 <__aeabi_fsub+0xb0>
 8001018:	2a00      	cmp	r2, #0
 800101a:	dc00      	bgt.n	800101e <__aeabi_fsub+0x56>
 800101c:	e167      	b.n	80012ee <__aeabi_fsub+0x326>
 800101e:	2800      	cmp	r0, #0
 8001020:	d05e      	beq.n	80010e0 <__aeabi_fsub+0x118>
 8001022:	2dff      	cmp	r5, #255	@ 0xff
 8001024:	d018      	beq.n	8001058 <__aeabi_fsub+0x90>
 8001026:	2180      	movs	r1, #128	@ 0x80
 8001028:	04c9      	lsls	r1, r1, #19
 800102a:	430e      	orrs	r6, r1
 800102c:	2a1b      	cmp	r2, #27
 800102e:	dc00      	bgt.n	8001032 <__aeabi_fsub+0x6a>
 8001030:	e076      	b.n	8001120 <__aeabi_fsub+0x158>
 8001032:	002a      	movs	r2, r5
 8001034:	3301      	adds	r3, #1
 8001036:	e032      	b.n	800109e <__aeabi_fsub+0xd6>
 8001038:	002a      	movs	r2, r5
 800103a:	3aff      	subs	r2, #255	@ 0xff
 800103c:	4691      	mov	r9, r2
 800103e:	2e00      	cmp	r6, #0
 8001040:	d042      	beq.n	80010c8 <__aeabi_fsub+0x100>
 8001042:	428c      	cmp	r4, r1
 8001044:	d055      	beq.n	80010f2 <__aeabi_fsub+0x12a>
 8001046:	464a      	mov	r2, r9
 8001048:	2a00      	cmp	r2, #0
 800104a:	d100      	bne.n	800104e <__aeabi_fsub+0x86>
 800104c:	e09c      	b.n	8001188 <__aeabi_fsub+0x1c0>
 800104e:	2d00      	cmp	r5, #0
 8001050:	d100      	bne.n	8001054 <__aeabi_fsub+0x8c>
 8001052:	e077      	b.n	8001144 <__aeabi_fsub+0x17c>
 8001054:	000c      	movs	r4, r1
 8001056:	0033      	movs	r3, r6
 8001058:	08db      	lsrs	r3, r3, #3
 800105a:	2b00      	cmp	r3, #0
 800105c:	d100      	bne.n	8001060 <__aeabi_fsub+0x98>
 800105e:	e06e      	b.n	800113e <__aeabi_fsub+0x176>
 8001060:	2280      	movs	r2, #128	@ 0x80
 8001062:	03d2      	lsls	r2, r2, #15
 8001064:	4313      	orrs	r3, r2
 8001066:	025b      	lsls	r3, r3, #9
 8001068:	20ff      	movs	r0, #255	@ 0xff
 800106a:	0a5b      	lsrs	r3, r3, #9
 800106c:	e024      	b.n	80010b8 <__aeabi_fsub+0xf0>
 800106e:	2dff      	cmp	r5, #255	@ 0xff
 8001070:	d0f2      	beq.n	8001058 <__aeabi_fsub+0x90>
 8001072:	2180      	movs	r1, #128	@ 0x80
 8001074:	04c9      	lsls	r1, r1, #19
 8001076:	430e      	orrs	r6, r1
 8001078:	2101      	movs	r1, #1
 800107a:	2a1b      	cmp	r2, #27
 800107c:	dc08      	bgt.n	8001090 <__aeabi_fsub+0xc8>
 800107e:	0031      	movs	r1, r6
 8001080:	2020      	movs	r0, #32
 8001082:	40d1      	lsrs	r1, r2
 8001084:	1a82      	subs	r2, r0, r2
 8001086:	4096      	lsls	r6, r2
 8001088:	0032      	movs	r2, r6
 800108a:	1e50      	subs	r0, r2, #1
 800108c:	4182      	sbcs	r2, r0
 800108e:	4311      	orrs	r1, r2
 8001090:	1a5b      	subs	r3, r3, r1
 8001092:	015a      	lsls	r2, r3, #5
 8001094:	d460      	bmi.n	8001158 <__aeabi_fsub+0x190>
 8001096:	2107      	movs	r1, #7
 8001098:	002a      	movs	r2, r5
 800109a:	4019      	ands	r1, r3
 800109c:	d057      	beq.n	800114e <__aeabi_fsub+0x186>
 800109e:	210f      	movs	r1, #15
 80010a0:	4019      	ands	r1, r3
 80010a2:	2904      	cmp	r1, #4
 80010a4:	d000      	beq.n	80010a8 <__aeabi_fsub+0xe0>
 80010a6:	3304      	adds	r3, #4
 80010a8:	0159      	lsls	r1, r3, #5
 80010aa:	d550      	bpl.n	800114e <__aeabi_fsub+0x186>
 80010ac:	1c50      	adds	r0, r2, #1
 80010ae:	2afe      	cmp	r2, #254	@ 0xfe
 80010b0:	d045      	beq.n	800113e <__aeabi_fsub+0x176>
 80010b2:	019b      	lsls	r3, r3, #6
 80010b4:	b2c0      	uxtb	r0, r0
 80010b6:	0a5b      	lsrs	r3, r3, #9
 80010b8:	05c0      	lsls	r0, r0, #23
 80010ba:	4318      	orrs	r0, r3
 80010bc:	07e4      	lsls	r4, r4, #31
 80010be:	4320      	orrs	r0, r4
 80010c0:	bcc0      	pop	{r6, r7}
 80010c2:	46b9      	mov	r9, r7
 80010c4:	46b0      	mov	r8, r6
 80010c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80010c8:	2201      	movs	r2, #1
 80010ca:	4051      	eors	r1, r2
 80010cc:	428c      	cmp	r4, r1
 80010ce:	d1ba      	bne.n	8001046 <__aeabi_fsub+0x7e>
 80010d0:	464a      	mov	r2, r9
 80010d2:	2a00      	cmp	r2, #0
 80010d4:	d010      	beq.n	80010f8 <__aeabi_fsub+0x130>
 80010d6:	2d00      	cmp	r5, #0
 80010d8:	d100      	bne.n	80010dc <__aeabi_fsub+0x114>
 80010da:	e098      	b.n	800120e <__aeabi_fsub+0x246>
 80010dc:	2300      	movs	r3, #0
 80010de:	e7bb      	b.n	8001058 <__aeabi_fsub+0x90>
 80010e0:	2e00      	cmp	r6, #0
 80010e2:	d034      	beq.n	800114e <__aeabi_fsub+0x186>
 80010e4:	1e51      	subs	r1, r2, #1
 80010e6:	2a01      	cmp	r2, #1
 80010e8:	d06e      	beq.n	80011c8 <__aeabi_fsub+0x200>
 80010ea:	2aff      	cmp	r2, #255	@ 0xff
 80010ec:	d0b4      	beq.n	8001058 <__aeabi_fsub+0x90>
 80010ee:	000a      	movs	r2, r1
 80010f0:	e79c      	b.n	800102c <__aeabi_fsub+0x64>
 80010f2:	2a00      	cmp	r2, #0
 80010f4:	d000      	beq.n	80010f8 <__aeabi_fsub+0x130>
 80010f6:	e088      	b.n	800120a <__aeabi_fsub+0x242>
 80010f8:	20fe      	movs	r0, #254	@ 0xfe
 80010fa:	1c6a      	adds	r2, r5, #1
 80010fc:	4210      	tst	r0, r2
 80010fe:	d000      	beq.n	8001102 <__aeabi_fsub+0x13a>
 8001100:	e092      	b.n	8001228 <__aeabi_fsub+0x260>
 8001102:	2d00      	cmp	r5, #0
 8001104:	d000      	beq.n	8001108 <__aeabi_fsub+0x140>
 8001106:	e0a4      	b.n	8001252 <__aeabi_fsub+0x28a>
 8001108:	2b00      	cmp	r3, #0
 800110a:	d100      	bne.n	800110e <__aeabi_fsub+0x146>
 800110c:	e0cb      	b.n	80012a6 <__aeabi_fsub+0x2de>
 800110e:	2e00      	cmp	r6, #0
 8001110:	d000      	beq.n	8001114 <__aeabi_fsub+0x14c>
 8001112:	e0ca      	b.n	80012aa <__aeabi_fsub+0x2e2>
 8001114:	2200      	movs	r2, #0
 8001116:	08db      	lsrs	r3, r3, #3
 8001118:	025b      	lsls	r3, r3, #9
 800111a:	0a5b      	lsrs	r3, r3, #9
 800111c:	b2d0      	uxtb	r0, r2
 800111e:	e7cb      	b.n	80010b8 <__aeabi_fsub+0xf0>
 8001120:	0031      	movs	r1, r6
 8001122:	2020      	movs	r0, #32
 8001124:	40d1      	lsrs	r1, r2
 8001126:	1a82      	subs	r2, r0, r2
 8001128:	4096      	lsls	r6, r2
 800112a:	0032      	movs	r2, r6
 800112c:	1e50      	subs	r0, r2, #1
 800112e:	4182      	sbcs	r2, r0
 8001130:	430a      	orrs	r2, r1
 8001132:	189b      	adds	r3, r3, r2
 8001134:	015a      	lsls	r2, r3, #5
 8001136:	d5ae      	bpl.n	8001096 <__aeabi_fsub+0xce>
 8001138:	1c6a      	adds	r2, r5, #1
 800113a:	2dfe      	cmp	r5, #254	@ 0xfe
 800113c:	d14a      	bne.n	80011d4 <__aeabi_fsub+0x20c>
 800113e:	20ff      	movs	r0, #255	@ 0xff
 8001140:	2300      	movs	r3, #0
 8001142:	e7b9      	b.n	80010b8 <__aeabi_fsub+0xf0>
 8001144:	22ff      	movs	r2, #255	@ 0xff
 8001146:	2b00      	cmp	r3, #0
 8001148:	d14b      	bne.n	80011e2 <__aeabi_fsub+0x21a>
 800114a:	000c      	movs	r4, r1
 800114c:	0033      	movs	r3, r6
 800114e:	08db      	lsrs	r3, r3, #3
 8001150:	2aff      	cmp	r2, #255	@ 0xff
 8001152:	d100      	bne.n	8001156 <__aeabi_fsub+0x18e>
 8001154:	e781      	b.n	800105a <__aeabi_fsub+0x92>
 8001156:	e7df      	b.n	8001118 <__aeabi_fsub+0x150>
 8001158:	019f      	lsls	r7, r3, #6
 800115a:	09bf      	lsrs	r7, r7, #6
 800115c:	0038      	movs	r0, r7
 800115e:	f001 fc2f 	bl	80029c0 <__clzsi2>
 8001162:	3805      	subs	r0, #5
 8001164:	4087      	lsls	r7, r0
 8001166:	4285      	cmp	r5, r0
 8001168:	dc21      	bgt.n	80011ae <__aeabi_fsub+0x1e6>
 800116a:	003b      	movs	r3, r7
 800116c:	2120      	movs	r1, #32
 800116e:	1b42      	subs	r2, r0, r5
 8001170:	3201      	adds	r2, #1
 8001172:	40d3      	lsrs	r3, r2
 8001174:	1a8a      	subs	r2, r1, r2
 8001176:	4097      	lsls	r7, r2
 8001178:	1e7a      	subs	r2, r7, #1
 800117a:	4197      	sbcs	r7, r2
 800117c:	2200      	movs	r2, #0
 800117e:	433b      	orrs	r3, r7
 8001180:	0759      	lsls	r1, r3, #29
 8001182:	d000      	beq.n	8001186 <__aeabi_fsub+0x1be>
 8001184:	e78b      	b.n	800109e <__aeabi_fsub+0xd6>
 8001186:	e78f      	b.n	80010a8 <__aeabi_fsub+0xe0>
 8001188:	20fe      	movs	r0, #254	@ 0xfe
 800118a:	1c6a      	adds	r2, r5, #1
 800118c:	4210      	tst	r0, r2
 800118e:	d112      	bne.n	80011b6 <__aeabi_fsub+0x1ee>
 8001190:	2d00      	cmp	r5, #0
 8001192:	d152      	bne.n	800123a <__aeabi_fsub+0x272>
 8001194:	2b00      	cmp	r3, #0
 8001196:	d07c      	beq.n	8001292 <__aeabi_fsub+0x2ca>
 8001198:	2e00      	cmp	r6, #0
 800119a:	d0bb      	beq.n	8001114 <__aeabi_fsub+0x14c>
 800119c:	1b9a      	subs	r2, r3, r6
 800119e:	0150      	lsls	r0, r2, #5
 80011a0:	d400      	bmi.n	80011a4 <__aeabi_fsub+0x1dc>
 80011a2:	e08b      	b.n	80012bc <__aeabi_fsub+0x2f4>
 80011a4:	2401      	movs	r4, #1
 80011a6:	2200      	movs	r2, #0
 80011a8:	1af3      	subs	r3, r6, r3
 80011aa:	400c      	ands	r4, r1
 80011ac:	e7e8      	b.n	8001180 <__aeabi_fsub+0x1b8>
 80011ae:	4b56      	ldr	r3, [pc, #344]	@ (8001308 <__aeabi_fsub+0x340>)
 80011b0:	1a2a      	subs	r2, r5, r0
 80011b2:	403b      	ands	r3, r7
 80011b4:	e7e4      	b.n	8001180 <__aeabi_fsub+0x1b8>
 80011b6:	1b9f      	subs	r7, r3, r6
 80011b8:	017a      	lsls	r2, r7, #5
 80011ba:	d446      	bmi.n	800124a <__aeabi_fsub+0x282>
 80011bc:	2f00      	cmp	r7, #0
 80011be:	d1cd      	bne.n	800115c <__aeabi_fsub+0x194>
 80011c0:	2400      	movs	r4, #0
 80011c2:	2000      	movs	r0, #0
 80011c4:	2300      	movs	r3, #0
 80011c6:	e777      	b.n	80010b8 <__aeabi_fsub+0xf0>
 80011c8:	199b      	adds	r3, r3, r6
 80011ca:	2501      	movs	r5, #1
 80011cc:	3201      	adds	r2, #1
 80011ce:	0159      	lsls	r1, r3, #5
 80011d0:	d400      	bmi.n	80011d4 <__aeabi_fsub+0x20c>
 80011d2:	e760      	b.n	8001096 <__aeabi_fsub+0xce>
 80011d4:	2101      	movs	r1, #1
 80011d6:	484d      	ldr	r0, [pc, #308]	@ (800130c <__aeabi_fsub+0x344>)
 80011d8:	4019      	ands	r1, r3
 80011da:	085b      	lsrs	r3, r3, #1
 80011dc:	4003      	ands	r3, r0
 80011de:	430b      	orrs	r3, r1
 80011e0:	e7ce      	b.n	8001180 <__aeabi_fsub+0x1b8>
 80011e2:	1e57      	subs	r7, r2, #1
 80011e4:	2a01      	cmp	r2, #1
 80011e6:	d05a      	beq.n	800129e <__aeabi_fsub+0x2d6>
 80011e8:	000c      	movs	r4, r1
 80011ea:	2aff      	cmp	r2, #255	@ 0xff
 80011ec:	d033      	beq.n	8001256 <__aeabi_fsub+0x28e>
 80011ee:	2201      	movs	r2, #1
 80011f0:	2f1b      	cmp	r7, #27
 80011f2:	dc07      	bgt.n	8001204 <__aeabi_fsub+0x23c>
 80011f4:	2120      	movs	r1, #32
 80011f6:	1bc9      	subs	r1, r1, r7
 80011f8:	001a      	movs	r2, r3
 80011fa:	408b      	lsls	r3, r1
 80011fc:	40fa      	lsrs	r2, r7
 80011fe:	1e59      	subs	r1, r3, #1
 8001200:	418b      	sbcs	r3, r1
 8001202:	431a      	orrs	r2, r3
 8001204:	0005      	movs	r5, r0
 8001206:	1ab3      	subs	r3, r6, r2
 8001208:	e743      	b.n	8001092 <__aeabi_fsub+0xca>
 800120a:	2d00      	cmp	r5, #0
 800120c:	d123      	bne.n	8001256 <__aeabi_fsub+0x28e>
 800120e:	22ff      	movs	r2, #255	@ 0xff
 8001210:	2b00      	cmp	r3, #0
 8001212:	d09b      	beq.n	800114c <__aeabi_fsub+0x184>
 8001214:	1e51      	subs	r1, r2, #1
 8001216:	2a01      	cmp	r2, #1
 8001218:	d0d6      	beq.n	80011c8 <__aeabi_fsub+0x200>
 800121a:	2aff      	cmp	r2, #255	@ 0xff
 800121c:	d01b      	beq.n	8001256 <__aeabi_fsub+0x28e>
 800121e:	291b      	cmp	r1, #27
 8001220:	dd2c      	ble.n	800127c <__aeabi_fsub+0x2b4>
 8001222:	0002      	movs	r2, r0
 8001224:	1c73      	adds	r3, r6, #1
 8001226:	e73a      	b.n	800109e <__aeabi_fsub+0xd6>
 8001228:	2aff      	cmp	r2, #255	@ 0xff
 800122a:	d088      	beq.n	800113e <__aeabi_fsub+0x176>
 800122c:	199b      	adds	r3, r3, r6
 800122e:	085b      	lsrs	r3, r3, #1
 8001230:	0759      	lsls	r1, r3, #29
 8001232:	d000      	beq.n	8001236 <__aeabi_fsub+0x26e>
 8001234:	e733      	b.n	800109e <__aeabi_fsub+0xd6>
 8001236:	08db      	lsrs	r3, r3, #3
 8001238:	e76e      	b.n	8001118 <__aeabi_fsub+0x150>
 800123a:	2b00      	cmp	r3, #0
 800123c:	d110      	bne.n	8001260 <__aeabi_fsub+0x298>
 800123e:	2e00      	cmp	r6, #0
 8001240:	d043      	beq.n	80012ca <__aeabi_fsub+0x302>
 8001242:	2401      	movs	r4, #1
 8001244:	0033      	movs	r3, r6
 8001246:	400c      	ands	r4, r1
 8001248:	e706      	b.n	8001058 <__aeabi_fsub+0x90>
 800124a:	2401      	movs	r4, #1
 800124c:	1af7      	subs	r7, r6, r3
 800124e:	400c      	ands	r4, r1
 8001250:	e784      	b.n	800115c <__aeabi_fsub+0x194>
 8001252:	2b00      	cmp	r3, #0
 8001254:	d104      	bne.n	8001260 <__aeabi_fsub+0x298>
 8001256:	0033      	movs	r3, r6
 8001258:	e6fe      	b.n	8001058 <__aeabi_fsub+0x90>
 800125a:	2501      	movs	r5, #1
 800125c:	1b9b      	subs	r3, r3, r6
 800125e:	e718      	b.n	8001092 <__aeabi_fsub+0xca>
 8001260:	2e00      	cmp	r6, #0
 8001262:	d100      	bne.n	8001266 <__aeabi_fsub+0x29e>
 8001264:	e6f8      	b.n	8001058 <__aeabi_fsub+0x90>
 8001266:	2280      	movs	r2, #128	@ 0x80
 8001268:	03d2      	lsls	r2, r2, #15
 800126a:	4297      	cmp	r7, r2
 800126c:	d304      	bcc.n	8001278 <__aeabi_fsub+0x2b0>
 800126e:	4594      	cmp	ip, r2
 8001270:	d202      	bcs.n	8001278 <__aeabi_fsub+0x2b0>
 8001272:	2401      	movs	r4, #1
 8001274:	0033      	movs	r3, r6
 8001276:	400c      	ands	r4, r1
 8001278:	08db      	lsrs	r3, r3, #3
 800127a:	e6f1      	b.n	8001060 <__aeabi_fsub+0x98>
 800127c:	001a      	movs	r2, r3
 800127e:	2520      	movs	r5, #32
 8001280:	40ca      	lsrs	r2, r1
 8001282:	1a69      	subs	r1, r5, r1
 8001284:	408b      	lsls	r3, r1
 8001286:	1e59      	subs	r1, r3, #1
 8001288:	418b      	sbcs	r3, r1
 800128a:	4313      	orrs	r3, r2
 800128c:	0005      	movs	r5, r0
 800128e:	199b      	adds	r3, r3, r6
 8001290:	e750      	b.n	8001134 <__aeabi_fsub+0x16c>
 8001292:	2e00      	cmp	r6, #0
 8001294:	d094      	beq.n	80011c0 <__aeabi_fsub+0x1f8>
 8001296:	2401      	movs	r4, #1
 8001298:	0033      	movs	r3, r6
 800129a:	400c      	ands	r4, r1
 800129c:	e73a      	b.n	8001114 <__aeabi_fsub+0x14c>
 800129e:	000c      	movs	r4, r1
 80012a0:	2501      	movs	r5, #1
 80012a2:	1af3      	subs	r3, r6, r3
 80012a4:	e6f5      	b.n	8001092 <__aeabi_fsub+0xca>
 80012a6:	0033      	movs	r3, r6
 80012a8:	e734      	b.n	8001114 <__aeabi_fsub+0x14c>
 80012aa:	199b      	adds	r3, r3, r6
 80012ac:	2200      	movs	r2, #0
 80012ae:	0159      	lsls	r1, r3, #5
 80012b0:	d5c1      	bpl.n	8001236 <__aeabi_fsub+0x26e>
 80012b2:	4a15      	ldr	r2, [pc, #84]	@ (8001308 <__aeabi_fsub+0x340>)
 80012b4:	4013      	ands	r3, r2
 80012b6:	08db      	lsrs	r3, r3, #3
 80012b8:	2201      	movs	r2, #1
 80012ba:	e72d      	b.n	8001118 <__aeabi_fsub+0x150>
 80012bc:	2a00      	cmp	r2, #0
 80012be:	d100      	bne.n	80012c2 <__aeabi_fsub+0x2fa>
 80012c0:	e77e      	b.n	80011c0 <__aeabi_fsub+0x1f8>
 80012c2:	0013      	movs	r3, r2
 80012c4:	2200      	movs	r2, #0
 80012c6:	08db      	lsrs	r3, r3, #3
 80012c8:	e726      	b.n	8001118 <__aeabi_fsub+0x150>
 80012ca:	2380      	movs	r3, #128	@ 0x80
 80012cc:	2400      	movs	r4, #0
 80012ce:	20ff      	movs	r0, #255	@ 0xff
 80012d0:	03db      	lsls	r3, r3, #15
 80012d2:	e6f1      	b.n	80010b8 <__aeabi_fsub+0xf0>
 80012d4:	2a00      	cmp	r2, #0
 80012d6:	d100      	bne.n	80012da <__aeabi_fsub+0x312>
 80012d8:	e756      	b.n	8001188 <__aeabi_fsub+0x1c0>
 80012da:	1b47      	subs	r7, r0, r5
 80012dc:	003a      	movs	r2, r7
 80012de:	2d00      	cmp	r5, #0
 80012e0:	d100      	bne.n	80012e4 <__aeabi_fsub+0x31c>
 80012e2:	e730      	b.n	8001146 <__aeabi_fsub+0x17e>
 80012e4:	2280      	movs	r2, #128	@ 0x80
 80012e6:	04d2      	lsls	r2, r2, #19
 80012e8:	000c      	movs	r4, r1
 80012ea:	4313      	orrs	r3, r2
 80012ec:	e77f      	b.n	80011ee <__aeabi_fsub+0x226>
 80012ee:	2a00      	cmp	r2, #0
 80012f0:	d100      	bne.n	80012f4 <__aeabi_fsub+0x32c>
 80012f2:	e701      	b.n	80010f8 <__aeabi_fsub+0x130>
 80012f4:	1b41      	subs	r1, r0, r5
 80012f6:	2d00      	cmp	r5, #0
 80012f8:	d101      	bne.n	80012fe <__aeabi_fsub+0x336>
 80012fa:	000a      	movs	r2, r1
 80012fc:	e788      	b.n	8001210 <__aeabi_fsub+0x248>
 80012fe:	2280      	movs	r2, #128	@ 0x80
 8001300:	04d2      	lsls	r2, r2, #19
 8001302:	4313      	orrs	r3, r2
 8001304:	e78b      	b.n	800121e <__aeabi_fsub+0x256>
 8001306:	46c0      	nop			@ (mov r8, r8)
 8001308:	fbffffff 	.word	0xfbffffff
 800130c:	7dffffff 	.word	0x7dffffff

08001310 <__aeabi_fcmpun>:
 8001310:	0243      	lsls	r3, r0, #9
 8001312:	024a      	lsls	r2, r1, #9
 8001314:	0040      	lsls	r0, r0, #1
 8001316:	0049      	lsls	r1, r1, #1
 8001318:	0a5b      	lsrs	r3, r3, #9
 800131a:	0a52      	lsrs	r2, r2, #9
 800131c:	0e09      	lsrs	r1, r1, #24
 800131e:	0e00      	lsrs	r0, r0, #24
 8001320:	28ff      	cmp	r0, #255	@ 0xff
 8001322:	d006      	beq.n	8001332 <__aeabi_fcmpun+0x22>
 8001324:	2000      	movs	r0, #0
 8001326:	29ff      	cmp	r1, #255	@ 0xff
 8001328:	d102      	bne.n	8001330 <__aeabi_fcmpun+0x20>
 800132a:	1e53      	subs	r3, r2, #1
 800132c:	419a      	sbcs	r2, r3
 800132e:	0010      	movs	r0, r2
 8001330:	4770      	bx	lr
 8001332:	38fe      	subs	r0, #254	@ 0xfe
 8001334:	2b00      	cmp	r3, #0
 8001336:	d1fb      	bne.n	8001330 <__aeabi_fcmpun+0x20>
 8001338:	e7f4      	b.n	8001324 <__aeabi_fcmpun+0x14>
 800133a:	46c0      	nop			@ (mov r8, r8)

0800133c <__aeabi_f2iz>:
 800133c:	0241      	lsls	r1, r0, #9
 800133e:	0042      	lsls	r2, r0, #1
 8001340:	0fc3      	lsrs	r3, r0, #31
 8001342:	0a49      	lsrs	r1, r1, #9
 8001344:	2000      	movs	r0, #0
 8001346:	0e12      	lsrs	r2, r2, #24
 8001348:	2a7e      	cmp	r2, #126	@ 0x7e
 800134a:	dd03      	ble.n	8001354 <__aeabi_f2iz+0x18>
 800134c:	2a9d      	cmp	r2, #157	@ 0x9d
 800134e:	dd02      	ble.n	8001356 <__aeabi_f2iz+0x1a>
 8001350:	4a09      	ldr	r2, [pc, #36]	@ (8001378 <__aeabi_f2iz+0x3c>)
 8001352:	1898      	adds	r0, r3, r2
 8001354:	4770      	bx	lr
 8001356:	2080      	movs	r0, #128	@ 0x80
 8001358:	0400      	lsls	r0, r0, #16
 800135a:	4301      	orrs	r1, r0
 800135c:	2a95      	cmp	r2, #149	@ 0x95
 800135e:	dc07      	bgt.n	8001370 <__aeabi_f2iz+0x34>
 8001360:	2096      	movs	r0, #150	@ 0x96
 8001362:	1a82      	subs	r2, r0, r2
 8001364:	40d1      	lsrs	r1, r2
 8001366:	4248      	negs	r0, r1
 8001368:	2b00      	cmp	r3, #0
 800136a:	d1f3      	bne.n	8001354 <__aeabi_f2iz+0x18>
 800136c:	0008      	movs	r0, r1
 800136e:	e7f1      	b.n	8001354 <__aeabi_f2iz+0x18>
 8001370:	3a96      	subs	r2, #150	@ 0x96
 8001372:	4091      	lsls	r1, r2
 8001374:	e7f7      	b.n	8001366 <__aeabi_f2iz+0x2a>
 8001376:	46c0      	nop			@ (mov r8, r8)
 8001378:	7fffffff 	.word	0x7fffffff

0800137c <__aeabi_i2f>:
 800137c:	b570      	push	{r4, r5, r6, lr}
 800137e:	2800      	cmp	r0, #0
 8001380:	d013      	beq.n	80013aa <__aeabi_i2f+0x2e>
 8001382:	17c3      	asrs	r3, r0, #31
 8001384:	18c5      	adds	r5, r0, r3
 8001386:	405d      	eors	r5, r3
 8001388:	0fc4      	lsrs	r4, r0, #31
 800138a:	0028      	movs	r0, r5
 800138c:	f001 fb18 	bl	80029c0 <__clzsi2>
 8001390:	239e      	movs	r3, #158	@ 0x9e
 8001392:	0001      	movs	r1, r0
 8001394:	1a1b      	subs	r3, r3, r0
 8001396:	2b96      	cmp	r3, #150	@ 0x96
 8001398:	dc0f      	bgt.n	80013ba <__aeabi_i2f+0x3e>
 800139a:	2808      	cmp	r0, #8
 800139c:	d034      	beq.n	8001408 <__aeabi_i2f+0x8c>
 800139e:	3908      	subs	r1, #8
 80013a0:	408d      	lsls	r5, r1
 80013a2:	026d      	lsls	r5, r5, #9
 80013a4:	0a6d      	lsrs	r5, r5, #9
 80013a6:	b2d8      	uxtb	r0, r3
 80013a8:	e002      	b.n	80013b0 <__aeabi_i2f+0x34>
 80013aa:	2400      	movs	r4, #0
 80013ac:	2000      	movs	r0, #0
 80013ae:	2500      	movs	r5, #0
 80013b0:	05c0      	lsls	r0, r0, #23
 80013b2:	4328      	orrs	r0, r5
 80013b4:	07e4      	lsls	r4, r4, #31
 80013b6:	4320      	orrs	r0, r4
 80013b8:	bd70      	pop	{r4, r5, r6, pc}
 80013ba:	2b99      	cmp	r3, #153	@ 0x99
 80013bc:	dc16      	bgt.n	80013ec <__aeabi_i2f+0x70>
 80013be:	1f42      	subs	r2, r0, #5
 80013c0:	2805      	cmp	r0, #5
 80013c2:	d000      	beq.n	80013c6 <__aeabi_i2f+0x4a>
 80013c4:	4095      	lsls	r5, r2
 80013c6:	002a      	movs	r2, r5
 80013c8:	4811      	ldr	r0, [pc, #68]	@ (8001410 <__aeabi_i2f+0x94>)
 80013ca:	4002      	ands	r2, r0
 80013cc:	076e      	lsls	r6, r5, #29
 80013ce:	d009      	beq.n	80013e4 <__aeabi_i2f+0x68>
 80013d0:	260f      	movs	r6, #15
 80013d2:	4035      	ands	r5, r6
 80013d4:	2d04      	cmp	r5, #4
 80013d6:	d005      	beq.n	80013e4 <__aeabi_i2f+0x68>
 80013d8:	3204      	adds	r2, #4
 80013da:	0155      	lsls	r5, r2, #5
 80013dc:	d502      	bpl.n	80013e4 <__aeabi_i2f+0x68>
 80013de:	239f      	movs	r3, #159	@ 0x9f
 80013e0:	4002      	ands	r2, r0
 80013e2:	1a5b      	subs	r3, r3, r1
 80013e4:	0192      	lsls	r2, r2, #6
 80013e6:	0a55      	lsrs	r5, r2, #9
 80013e8:	b2d8      	uxtb	r0, r3
 80013ea:	e7e1      	b.n	80013b0 <__aeabi_i2f+0x34>
 80013ec:	2205      	movs	r2, #5
 80013ee:	1a12      	subs	r2, r2, r0
 80013f0:	0028      	movs	r0, r5
 80013f2:	40d0      	lsrs	r0, r2
 80013f4:	0002      	movs	r2, r0
 80013f6:	0008      	movs	r0, r1
 80013f8:	301b      	adds	r0, #27
 80013fa:	4085      	lsls	r5, r0
 80013fc:	0028      	movs	r0, r5
 80013fe:	1e45      	subs	r5, r0, #1
 8001400:	41a8      	sbcs	r0, r5
 8001402:	4302      	orrs	r2, r0
 8001404:	0015      	movs	r5, r2
 8001406:	e7de      	b.n	80013c6 <__aeabi_i2f+0x4a>
 8001408:	026d      	lsls	r5, r5, #9
 800140a:	2096      	movs	r0, #150	@ 0x96
 800140c:	0a6d      	lsrs	r5, r5, #9
 800140e:	e7cf      	b.n	80013b0 <__aeabi_i2f+0x34>
 8001410:	fbffffff 	.word	0xfbffffff

08001414 <__aeabi_ui2f>:
 8001414:	b570      	push	{r4, r5, r6, lr}
 8001416:	1e04      	subs	r4, r0, #0
 8001418:	d00e      	beq.n	8001438 <__aeabi_ui2f+0x24>
 800141a:	f001 fad1 	bl	80029c0 <__clzsi2>
 800141e:	239e      	movs	r3, #158	@ 0x9e
 8001420:	0001      	movs	r1, r0
 8001422:	1a1b      	subs	r3, r3, r0
 8001424:	2b96      	cmp	r3, #150	@ 0x96
 8001426:	dc0c      	bgt.n	8001442 <__aeabi_ui2f+0x2e>
 8001428:	2808      	cmp	r0, #8
 800142a:	d02f      	beq.n	800148c <__aeabi_ui2f+0x78>
 800142c:	3908      	subs	r1, #8
 800142e:	408c      	lsls	r4, r1
 8001430:	0264      	lsls	r4, r4, #9
 8001432:	0a64      	lsrs	r4, r4, #9
 8001434:	b2d8      	uxtb	r0, r3
 8001436:	e001      	b.n	800143c <__aeabi_ui2f+0x28>
 8001438:	2000      	movs	r0, #0
 800143a:	2400      	movs	r4, #0
 800143c:	05c0      	lsls	r0, r0, #23
 800143e:	4320      	orrs	r0, r4
 8001440:	bd70      	pop	{r4, r5, r6, pc}
 8001442:	2b99      	cmp	r3, #153	@ 0x99
 8001444:	dc16      	bgt.n	8001474 <__aeabi_ui2f+0x60>
 8001446:	1f42      	subs	r2, r0, #5
 8001448:	2805      	cmp	r0, #5
 800144a:	d000      	beq.n	800144e <__aeabi_ui2f+0x3a>
 800144c:	4094      	lsls	r4, r2
 800144e:	0022      	movs	r2, r4
 8001450:	4810      	ldr	r0, [pc, #64]	@ (8001494 <__aeabi_ui2f+0x80>)
 8001452:	4002      	ands	r2, r0
 8001454:	0765      	lsls	r5, r4, #29
 8001456:	d009      	beq.n	800146c <__aeabi_ui2f+0x58>
 8001458:	250f      	movs	r5, #15
 800145a:	402c      	ands	r4, r5
 800145c:	2c04      	cmp	r4, #4
 800145e:	d005      	beq.n	800146c <__aeabi_ui2f+0x58>
 8001460:	3204      	adds	r2, #4
 8001462:	0154      	lsls	r4, r2, #5
 8001464:	d502      	bpl.n	800146c <__aeabi_ui2f+0x58>
 8001466:	239f      	movs	r3, #159	@ 0x9f
 8001468:	4002      	ands	r2, r0
 800146a:	1a5b      	subs	r3, r3, r1
 800146c:	0192      	lsls	r2, r2, #6
 800146e:	0a54      	lsrs	r4, r2, #9
 8001470:	b2d8      	uxtb	r0, r3
 8001472:	e7e3      	b.n	800143c <__aeabi_ui2f+0x28>
 8001474:	0002      	movs	r2, r0
 8001476:	0020      	movs	r0, r4
 8001478:	321b      	adds	r2, #27
 800147a:	4090      	lsls	r0, r2
 800147c:	0002      	movs	r2, r0
 800147e:	1e50      	subs	r0, r2, #1
 8001480:	4182      	sbcs	r2, r0
 8001482:	2005      	movs	r0, #5
 8001484:	1a40      	subs	r0, r0, r1
 8001486:	40c4      	lsrs	r4, r0
 8001488:	4314      	orrs	r4, r2
 800148a:	e7e0      	b.n	800144e <__aeabi_ui2f+0x3a>
 800148c:	0264      	lsls	r4, r4, #9
 800148e:	2096      	movs	r0, #150	@ 0x96
 8001490:	0a64      	lsrs	r4, r4, #9
 8001492:	e7d3      	b.n	800143c <__aeabi_ui2f+0x28>
 8001494:	fbffffff 	.word	0xfbffffff

08001498 <__aeabi_dadd>:
 8001498:	b5f0      	push	{r4, r5, r6, r7, lr}
 800149a:	4657      	mov	r7, sl
 800149c:	464e      	mov	r6, r9
 800149e:	4645      	mov	r5, r8
 80014a0:	46de      	mov	lr, fp
 80014a2:	b5e0      	push	{r5, r6, r7, lr}
 80014a4:	b083      	sub	sp, #12
 80014a6:	9000      	str	r0, [sp, #0]
 80014a8:	9101      	str	r1, [sp, #4]
 80014aa:	030c      	lsls	r4, r1, #12
 80014ac:	004f      	lsls	r7, r1, #1
 80014ae:	0fce      	lsrs	r6, r1, #31
 80014b0:	0a61      	lsrs	r1, r4, #9
 80014b2:	9c00      	ldr	r4, [sp, #0]
 80014b4:	031d      	lsls	r5, r3, #12
 80014b6:	0f64      	lsrs	r4, r4, #29
 80014b8:	430c      	orrs	r4, r1
 80014ba:	9900      	ldr	r1, [sp, #0]
 80014bc:	9200      	str	r2, [sp, #0]
 80014be:	9301      	str	r3, [sp, #4]
 80014c0:	00c8      	lsls	r0, r1, #3
 80014c2:	0059      	lsls	r1, r3, #1
 80014c4:	0d4b      	lsrs	r3, r1, #21
 80014c6:	4699      	mov	r9, r3
 80014c8:	9a00      	ldr	r2, [sp, #0]
 80014ca:	9b01      	ldr	r3, [sp, #4]
 80014cc:	0a6d      	lsrs	r5, r5, #9
 80014ce:	0fd9      	lsrs	r1, r3, #31
 80014d0:	0f53      	lsrs	r3, r2, #29
 80014d2:	432b      	orrs	r3, r5
 80014d4:	469a      	mov	sl, r3
 80014d6:	9b00      	ldr	r3, [sp, #0]
 80014d8:	0d7f      	lsrs	r7, r7, #21
 80014da:	00da      	lsls	r2, r3, #3
 80014dc:	4694      	mov	ip, r2
 80014de:	464a      	mov	r2, r9
 80014e0:	46b0      	mov	r8, r6
 80014e2:	1aba      	subs	r2, r7, r2
 80014e4:	428e      	cmp	r6, r1
 80014e6:	d100      	bne.n	80014ea <__aeabi_dadd+0x52>
 80014e8:	e0b0      	b.n	800164c <__aeabi_dadd+0x1b4>
 80014ea:	2a00      	cmp	r2, #0
 80014ec:	dc00      	bgt.n	80014f0 <__aeabi_dadd+0x58>
 80014ee:	e078      	b.n	80015e2 <__aeabi_dadd+0x14a>
 80014f0:	4649      	mov	r1, r9
 80014f2:	2900      	cmp	r1, #0
 80014f4:	d100      	bne.n	80014f8 <__aeabi_dadd+0x60>
 80014f6:	e0e9      	b.n	80016cc <__aeabi_dadd+0x234>
 80014f8:	49c9      	ldr	r1, [pc, #804]	@ (8001820 <__aeabi_dadd+0x388>)
 80014fa:	428f      	cmp	r7, r1
 80014fc:	d100      	bne.n	8001500 <__aeabi_dadd+0x68>
 80014fe:	e195      	b.n	800182c <__aeabi_dadd+0x394>
 8001500:	2501      	movs	r5, #1
 8001502:	2a38      	cmp	r2, #56	@ 0x38
 8001504:	dc16      	bgt.n	8001534 <__aeabi_dadd+0x9c>
 8001506:	2180      	movs	r1, #128	@ 0x80
 8001508:	4653      	mov	r3, sl
 800150a:	0409      	lsls	r1, r1, #16
 800150c:	430b      	orrs	r3, r1
 800150e:	469a      	mov	sl, r3
 8001510:	2a1f      	cmp	r2, #31
 8001512:	dd00      	ble.n	8001516 <__aeabi_dadd+0x7e>
 8001514:	e1e7      	b.n	80018e6 <__aeabi_dadd+0x44e>
 8001516:	2120      	movs	r1, #32
 8001518:	4655      	mov	r5, sl
 800151a:	1a8b      	subs	r3, r1, r2
 800151c:	4661      	mov	r1, ip
 800151e:	409d      	lsls	r5, r3
 8001520:	40d1      	lsrs	r1, r2
 8001522:	430d      	orrs	r5, r1
 8001524:	4661      	mov	r1, ip
 8001526:	4099      	lsls	r1, r3
 8001528:	1e4b      	subs	r3, r1, #1
 800152a:	4199      	sbcs	r1, r3
 800152c:	4653      	mov	r3, sl
 800152e:	40d3      	lsrs	r3, r2
 8001530:	430d      	orrs	r5, r1
 8001532:	1ae4      	subs	r4, r4, r3
 8001534:	1b45      	subs	r5, r0, r5
 8001536:	42a8      	cmp	r0, r5
 8001538:	4180      	sbcs	r0, r0
 800153a:	4240      	negs	r0, r0
 800153c:	1a24      	subs	r4, r4, r0
 800153e:	0223      	lsls	r3, r4, #8
 8001540:	d400      	bmi.n	8001544 <__aeabi_dadd+0xac>
 8001542:	e10f      	b.n	8001764 <__aeabi_dadd+0x2cc>
 8001544:	0264      	lsls	r4, r4, #9
 8001546:	0a64      	lsrs	r4, r4, #9
 8001548:	2c00      	cmp	r4, #0
 800154a:	d100      	bne.n	800154e <__aeabi_dadd+0xb6>
 800154c:	e139      	b.n	80017c2 <__aeabi_dadd+0x32a>
 800154e:	0020      	movs	r0, r4
 8001550:	f001 fa36 	bl	80029c0 <__clzsi2>
 8001554:	0003      	movs	r3, r0
 8001556:	3b08      	subs	r3, #8
 8001558:	2120      	movs	r1, #32
 800155a:	0028      	movs	r0, r5
 800155c:	1aca      	subs	r2, r1, r3
 800155e:	40d0      	lsrs	r0, r2
 8001560:	409c      	lsls	r4, r3
 8001562:	0002      	movs	r2, r0
 8001564:	409d      	lsls	r5, r3
 8001566:	4322      	orrs	r2, r4
 8001568:	429f      	cmp	r7, r3
 800156a:	dd00      	ble.n	800156e <__aeabi_dadd+0xd6>
 800156c:	e173      	b.n	8001856 <__aeabi_dadd+0x3be>
 800156e:	1bd8      	subs	r0, r3, r7
 8001570:	3001      	adds	r0, #1
 8001572:	1a09      	subs	r1, r1, r0
 8001574:	002c      	movs	r4, r5
 8001576:	408d      	lsls	r5, r1
 8001578:	40c4      	lsrs	r4, r0
 800157a:	1e6b      	subs	r3, r5, #1
 800157c:	419d      	sbcs	r5, r3
 800157e:	0013      	movs	r3, r2
 8001580:	40c2      	lsrs	r2, r0
 8001582:	408b      	lsls	r3, r1
 8001584:	4325      	orrs	r5, r4
 8001586:	2700      	movs	r7, #0
 8001588:	0014      	movs	r4, r2
 800158a:	431d      	orrs	r5, r3
 800158c:	076b      	lsls	r3, r5, #29
 800158e:	d009      	beq.n	80015a4 <__aeabi_dadd+0x10c>
 8001590:	230f      	movs	r3, #15
 8001592:	402b      	ands	r3, r5
 8001594:	2b04      	cmp	r3, #4
 8001596:	d005      	beq.n	80015a4 <__aeabi_dadd+0x10c>
 8001598:	1d2b      	adds	r3, r5, #4
 800159a:	42ab      	cmp	r3, r5
 800159c:	41ad      	sbcs	r5, r5
 800159e:	426d      	negs	r5, r5
 80015a0:	1964      	adds	r4, r4, r5
 80015a2:	001d      	movs	r5, r3
 80015a4:	0223      	lsls	r3, r4, #8
 80015a6:	d400      	bmi.n	80015aa <__aeabi_dadd+0x112>
 80015a8:	e12d      	b.n	8001806 <__aeabi_dadd+0x36e>
 80015aa:	4a9d      	ldr	r2, [pc, #628]	@ (8001820 <__aeabi_dadd+0x388>)
 80015ac:	3701      	adds	r7, #1
 80015ae:	4297      	cmp	r7, r2
 80015b0:	d100      	bne.n	80015b4 <__aeabi_dadd+0x11c>
 80015b2:	e0d3      	b.n	800175c <__aeabi_dadd+0x2c4>
 80015b4:	4646      	mov	r6, r8
 80015b6:	499b      	ldr	r1, [pc, #620]	@ (8001824 <__aeabi_dadd+0x38c>)
 80015b8:	08ed      	lsrs	r5, r5, #3
 80015ba:	4021      	ands	r1, r4
 80015bc:	074a      	lsls	r2, r1, #29
 80015be:	432a      	orrs	r2, r5
 80015c0:	057c      	lsls	r4, r7, #21
 80015c2:	024d      	lsls	r5, r1, #9
 80015c4:	0b2d      	lsrs	r5, r5, #12
 80015c6:	0d64      	lsrs	r4, r4, #21
 80015c8:	0524      	lsls	r4, r4, #20
 80015ca:	432c      	orrs	r4, r5
 80015cc:	07f6      	lsls	r6, r6, #31
 80015ce:	4334      	orrs	r4, r6
 80015d0:	0010      	movs	r0, r2
 80015d2:	0021      	movs	r1, r4
 80015d4:	b003      	add	sp, #12
 80015d6:	bcf0      	pop	{r4, r5, r6, r7}
 80015d8:	46bb      	mov	fp, r7
 80015da:	46b2      	mov	sl, r6
 80015dc:	46a9      	mov	r9, r5
 80015de:	46a0      	mov	r8, r4
 80015e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015e2:	2a00      	cmp	r2, #0
 80015e4:	d100      	bne.n	80015e8 <__aeabi_dadd+0x150>
 80015e6:	e084      	b.n	80016f2 <__aeabi_dadd+0x25a>
 80015e8:	464a      	mov	r2, r9
 80015ea:	1bd2      	subs	r2, r2, r7
 80015ec:	2f00      	cmp	r7, #0
 80015ee:	d000      	beq.n	80015f2 <__aeabi_dadd+0x15a>
 80015f0:	e16d      	b.n	80018ce <__aeabi_dadd+0x436>
 80015f2:	0025      	movs	r5, r4
 80015f4:	4305      	orrs	r5, r0
 80015f6:	d100      	bne.n	80015fa <__aeabi_dadd+0x162>
 80015f8:	e127      	b.n	800184a <__aeabi_dadd+0x3b2>
 80015fa:	1e56      	subs	r6, r2, #1
 80015fc:	2a01      	cmp	r2, #1
 80015fe:	d100      	bne.n	8001602 <__aeabi_dadd+0x16a>
 8001600:	e23b      	b.n	8001a7a <__aeabi_dadd+0x5e2>
 8001602:	4d87      	ldr	r5, [pc, #540]	@ (8001820 <__aeabi_dadd+0x388>)
 8001604:	42aa      	cmp	r2, r5
 8001606:	d100      	bne.n	800160a <__aeabi_dadd+0x172>
 8001608:	e26a      	b.n	8001ae0 <__aeabi_dadd+0x648>
 800160a:	2501      	movs	r5, #1
 800160c:	2e38      	cmp	r6, #56	@ 0x38
 800160e:	dc12      	bgt.n	8001636 <__aeabi_dadd+0x19e>
 8001610:	0032      	movs	r2, r6
 8001612:	2a1f      	cmp	r2, #31
 8001614:	dd00      	ble.n	8001618 <__aeabi_dadd+0x180>
 8001616:	e1f8      	b.n	8001a0a <__aeabi_dadd+0x572>
 8001618:	2620      	movs	r6, #32
 800161a:	0025      	movs	r5, r4
 800161c:	1ab6      	subs	r6, r6, r2
 800161e:	0007      	movs	r7, r0
 8001620:	4653      	mov	r3, sl
 8001622:	40b0      	lsls	r0, r6
 8001624:	40d4      	lsrs	r4, r2
 8001626:	40b5      	lsls	r5, r6
 8001628:	40d7      	lsrs	r7, r2
 800162a:	1e46      	subs	r6, r0, #1
 800162c:	41b0      	sbcs	r0, r6
 800162e:	1b1b      	subs	r3, r3, r4
 8001630:	469a      	mov	sl, r3
 8001632:	433d      	orrs	r5, r7
 8001634:	4305      	orrs	r5, r0
 8001636:	4662      	mov	r2, ip
 8001638:	1b55      	subs	r5, r2, r5
 800163a:	45ac      	cmp	ip, r5
 800163c:	4192      	sbcs	r2, r2
 800163e:	4653      	mov	r3, sl
 8001640:	4252      	negs	r2, r2
 8001642:	000e      	movs	r6, r1
 8001644:	464f      	mov	r7, r9
 8001646:	4688      	mov	r8, r1
 8001648:	1a9c      	subs	r4, r3, r2
 800164a:	e778      	b.n	800153e <__aeabi_dadd+0xa6>
 800164c:	2a00      	cmp	r2, #0
 800164e:	dc00      	bgt.n	8001652 <__aeabi_dadd+0x1ba>
 8001650:	e08e      	b.n	8001770 <__aeabi_dadd+0x2d8>
 8001652:	4649      	mov	r1, r9
 8001654:	2900      	cmp	r1, #0
 8001656:	d175      	bne.n	8001744 <__aeabi_dadd+0x2ac>
 8001658:	4661      	mov	r1, ip
 800165a:	4653      	mov	r3, sl
 800165c:	4319      	orrs	r1, r3
 800165e:	d100      	bne.n	8001662 <__aeabi_dadd+0x1ca>
 8001660:	e0f6      	b.n	8001850 <__aeabi_dadd+0x3b8>
 8001662:	1e51      	subs	r1, r2, #1
 8001664:	2a01      	cmp	r2, #1
 8001666:	d100      	bne.n	800166a <__aeabi_dadd+0x1d2>
 8001668:	e191      	b.n	800198e <__aeabi_dadd+0x4f6>
 800166a:	4d6d      	ldr	r5, [pc, #436]	@ (8001820 <__aeabi_dadd+0x388>)
 800166c:	42aa      	cmp	r2, r5
 800166e:	d100      	bne.n	8001672 <__aeabi_dadd+0x1da>
 8001670:	e0dc      	b.n	800182c <__aeabi_dadd+0x394>
 8001672:	2501      	movs	r5, #1
 8001674:	2938      	cmp	r1, #56	@ 0x38
 8001676:	dc14      	bgt.n	80016a2 <__aeabi_dadd+0x20a>
 8001678:	000a      	movs	r2, r1
 800167a:	2a1f      	cmp	r2, #31
 800167c:	dd00      	ble.n	8001680 <__aeabi_dadd+0x1e8>
 800167e:	e1a2      	b.n	80019c6 <__aeabi_dadd+0x52e>
 8001680:	2120      	movs	r1, #32
 8001682:	4653      	mov	r3, sl
 8001684:	1a89      	subs	r1, r1, r2
 8001686:	408b      	lsls	r3, r1
 8001688:	001d      	movs	r5, r3
 800168a:	4663      	mov	r3, ip
 800168c:	40d3      	lsrs	r3, r2
 800168e:	431d      	orrs	r5, r3
 8001690:	4663      	mov	r3, ip
 8001692:	408b      	lsls	r3, r1
 8001694:	0019      	movs	r1, r3
 8001696:	1e4b      	subs	r3, r1, #1
 8001698:	4199      	sbcs	r1, r3
 800169a:	4653      	mov	r3, sl
 800169c:	40d3      	lsrs	r3, r2
 800169e:	430d      	orrs	r5, r1
 80016a0:	18e4      	adds	r4, r4, r3
 80016a2:	182d      	adds	r5, r5, r0
 80016a4:	4285      	cmp	r5, r0
 80016a6:	4180      	sbcs	r0, r0
 80016a8:	4240      	negs	r0, r0
 80016aa:	1824      	adds	r4, r4, r0
 80016ac:	0223      	lsls	r3, r4, #8
 80016ae:	d559      	bpl.n	8001764 <__aeabi_dadd+0x2cc>
 80016b0:	4b5b      	ldr	r3, [pc, #364]	@ (8001820 <__aeabi_dadd+0x388>)
 80016b2:	3701      	adds	r7, #1
 80016b4:	429f      	cmp	r7, r3
 80016b6:	d051      	beq.n	800175c <__aeabi_dadd+0x2c4>
 80016b8:	2101      	movs	r1, #1
 80016ba:	4b5a      	ldr	r3, [pc, #360]	@ (8001824 <__aeabi_dadd+0x38c>)
 80016bc:	086a      	lsrs	r2, r5, #1
 80016be:	401c      	ands	r4, r3
 80016c0:	4029      	ands	r1, r5
 80016c2:	430a      	orrs	r2, r1
 80016c4:	07e5      	lsls	r5, r4, #31
 80016c6:	4315      	orrs	r5, r2
 80016c8:	0864      	lsrs	r4, r4, #1
 80016ca:	e75f      	b.n	800158c <__aeabi_dadd+0xf4>
 80016cc:	4661      	mov	r1, ip
 80016ce:	4653      	mov	r3, sl
 80016d0:	4319      	orrs	r1, r3
 80016d2:	d100      	bne.n	80016d6 <__aeabi_dadd+0x23e>
 80016d4:	e0bc      	b.n	8001850 <__aeabi_dadd+0x3b8>
 80016d6:	1e51      	subs	r1, r2, #1
 80016d8:	2a01      	cmp	r2, #1
 80016da:	d100      	bne.n	80016de <__aeabi_dadd+0x246>
 80016dc:	e164      	b.n	80019a8 <__aeabi_dadd+0x510>
 80016de:	4d50      	ldr	r5, [pc, #320]	@ (8001820 <__aeabi_dadd+0x388>)
 80016e0:	42aa      	cmp	r2, r5
 80016e2:	d100      	bne.n	80016e6 <__aeabi_dadd+0x24e>
 80016e4:	e16a      	b.n	80019bc <__aeabi_dadd+0x524>
 80016e6:	2501      	movs	r5, #1
 80016e8:	2938      	cmp	r1, #56	@ 0x38
 80016ea:	dd00      	ble.n	80016ee <__aeabi_dadd+0x256>
 80016ec:	e722      	b.n	8001534 <__aeabi_dadd+0x9c>
 80016ee:	000a      	movs	r2, r1
 80016f0:	e70e      	b.n	8001510 <__aeabi_dadd+0x78>
 80016f2:	4a4d      	ldr	r2, [pc, #308]	@ (8001828 <__aeabi_dadd+0x390>)
 80016f4:	1c7d      	adds	r5, r7, #1
 80016f6:	4215      	tst	r5, r2
 80016f8:	d000      	beq.n	80016fc <__aeabi_dadd+0x264>
 80016fa:	e0d0      	b.n	800189e <__aeabi_dadd+0x406>
 80016fc:	0025      	movs	r5, r4
 80016fe:	4662      	mov	r2, ip
 8001700:	4653      	mov	r3, sl
 8001702:	4305      	orrs	r5, r0
 8001704:	431a      	orrs	r2, r3
 8001706:	2f00      	cmp	r7, #0
 8001708:	d000      	beq.n	800170c <__aeabi_dadd+0x274>
 800170a:	e137      	b.n	800197c <__aeabi_dadd+0x4e4>
 800170c:	2d00      	cmp	r5, #0
 800170e:	d100      	bne.n	8001712 <__aeabi_dadd+0x27a>
 8001710:	e1a8      	b.n	8001a64 <__aeabi_dadd+0x5cc>
 8001712:	2a00      	cmp	r2, #0
 8001714:	d100      	bne.n	8001718 <__aeabi_dadd+0x280>
 8001716:	e16a      	b.n	80019ee <__aeabi_dadd+0x556>
 8001718:	4663      	mov	r3, ip
 800171a:	1ac5      	subs	r5, r0, r3
 800171c:	4653      	mov	r3, sl
 800171e:	1ae2      	subs	r2, r4, r3
 8001720:	42a8      	cmp	r0, r5
 8001722:	419b      	sbcs	r3, r3
 8001724:	425b      	negs	r3, r3
 8001726:	1ad3      	subs	r3, r2, r3
 8001728:	021a      	lsls	r2, r3, #8
 800172a:	d400      	bmi.n	800172e <__aeabi_dadd+0x296>
 800172c:	e203      	b.n	8001b36 <__aeabi_dadd+0x69e>
 800172e:	4663      	mov	r3, ip
 8001730:	1a1d      	subs	r5, r3, r0
 8001732:	45ac      	cmp	ip, r5
 8001734:	4192      	sbcs	r2, r2
 8001736:	4653      	mov	r3, sl
 8001738:	4252      	negs	r2, r2
 800173a:	1b1c      	subs	r4, r3, r4
 800173c:	000e      	movs	r6, r1
 800173e:	4688      	mov	r8, r1
 8001740:	1aa4      	subs	r4, r4, r2
 8001742:	e723      	b.n	800158c <__aeabi_dadd+0xf4>
 8001744:	4936      	ldr	r1, [pc, #216]	@ (8001820 <__aeabi_dadd+0x388>)
 8001746:	428f      	cmp	r7, r1
 8001748:	d070      	beq.n	800182c <__aeabi_dadd+0x394>
 800174a:	2501      	movs	r5, #1
 800174c:	2a38      	cmp	r2, #56	@ 0x38
 800174e:	dca8      	bgt.n	80016a2 <__aeabi_dadd+0x20a>
 8001750:	2180      	movs	r1, #128	@ 0x80
 8001752:	4653      	mov	r3, sl
 8001754:	0409      	lsls	r1, r1, #16
 8001756:	430b      	orrs	r3, r1
 8001758:	469a      	mov	sl, r3
 800175a:	e78e      	b.n	800167a <__aeabi_dadd+0x1e2>
 800175c:	003c      	movs	r4, r7
 800175e:	2500      	movs	r5, #0
 8001760:	2200      	movs	r2, #0
 8001762:	e731      	b.n	80015c8 <__aeabi_dadd+0x130>
 8001764:	2307      	movs	r3, #7
 8001766:	402b      	ands	r3, r5
 8001768:	2b00      	cmp	r3, #0
 800176a:	d000      	beq.n	800176e <__aeabi_dadd+0x2d6>
 800176c:	e710      	b.n	8001590 <__aeabi_dadd+0xf8>
 800176e:	e093      	b.n	8001898 <__aeabi_dadd+0x400>
 8001770:	2a00      	cmp	r2, #0
 8001772:	d074      	beq.n	800185e <__aeabi_dadd+0x3c6>
 8001774:	464a      	mov	r2, r9
 8001776:	1bd2      	subs	r2, r2, r7
 8001778:	2f00      	cmp	r7, #0
 800177a:	d100      	bne.n	800177e <__aeabi_dadd+0x2e6>
 800177c:	e0c7      	b.n	800190e <__aeabi_dadd+0x476>
 800177e:	4928      	ldr	r1, [pc, #160]	@ (8001820 <__aeabi_dadd+0x388>)
 8001780:	4589      	cmp	r9, r1
 8001782:	d100      	bne.n	8001786 <__aeabi_dadd+0x2ee>
 8001784:	e185      	b.n	8001a92 <__aeabi_dadd+0x5fa>
 8001786:	2501      	movs	r5, #1
 8001788:	2a38      	cmp	r2, #56	@ 0x38
 800178a:	dc12      	bgt.n	80017b2 <__aeabi_dadd+0x31a>
 800178c:	2180      	movs	r1, #128	@ 0x80
 800178e:	0409      	lsls	r1, r1, #16
 8001790:	430c      	orrs	r4, r1
 8001792:	2a1f      	cmp	r2, #31
 8001794:	dd00      	ble.n	8001798 <__aeabi_dadd+0x300>
 8001796:	e1ab      	b.n	8001af0 <__aeabi_dadd+0x658>
 8001798:	2120      	movs	r1, #32
 800179a:	0025      	movs	r5, r4
 800179c:	1a89      	subs	r1, r1, r2
 800179e:	0007      	movs	r7, r0
 80017a0:	4088      	lsls	r0, r1
 80017a2:	408d      	lsls	r5, r1
 80017a4:	40d7      	lsrs	r7, r2
 80017a6:	1e41      	subs	r1, r0, #1
 80017a8:	4188      	sbcs	r0, r1
 80017aa:	40d4      	lsrs	r4, r2
 80017ac:	433d      	orrs	r5, r7
 80017ae:	4305      	orrs	r5, r0
 80017b0:	44a2      	add	sl, r4
 80017b2:	4465      	add	r5, ip
 80017b4:	4565      	cmp	r5, ip
 80017b6:	4192      	sbcs	r2, r2
 80017b8:	4252      	negs	r2, r2
 80017ba:	4452      	add	r2, sl
 80017bc:	0014      	movs	r4, r2
 80017be:	464f      	mov	r7, r9
 80017c0:	e774      	b.n	80016ac <__aeabi_dadd+0x214>
 80017c2:	0028      	movs	r0, r5
 80017c4:	f001 f8fc 	bl	80029c0 <__clzsi2>
 80017c8:	0003      	movs	r3, r0
 80017ca:	3318      	adds	r3, #24
 80017cc:	2b1f      	cmp	r3, #31
 80017ce:	dc00      	bgt.n	80017d2 <__aeabi_dadd+0x33a>
 80017d0:	e6c2      	b.n	8001558 <__aeabi_dadd+0xc0>
 80017d2:	002a      	movs	r2, r5
 80017d4:	3808      	subs	r0, #8
 80017d6:	4082      	lsls	r2, r0
 80017d8:	429f      	cmp	r7, r3
 80017da:	dd00      	ble.n	80017de <__aeabi_dadd+0x346>
 80017dc:	e0a9      	b.n	8001932 <__aeabi_dadd+0x49a>
 80017de:	1bdb      	subs	r3, r3, r7
 80017e0:	1c58      	adds	r0, r3, #1
 80017e2:	281f      	cmp	r0, #31
 80017e4:	dc00      	bgt.n	80017e8 <__aeabi_dadd+0x350>
 80017e6:	e1ac      	b.n	8001b42 <__aeabi_dadd+0x6aa>
 80017e8:	0015      	movs	r5, r2
 80017ea:	3b1f      	subs	r3, #31
 80017ec:	40dd      	lsrs	r5, r3
 80017ee:	2820      	cmp	r0, #32
 80017f0:	d005      	beq.n	80017fe <__aeabi_dadd+0x366>
 80017f2:	2340      	movs	r3, #64	@ 0x40
 80017f4:	1a1b      	subs	r3, r3, r0
 80017f6:	409a      	lsls	r2, r3
 80017f8:	1e53      	subs	r3, r2, #1
 80017fa:	419a      	sbcs	r2, r3
 80017fc:	4315      	orrs	r5, r2
 80017fe:	2307      	movs	r3, #7
 8001800:	2700      	movs	r7, #0
 8001802:	402b      	ands	r3, r5
 8001804:	e7b0      	b.n	8001768 <__aeabi_dadd+0x2d0>
 8001806:	08ed      	lsrs	r5, r5, #3
 8001808:	4b05      	ldr	r3, [pc, #20]	@ (8001820 <__aeabi_dadd+0x388>)
 800180a:	0762      	lsls	r2, r4, #29
 800180c:	432a      	orrs	r2, r5
 800180e:	08e4      	lsrs	r4, r4, #3
 8001810:	429f      	cmp	r7, r3
 8001812:	d00f      	beq.n	8001834 <__aeabi_dadd+0x39c>
 8001814:	0324      	lsls	r4, r4, #12
 8001816:	0b25      	lsrs	r5, r4, #12
 8001818:	057c      	lsls	r4, r7, #21
 800181a:	0d64      	lsrs	r4, r4, #21
 800181c:	e6d4      	b.n	80015c8 <__aeabi_dadd+0x130>
 800181e:	46c0      	nop			@ (mov r8, r8)
 8001820:	000007ff 	.word	0x000007ff
 8001824:	ff7fffff 	.word	0xff7fffff
 8001828:	000007fe 	.word	0x000007fe
 800182c:	08c0      	lsrs	r0, r0, #3
 800182e:	0762      	lsls	r2, r4, #29
 8001830:	4302      	orrs	r2, r0
 8001832:	08e4      	lsrs	r4, r4, #3
 8001834:	0013      	movs	r3, r2
 8001836:	4323      	orrs	r3, r4
 8001838:	d100      	bne.n	800183c <__aeabi_dadd+0x3a4>
 800183a:	e186      	b.n	8001b4a <__aeabi_dadd+0x6b2>
 800183c:	2580      	movs	r5, #128	@ 0x80
 800183e:	032d      	lsls	r5, r5, #12
 8001840:	4325      	orrs	r5, r4
 8001842:	032d      	lsls	r5, r5, #12
 8001844:	4cc3      	ldr	r4, [pc, #780]	@ (8001b54 <__aeabi_dadd+0x6bc>)
 8001846:	0b2d      	lsrs	r5, r5, #12
 8001848:	e6be      	b.n	80015c8 <__aeabi_dadd+0x130>
 800184a:	4660      	mov	r0, ip
 800184c:	4654      	mov	r4, sl
 800184e:	000e      	movs	r6, r1
 8001850:	0017      	movs	r7, r2
 8001852:	08c5      	lsrs	r5, r0, #3
 8001854:	e7d8      	b.n	8001808 <__aeabi_dadd+0x370>
 8001856:	4cc0      	ldr	r4, [pc, #768]	@ (8001b58 <__aeabi_dadd+0x6c0>)
 8001858:	1aff      	subs	r7, r7, r3
 800185a:	4014      	ands	r4, r2
 800185c:	e696      	b.n	800158c <__aeabi_dadd+0xf4>
 800185e:	4abf      	ldr	r2, [pc, #764]	@ (8001b5c <__aeabi_dadd+0x6c4>)
 8001860:	1c79      	adds	r1, r7, #1
 8001862:	4211      	tst	r1, r2
 8001864:	d16b      	bne.n	800193e <__aeabi_dadd+0x4a6>
 8001866:	0022      	movs	r2, r4
 8001868:	4302      	orrs	r2, r0
 800186a:	2f00      	cmp	r7, #0
 800186c:	d000      	beq.n	8001870 <__aeabi_dadd+0x3d8>
 800186e:	e0db      	b.n	8001a28 <__aeabi_dadd+0x590>
 8001870:	2a00      	cmp	r2, #0
 8001872:	d100      	bne.n	8001876 <__aeabi_dadd+0x3de>
 8001874:	e12d      	b.n	8001ad2 <__aeabi_dadd+0x63a>
 8001876:	4662      	mov	r2, ip
 8001878:	4653      	mov	r3, sl
 800187a:	431a      	orrs	r2, r3
 800187c:	d100      	bne.n	8001880 <__aeabi_dadd+0x3e8>
 800187e:	e0b6      	b.n	80019ee <__aeabi_dadd+0x556>
 8001880:	4663      	mov	r3, ip
 8001882:	18c5      	adds	r5, r0, r3
 8001884:	4285      	cmp	r5, r0
 8001886:	4180      	sbcs	r0, r0
 8001888:	4454      	add	r4, sl
 800188a:	4240      	negs	r0, r0
 800188c:	1824      	adds	r4, r4, r0
 800188e:	0223      	lsls	r3, r4, #8
 8001890:	d502      	bpl.n	8001898 <__aeabi_dadd+0x400>
 8001892:	000f      	movs	r7, r1
 8001894:	4bb0      	ldr	r3, [pc, #704]	@ (8001b58 <__aeabi_dadd+0x6c0>)
 8001896:	401c      	ands	r4, r3
 8001898:	003a      	movs	r2, r7
 800189a:	0028      	movs	r0, r5
 800189c:	e7d8      	b.n	8001850 <__aeabi_dadd+0x3b8>
 800189e:	4662      	mov	r2, ip
 80018a0:	1a85      	subs	r5, r0, r2
 80018a2:	42a8      	cmp	r0, r5
 80018a4:	4192      	sbcs	r2, r2
 80018a6:	4653      	mov	r3, sl
 80018a8:	4252      	negs	r2, r2
 80018aa:	4691      	mov	r9, r2
 80018ac:	1ae3      	subs	r3, r4, r3
 80018ae:	001a      	movs	r2, r3
 80018b0:	464b      	mov	r3, r9
 80018b2:	1ad2      	subs	r2, r2, r3
 80018b4:	0013      	movs	r3, r2
 80018b6:	4691      	mov	r9, r2
 80018b8:	021a      	lsls	r2, r3, #8
 80018ba:	d454      	bmi.n	8001966 <__aeabi_dadd+0x4ce>
 80018bc:	464a      	mov	r2, r9
 80018be:	464c      	mov	r4, r9
 80018c0:	432a      	orrs	r2, r5
 80018c2:	d000      	beq.n	80018c6 <__aeabi_dadd+0x42e>
 80018c4:	e640      	b.n	8001548 <__aeabi_dadd+0xb0>
 80018c6:	2600      	movs	r6, #0
 80018c8:	2400      	movs	r4, #0
 80018ca:	2500      	movs	r5, #0
 80018cc:	e67c      	b.n	80015c8 <__aeabi_dadd+0x130>
 80018ce:	4da1      	ldr	r5, [pc, #644]	@ (8001b54 <__aeabi_dadd+0x6bc>)
 80018d0:	45a9      	cmp	r9, r5
 80018d2:	d100      	bne.n	80018d6 <__aeabi_dadd+0x43e>
 80018d4:	e090      	b.n	80019f8 <__aeabi_dadd+0x560>
 80018d6:	2501      	movs	r5, #1
 80018d8:	2a38      	cmp	r2, #56	@ 0x38
 80018da:	dd00      	ble.n	80018de <__aeabi_dadd+0x446>
 80018dc:	e6ab      	b.n	8001636 <__aeabi_dadd+0x19e>
 80018de:	2580      	movs	r5, #128	@ 0x80
 80018e0:	042d      	lsls	r5, r5, #16
 80018e2:	432c      	orrs	r4, r5
 80018e4:	e695      	b.n	8001612 <__aeabi_dadd+0x17a>
 80018e6:	0011      	movs	r1, r2
 80018e8:	4655      	mov	r5, sl
 80018ea:	3920      	subs	r1, #32
 80018ec:	40cd      	lsrs	r5, r1
 80018ee:	46a9      	mov	r9, r5
 80018f0:	2a20      	cmp	r2, #32
 80018f2:	d006      	beq.n	8001902 <__aeabi_dadd+0x46a>
 80018f4:	2140      	movs	r1, #64	@ 0x40
 80018f6:	4653      	mov	r3, sl
 80018f8:	1a8a      	subs	r2, r1, r2
 80018fa:	4093      	lsls	r3, r2
 80018fc:	4662      	mov	r2, ip
 80018fe:	431a      	orrs	r2, r3
 8001900:	4694      	mov	ip, r2
 8001902:	4665      	mov	r5, ip
 8001904:	1e6b      	subs	r3, r5, #1
 8001906:	419d      	sbcs	r5, r3
 8001908:	464b      	mov	r3, r9
 800190a:	431d      	orrs	r5, r3
 800190c:	e612      	b.n	8001534 <__aeabi_dadd+0x9c>
 800190e:	0021      	movs	r1, r4
 8001910:	4301      	orrs	r1, r0
 8001912:	d100      	bne.n	8001916 <__aeabi_dadd+0x47e>
 8001914:	e0c4      	b.n	8001aa0 <__aeabi_dadd+0x608>
 8001916:	1e51      	subs	r1, r2, #1
 8001918:	2a01      	cmp	r2, #1
 800191a:	d100      	bne.n	800191e <__aeabi_dadd+0x486>
 800191c:	e0fb      	b.n	8001b16 <__aeabi_dadd+0x67e>
 800191e:	4d8d      	ldr	r5, [pc, #564]	@ (8001b54 <__aeabi_dadd+0x6bc>)
 8001920:	42aa      	cmp	r2, r5
 8001922:	d100      	bne.n	8001926 <__aeabi_dadd+0x48e>
 8001924:	e0b5      	b.n	8001a92 <__aeabi_dadd+0x5fa>
 8001926:	2501      	movs	r5, #1
 8001928:	2938      	cmp	r1, #56	@ 0x38
 800192a:	dd00      	ble.n	800192e <__aeabi_dadd+0x496>
 800192c:	e741      	b.n	80017b2 <__aeabi_dadd+0x31a>
 800192e:	000a      	movs	r2, r1
 8001930:	e72f      	b.n	8001792 <__aeabi_dadd+0x2fa>
 8001932:	4c89      	ldr	r4, [pc, #548]	@ (8001b58 <__aeabi_dadd+0x6c0>)
 8001934:	1aff      	subs	r7, r7, r3
 8001936:	4014      	ands	r4, r2
 8001938:	0762      	lsls	r2, r4, #29
 800193a:	08e4      	lsrs	r4, r4, #3
 800193c:	e76a      	b.n	8001814 <__aeabi_dadd+0x37c>
 800193e:	4a85      	ldr	r2, [pc, #532]	@ (8001b54 <__aeabi_dadd+0x6bc>)
 8001940:	4291      	cmp	r1, r2
 8001942:	d100      	bne.n	8001946 <__aeabi_dadd+0x4ae>
 8001944:	e0e3      	b.n	8001b0e <__aeabi_dadd+0x676>
 8001946:	4663      	mov	r3, ip
 8001948:	18c2      	adds	r2, r0, r3
 800194a:	4282      	cmp	r2, r0
 800194c:	4180      	sbcs	r0, r0
 800194e:	0023      	movs	r3, r4
 8001950:	4240      	negs	r0, r0
 8001952:	4453      	add	r3, sl
 8001954:	181b      	adds	r3, r3, r0
 8001956:	07dd      	lsls	r5, r3, #31
 8001958:	085c      	lsrs	r4, r3, #1
 800195a:	2307      	movs	r3, #7
 800195c:	0852      	lsrs	r2, r2, #1
 800195e:	4315      	orrs	r5, r2
 8001960:	000f      	movs	r7, r1
 8001962:	402b      	ands	r3, r5
 8001964:	e700      	b.n	8001768 <__aeabi_dadd+0x2d0>
 8001966:	4663      	mov	r3, ip
 8001968:	1a1d      	subs	r5, r3, r0
 800196a:	45ac      	cmp	ip, r5
 800196c:	4192      	sbcs	r2, r2
 800196e:	4653      	mov	r3, sl
 8001970:	4252      	negs	r2, r2
 8001972:	1b1c      	subs	r4, r3, r4
 8001974:	000e      	movs	r6, r1
 8001976:	4688      	mov	r8, r1
 8001978:	1aa4      	subs	r4, r4, r2
 800197a:	e5e5      	b.n	8001548 <__aeabi_dadd+0xb0>
 800197c:	2d00      	cmp	r5, #0
 800197e:	d000      	beq.n	8001982 <__aeabi_dadd+0x4ea>
 8001980:	e091      	b.n	8001aa6 <__aeabi_dadd+0x60e>
 8001982:	2a00      	cmp	r2, #0
 8001984:	d138      	bne.n	80019f8 <__aeabi_dadd+0x560>
 8001986:	2480      	movs	r4, #128	@ 0x80
 8001988:	2600      	movs	r6, #0
 800198a:	0324      	lsls	r4, r4, #12
 800198c:	e756      	b.n	800183c <__aeabi_dadd+0x3a4>
 800198e:	4663      	mov	r3, ip
 8001990:	18c5      	adds	r5, r0, r3
 8001992:	4285      	cmp	r5, r0
 8001994:	4180      	sbcs	r0, r0
 8001996:	4454      	add	r4, sl
 8001998:	4240      	negs	r0, r0
 800199a:	1824      	adds	r4, r4, r0
 800199c:	2701      	movs	r7, #1
 800199e:	0223      	lsls	r3, r4, #8
 80019a0:	d400      	bmi.n	80019a4 <__aeabi_dadd+0x50c>
 80019a2:	e6df      	b.n	8001764 <__aeabi_dadd+0x2cc>
 80019a4:	2702      	movs	r7, #2
 80019a6:	e687      	b.n	80016b8 <__aeabi_dadd+0x220>
 80019a8:	4663      	mov	r3, ip
 80019aa:	1ac5      	subs	r5, r0, r3
 80019ac:	42a8      	cmp	r0, r5
 80019ae:	4180      	sbcs	r0, r0
 80019b0:	4653      	mov	r3, sl
 80019b2:	4240      	negs	r0, r0
 80019b4:	1ae4      	subs	r4, r4, r3
 80019b6:	2701      	movs	r7, #1
 80019b8:	1a24      	subs	r4, r4, r0
 80019ba:	e5c0      	b.n	800153e <__aeabi_dadd+0xa6>
 80019bc:	0762      	lsls	r2, r4, #29
 80019be:	08c0      	lsrs	r0, r0, #3
 80019c0:	4302      	orrs	r2, r0
 80019c2:	08e4      	lsrs	r4, r4, #3
 80019c4:	e736      	b.n	8001834 <__aeabi_dadd+0x39c>
 80019c6:	0011      	movs	r1, r2
 80019c8:	4653      	mov	r3, sl
 80019ca:	3920      	subs	r1, #32
 80019cc:	40cb      	lsrs	r3, r1
 80019ce:	4699      	mov	r9, r3
 80019d0:	2a20      	cmp	r2, #32
 80019d2:	d006      	beq.n	80019e2 <__aeabi_dadd+0x54a>
 80019d4:	2140      	movs	r1, #64	@ 0x40
 80019d6:	4653      	mov	r3, sl
 80019d8:	1a8a      	subs	r2, r1, r2
 80019da:	4093      	lsls	r3, r2
 80019dc:	4662      	mov	r2, ip
 80019de:	431a      	orrs	r2, r3
 80019e0:	4694      	mov	ip, r2
 80019e2:	4665      	mov	r5, ip
 80019e4:	1e6b      	subs	r3, r5, #1
 80019e6:	419d      	sbcs	r5, r3
 80019e8:	464b      	mov	r3, r9
 80019ea:	431d      	orrs	r5, r3
 80019ec:	e659      	b.n	80016a2 <__aeabi_dadd+0x20a>
 80019ee:	0762      	lsls	r2, r4, #29
 80019f0:	08c0      	lsrs	r0, r0, #3
 80019f2:	4302      	orrs	r2, r0
 80019f4:	08e4      	lsrs	r4, r4, #3
 80019f6:	e70d      	b.n	8001814 <__aeabi_dadd+0x37c>
 80019f8:	4653      	mov	r3, sl
 80019fa:	075a      	lsls	r2, r3, #29
 80019fc:	4663      	mov	r3, ip
 80019fe:	08d8      	lsrs	r0, r3, #3
 8001a00:	4653      	mov	r3, sl
 8001a02:	000e      	movs	r6, r1
 8001a04:	4302      	orrs	r2, r0
 8001a06:	08dc      	lsrs	r4, r3, #3
 8001a08:	e714      	b.n	8001834 <__aeabi_dadd+0x39c>
 8001a0a:	0015      	movs	r5, r2
 8001a0c:	0026      	movs	r6, r4
 8001a0e:	3d20      	subs	r5, #32
 8001a10:	40ee      	lsrs	r6, r5
 8001a12:	2a20      	cmp	r2, #32
 8001a14:	d003      	beq.n	8001a1e <__aeabi_dadd+0x586>
 8001a16:	2540      	movs	r5, #64	@ 0x40
 8001a18:	1aaa      	subs	r2, r5, r2
 8001a1a:	4094      	lsls	r4, r2
 8001a1c:	4320      	orrs	r0, r4
 8001a1e:	1e42      	subs	r2, r0, #1
 8001a20:	4190      	sbcs	r0, r2
 8001a22:	0005      	movs	r5, r0
 8001a24:	4335      	orrs	r5, r6
 8001a26:	e606      	b.n	8001636 <__aeabi_dadd+0x19e>
 8001a28:	2a00      	cmp	r2, #0
 8001a2a:	d07c      	beq.n	8001b26 <__aeabi_dadd+0x68e>
 8001a2c:	4662      	mov	r2, ip
 8001a2e:	4653      	mov	r3, sl
 8001a30:	08c0      	lsrs	r0, r0, #3
 8001a32:	431a      	orrs	r2, r3
 8001a34:	d100      	bne.n	8001a38 <__aeabi_dadd+0x5a0>
 8001a36:	e6fa      	b.n	800182e <__aeabi_dadd+0x396>
 8001a38:	0762      	lsls	r2, r4, #29
 8001a3a:	4310      	orrs	r0, r2
 8001a3c:	2280      	movs	r2, #128	@ 0x80
 8001a3e:	08e4      	lsrs	r4, r4, #3
 8001a40:	0312      	lsls	r2, r2, #12
 8001a42:	4214      	tst	r4, r2
 8001a44:	d008      	beq.n	8001a58 <__aeabi_dadd+0x5c0>
 8001a46:	08d9      	lsrs	r1, r3, #3
 8001a48:	4211      	tst	r1, r2
 8001a4a:	d105      	bne.n	8001a58 <__aeabi_dadd+0x5c0>
 8001a4c:	4663      	mov	r3, ip
 8001a4e:	08d8      	lsrs	r0, r3, #3
 8001a50:	4653      	mov	r3, sl
 8001a52:	000c      	movs	r4, r1
 8001a54:	075b      	lsls	r3, r3, #29
 8001a56:	4318      	orrs	r0, r3
 8001a58:	0f42      	lsrs	r2, r0, #29
 8001a5a:	00c0      	lsls	r0, r0, #3
 8001a5c:	08c0      	lsrs	r0, r0, #3
 8001a5e:	0752      	lsls	r2, r2, #29
 8001a60:	4302      	orrs	r2, r0
 8001a62:	e6e7      	b.n	8001834 <__aeabi_dadd+0x39c>
 8001a64:	2a00      	cmp	r2, #0
 8001a66:	d100      	bne.n	8001a6a <__aeabi_dadd+0x5d2>
 8001a68:	e72d      	b.n	80018c6 <__aeabi_dadd+0x42e>
 8001a6a:	4663      	mov	r3, ip
 8001a6c:	08d8      	lsrs	r0, r3, #3
 8001a6e:	4653      	mov	r3, sl
 8001a70:	075a      	lsls	r2, r3, #29
 8001a72:	000e      	movs	r6, r1
 8001a74:	4302      	orrs	r2, r0
 8001a76:	08dc      	lsrs	r4, r3, #3
 8001a78:	e6cc      	b.n	8001814 <__aeabi_dadd+0x37c>
 8001a7a:	4663      	mov	r3, ip
 8001a7c:	1a1d      	subs	r5, r3, r0
 8001a7e:	45ac      	cmp	ip, r5
 8001a80:	4192      	sbcs	r2, r2
 8001a82:	4653      	mov	r3, sl
 8001a84:	4252      	negs	r2, r2
 8001a86:	1b1c      	subs	r4, r3, r4
 8001a88:	000e      	movs	r6, r1
 8001a8a:	4688      	mov	r8, r1
 8001a8c:	1aa4      	subs	r4, r4, r2
 8001a8e:	3701      	adds	r7, #1
 8001a90:	e555      	b.n	800153e <__aeabi_dadd+0xa6>
 8001a92:	4663      	mov	r3, ip
 8001a94:	08d9      	lsrs	r1, r3, #3
 8001a96:	4653      	mov	r3, sl
 8001a98:	075a      	lsls	r2, r3, #29
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	08dc      	lsrs	r4, r3, #3
 8001a9e:	e6c9      	b.n	8001834 <__aeabi_dadd+0x39c>
 8001aa0:	4660      	mov	r0, ip
 8001aa2:	4654      	mov	r4, sl
 8001aa4:	e6d4      	b.n	8001850 <__aeabi_dadd+0x3b8>
 8001aa6:	08c0      	lsrs	r0, r0, #3
 8001aa8:	2a00      	cmp	r2, #0
 8001aaa:	d100      	bne.n	8001aae <__aeabi_dadd+0x616>
 8001aac:	e6bf      	b.n	800182e <__aeabi_dadd+0x396>
 8001aae:	0762      	lsls	r2, r4, #29
 8001ab0:	4310      	orrs	r0, r2
 8001ab2:	2280      	movs	r2, #128	@ 0x80
 8001ab4:	08e4      	lsrs	r4, r4, #3
 8001ab6:	0312      	lsls	r2, r2, #12
 8001ab8:	4214      	tst	r4, r2
 8001aba:	d0cd      	beq.n	8001a58 <__aeabi_dadd+0x5c0>
 8001abc:	08dd      	lsrs	r5, r3, #3
 8001abe:	4215      	tst	r5, r2
 8001ac0:	d1ca      	bne.n	8001a58 <__aeabi_dadd+0x5c0>
 8001ac2:	4663      	mov	r3, ip
 8001ac4:	08d8      	lsrs	r0, r3, #3
 8001ac6:	4653      	mov	r3, sl
 8001ac8:	075b      	lsls	r3, r3, #29
 8001aca:	000e      	movs	r6, r1
 8001acc:	002c      	movs	r4, r5
 8001ace:	4318      	orrs	r0, r3
 8001ad0:	e7c2      	b.n	8001a58 <__aeabi_dadd+0x5c0>
 8001ad2:	4663      	mov	r3, ip
 8001ad4:	08d9      	lsrs	r1, r3, #3
 8001ad6:	4653      	mov	r3, sl
 8001ad8:	075a      	lsls	r2, r3, #29
 8001ada:	430a      	orrs	r2, r1
 8001adc:	08dc      	lsrs	r4, r3, #3
 8001ade:	e699      	b.n	8001814 <__aeabi_dadd+0x37c>
 8001ae0:	4663      	mov	r3, ip
 8001ae2:	08d8      	lsrs	r0, r3, #3
 8001ae4:	4653      	mov	r3, sl
 8001ae6:	075a      	lsls	r2, r3, #29
 8001ae8:	000e      	movs	r6, r1
 8001aea:	4302      	orrs	r2, r0
 8001aec:	08dc      	lsrs	r4, r3, #3
 8001aee:	e6a1      	b.n	8001834 <__aeabi_dadd+0x39c>
 8001af0:	0011      	movs	r1, r2
 8001af2:	0027      	movs	r7, r4
 8001af4:	3920      	subs	r1, #32
 8001af6:	40cf      	lsrs	r7, r1
 8001af8:	2a20      	cmp	r2, #32
 8001afa:	d003      	beq.n	8001b04 <__aeabi_dadd+0x66c>
 8001afc:	2140      	movs	r1, #64	@ 0x40
 8001afe:	1a8a      	subs	r2, r1, r2
 8001b00:	4094      	lsls	r4, r2
 8001b02:	4320      	orrs	r0, r4
 8001b04:	1e42      	subs	r2, r0, #1
 8001b06:	4190      	sbcs	r0, r2
 8001b08:	0005      	movs	r5, r0
 8001b0a:	433d      	orrs	r5, r7
 8001b0c:	e651      	b.n	80017b2 <__aeabi_dadd+0x31a>
 8001b0e:	000c      	movs	r4, r1
 8001b10:	2500      	movs	r5, #0
 8001b12:	2200      	movs	r2, #0
 8001b14:	e558      	b.n	80015c8 <__aeabi_dadd+0x130>
 8001b16:	4460      	add	r0, ip
 8001b18:	4560      	cmp	r0, ip
 8001b1a:	4192      	sbcs	r2, r2
 8001b1c:	4454      	add	r4, sl
 8001b1e:	4252      	negs	r2, r2
 8001b20:	0005      	movs	r5, r0
 8001b22:	18a4      	adds	r4, r4, r2
 8001b24:	e73a      	b.n	800199c <__aeabi_dadd+0x504>
 8001b26:	4653      	mov	r3, sl
 8001b28:	075a      	lsls	r2, r3, #29
 8001b2a:	4663      	mov	r3, ip
 8001b2c:	08d9      	lsrs	r1, r3, #3
 8001b2e:	4653      	mov	r3, sl
 8001b30:	430a      	orrs	r2, r1
 8001b32:	08dc      	lsrs	r4, r3, #3
 8001b34:	e67e      	b.n	8001834 <__aeabi_dadd+0x39c>
 8001b36:	001a      	movs	r2, r3
 8001b38:	001c      	movs	r4, r3
 8001b3a:	432a      	orrs	r2, r5
 8001b3c:	d000      	beq.n	8001b40 <__aeabi_dadd+0x6a8>
 8001b3e:	e6ab      	b.n	8001898 <__aeabi_dadd+0x400>
 8001b40:	e6c1      	b.n	80018c6 <__aeabi_dadd+0x42e>
 8001b42:	2120      	movs	r1, #32
 8001b44:	2500      	movs	r5, #0
 8001b46:	1a09      	subs	r1, r1, r0
 8001b48:	e519      	b.n	800157e <__aeabi_dadd+0xe6>
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	2500      	movs	r5, #0
 8001b4e:	4c01      	ldr	r4, [pc, #4]	@ (8001b54 <__aeabi_dadd+0x6bc>)
 8001b50:	e53a      	b.n	80015c8 <__aeabi_dadd+0x130>
 8001b52:	46c0      	nop			@ (mov r8, r8)
 8001b54:	000007ff 	.word	0x000007ff
 8001b58:	ff7fffff 	.word	0xff7fffff
 8001b5c:	000007fe 	.word	0x000007fe

08001b60 <__aeabi_dmul>:
 8001b60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b62:	4657      	mov	r7, sl
 8001b64:	46de      	mov	lr, fp
 8001b66:	464e      	mov	r6, r9
 8001b68:	4645      	mov	r5, r8
 8001b6a:	b5e0      	push	{r5, r6, r7, lr}
 8001b6c:	001f      	movs	r7, r3
 8001b6e:	030b      	lsls	r3, r1, #12
 8001b70:	0b1b      	lsrs	r3, r3, #12
 8001b72:	0016      	movs	r6, r2
 8001b74:	469a      	mov	sl, r3
 8001b76:	0fca      	lsrs	r2, r1, #31
 8001b78:	004b      	lsls	r3, r1, #1
 8001b7a:	0004      	movs	r4, r0
 8001b7c:	4693      	mov	fp, r2
 8001b7e:	b087      	sub	sp, #28
 8001b80:	0d5b      	lsrs	r3, r3, #21
 8001b82:	d100      	bne.n	8001b86 <__aeabi_dmul+0x26>
 8001b84:	e0d5      	b.n	8001d32 <__aeabi_dmul+0x1d2>
 8001b86:	4abb      	ldr	r2, [pc, #748]	@ (8001e74 <__aeabi_dmul+0x314>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d100      	bne.n	8001b8e <__aeabi_dmul+0x2e>
 8001b8c:	e0f8      	b.n	8001d80 <__aeabi_dmul+0x220>
 8001b8e:	4651      	mov	r1, sl
 8001b90:	0f42      	lsrs	r2, r0, #29
 8001b92:	00c9      	lsls	r1, r1, #3
 8001b94:	430a      	orrs	r2, r1
 8001b96:	2180      	movs	r1, #128	@ 0x80
 8001b98:	0409      	lsls	r1, r1, #16
 8001b9a:	4311      	orrs	r1, r2
 8001b9c:	00c2      	lsls	r2, r0, #3
 8001b9e:	4691      	mov	r9, r2
 8001ba0:	4ab5      	ldr	r2, [pc, #724]	@ (8001e78 <__aeabi_dmul+0x318>)
 8001ba2:	468a      	mov	sl, r1
 8001ba4:	189d      	adds	r5, r3, r2
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	4698      	mov	r8, r3
 8001baa:	9302      	str	r3, [sp, #8]
 8001bac:	033c      	lsls	r4, r7, #12
 8001bae:	007b      	lsls	r3, r7, #1
 8001bb0:	0ffa      	lsrs	r2, r7, #31
 8001bb2:	0030      	movs	r0, r6
 8001bb4:	0b24      	lsrs	r4, r4, #12
 8001bb6:	0d5b      	lsrs	r3, r3, #21
 8001bb8:	9200      	str	r2, [sp, #0]
 8001bba:	d100      	bne.n	8001bbe <__aeabi_dmul+0x5e>
 8001bbc:	e096      	b.n	8001cec <__aeabi_dmul+0x18c>
 8001bbe:	4aad      	ldr	r2, [pc, #692]	@ (8001e74 <__aeabi_dmul+0x314>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d031      	beq.n	8001c28 <__aeabi_dmul+0xc8>
 8001bc4:	0f72      	lsrs	r2, r6, #29
 8001bc6:	00e4      	lsls	r4, r4, #3
 8001bc8:	4322      	orrs	r2, r4
 8001bca:	2480      	movs	r4, #128	@ 0x80
 8001bcc:	0424      	lsls	r4, r4, #16
 8001bce:	4314      	orrs	r4, r2
 8001bd0:	4aa9      	ldr	r2, [pc, #676]	@ (8001e78 <__aeabi_dmul+0x318>)
 8001bd2:	00f0      	lsls	r0, r6, #3
 8001bd4:	4694      	mov	ip, r2
 8001bd6:	4463      	add	r3, ip
 8001bd8:	195b      	adds	r3, r3, r5
 8001bda:	1c5a      	adds	r2, r3, #1
 8001bdc:	9201      	str	r2, [sp, #4]
 8001bde:	4642      	mov	r2, r8
 8001be0:	2600      	movs	r6, #0
 8001be2:	2a0a      	cmp	r2, #10
 8001be4:	dc42      	bgt.n	8001c6c <__aeabi_dmul+0x10c>
 8001be6:	465a      	mov	r2, fp
 8001be8:	9900      	ldr	r1, [sp, #0]
 8001bea:	404a      	eors	r2, r1
 8001bec:	4693      	mov	fp, r2
 8001bee:	4642      	mov	r2, r8
 8001bf0:	2a02      	cmp	r2, #2
 8001bf2:	dc32      	bgt.n	8001c5a <__aeabi_dmul+0xfa>
 8001bf4:	3a01      	subs	r2, #1
 8001bf6:	2a01      	cmp	r2, #1
 8001bf8:	d900      	bls.n	8001bfc <__aeabi_dmul+0x9c>
 8001bfa:	e149      	b.n	8001e90 <__aeabi_dmul+0x330>
 8001bfc:	2e02      	cmp	r6, #2
 8001bfe:	d100      	bne.n	8001c02 <__aeabi_dmul+0xa2>
 8001c00:	e0ca      	b.n	8001d98 <__aeabi_dmul+0x238>
 8001c02:	2e01      	cmp	r6, #1
 8001c04:	d13d      	bne.n	8001c82 <__aeabi_dmul+0x122>
 8001c06:	2300      	movs	r3, #0
 8001c08:	2400      	movs	r4, #0
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	0010      	movs	r0, r2
 8001c0e:	465a      	mov	r2, fp
 8001c10:	051b      	lsls	r3, r3, #20
 8001c12:	4323      	orrs	r3, r4
 8001c14:	07d2      	lsls	r2, r2, #31
 8001c16:	4313      	orrs	r3, r2
 8001c18:	0019      	movs	r1, r3
 8001c1a:	b007      	add	sp, #28
 8001c1c:	bcf0      	pop	{r4, r5, r6, r7}
 8001c1e:	46bb      	mov	fp, r7
 8001c20:	46b2      	mov	sl, r6
 8001c22:	46a9      	mov	r9, r5
 8001c24:	46a0      	mov	r8, r4
 8001c26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c28:	4b92      	ldr	r3, [pc, #584]	@ (8001e74 <__aeabi_dmul+0x314>)
 8001c2a:	4326      	orrs	r6, r4
 8001c2c:	18eb      	adds	r3, r5, r3
 8001c2e:	2e00      	cmp	r6, #0
 8001c30:	d100      	bne.n	8001c34 <__aeabi_dmul+0xd4>
 8001c32:	e0bb      	b.n	8001dac <__aeabi_dmul+0x24c>
 8001c34:	2203      	movs	r2, #3
 8001c36:	4641      	mov	r1, r8
 8001c38:	4311      	orrs	r1, r2
 8001c3a:	465a      	mov	r2, fp
 8001c3c:	4688      	mov	r8, r1
 8001c3e:	9900      	ldr	r1, [sp, #0]
 8001c40:	404a      	eors	r2, r1
 8001c42:	2180      	movs	r1, #128	@ 0x80
 8001c44:	0109      	lsls	r1, r1, #4
 8001c46:	468c      	mov	ip, r1
 8001c48:	0029      	movs	r1, r5
 8001c4a:	4461      	add	r1, ip
 8001c4c:	9101      	str	r1, [sp, #4]
 8001c4e:	4641      	mov	r1, r8
 8001c50:	290a      	cmp	r1, #10
 8001c52:	dd00      	ble.n	8001c56 <__aeabi_dmul+0xf6>
 8001c54:	e233      	b.n	80020be <__aeabi_dmul+0x55e>
 8001c56:	4693      	mov	fp, r2
 8001c58:	2603      	movs	r6, #3
 8001c5a:	4642      	mov	r2, r8
 8001c5c:	2701      	movs	r7, #1
 8001c5e:	4097      	lsls	r7, r2
 8001c60:	21a6      	movs	r1, #166	@ 0xa6
 8001c62:	003a      	movs	r2, r7
 8001c64:	00c9      	lsls	r1, r1, #3
 8001c66:	400a      	ands	r2, r1
 8001c68:	420f      	tst	r7, r1
 8001c6a:	d031      	beq.n	8001cd0 <__aeabi_dmul+0x170>
 8001c6c:	9e02      	ldr	r6, [sp, #8]
 8001c6e:	2e02      	cmp	r6, #2
 8001c70:	d100      	bne.n	8001c74 <__aeabi_dmul+0x114>
 8001c72:	e235      	b.n	80020e0 <__aeabi_dmul+0x580>
 8001c74:	2e03      	cmp	r6, #3
 8001c76:	d100      	bne.n	8001c7a <__aeabi_dmul+0x11a>
 8001c78:	e1d2      	b.n	8002020 <__aeabi_dmul+0x4c0>
 8001c7a:	4654      	mov	r4, sl
 8001c7c:	4648      	mov	r0, r9
 8001c7e:	2e01      	cmp	r6, #1
 8001c80:	d0c1      	beq.n	8001c06 <__aeabi_dmul+0xa6>
 8001c82:	9a01      	ldr	r2, [sp, #4]
 8001c84:	4b7d      	ldr	r3, [pc, #500]	@ (8001e7c <__aeabi_dmul+0x31c>)
 8001c86:	4694      	mov	ip, r2
 8001c88:	4463      	add	r3, ip
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	dc00      	bgt.n	8001c90 <__aeabi_dmul+0x130>
 8001c8e:	e0c0      	b.n	8001e12 <__aeabi_dmul+0x2b2>
 8001c90:	0742      	lsls	r2, r0, #29
 8001c92:	d009      	beq.n	8001ca8 <__aeabi_dmul+0x148>
 8001c94:	220f      	movs	r2, #15
 8001c96:	4002      	ands	r2, r0
 8001c98:	2a04      	cmp	r2, #4
 8001c9a:	d005      	beq.n	8001ca8 <__aeabi_dmul+0x148>
 8001c9c:	1d02      	adds	r2, r0, #4
 8001c9e:	4282      	cmp	r2, r0
 8001ca0:	4180      	sbcs	r0, r0
 8001ca2:	4240      	negs	r0, r0
 8001ca4:	1824      	adds	r4, r4, r0
 8001ca6:	0010      	movs	r0, r2
 8001ca8:	01e2      	lsls	r2, r4, #7
 8001caa:	d506      	bpl.n	8001cba <__aeabi_dmul+0x15a>
 8001cac:	4b74      	ldr	r3, [pc, #464]	@ (8001e80 <__aeabi_dmul+0x320>)
 8001cae:	9a01      	ldr	r2, [sp, #4]
 8001cb0:	401c      	ands	r4, r3
 8001cb2:	2380      	movs	r3, #128	@ 0x80
 8001cb4:	4694      	mov	ip, r2
 8001cb6:	00db      	lsls	r3, r3, #3
 8001cb8:	4463      	add	r3, ip
 8001cba:	4a72      	ldr	r2, [pc, #456]	@ (8001e84 <__aeabi_dmul+0x324>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	dc6b      	bgt.n	8001d98 <__aeabi_dmul+0x238>
 8001cc0:	0762      	lsls	r2, r4, #29
 8001cc2:	08c0      	lsrs	r0, r0, #3
 8001cc4:	0264      	lsls	r4, r4, #9
 8001cc6:	055b      	lsls	r3, r3, #21
 8001cc8:	4302      	orrs	r2, r0
 8001cca:	0b24      	lsrs	r4, r4, #12
 8001ccc:	0d5b      	lsrs	r3, r3, #21
 8001cce:	e79d      	b.n	8001c0c <__aeabi_dmul+0xac>
 8001cd0:	2190      	movs	r1, #144	@ 0x90
 8001cd2:	0089      	lsls	r1, r1, #2
 8001cd4:	420f      	tst	r7, r1
 8001cd6:	d163      	bne.n	8001da0 <__aeabi_dmul+0x240>
 8001cd8:	2288      	movs	r2, #136	@ 0x88
 8001cda:	423a      	tst	r2, r7
 8001cdc:	d100      	bne.n	8001ce0 <__aeabi_dmul+0x180>
 8001cde:	e0d7      	b.n	8001e90 <__aeabi_dmul+0x330>
 8001ce0:	9b00      	ldr	r3, [sp, #0]
 8001ce2:	46a2      	mov	sl, r4
 8001ce4:	469b      	mov	fp, r3
 8001ce6:	4681      	mov	r9, r0
 8001ce8:	9602      	str	r6, [sp, #8]
 8001cea:	e7bf      	b.n	8001c6c <__aeabi_dmul+0x10c>
 8001cec:	0023      	movs	r3, r4
 8001cee:	4333      	orrs	r3, r6
 8001cf0:	d100      	bne.n	8001cf4 <__aeabi_dmul+0x194>
 8001cf2:	e07f      	b.n	8001df4 <__aeabi_dmul+0x294>
 8001cf4:	2c00      	cmp	r4, #0
 8001cf6:	d100      	bne.n	8001cfa <__aeabi_dmul+0x19a>
 8001cf8:	e1ad      	b.n	8002056 <__aeabi_dmul+0x4f6>
 8001cfa:	0020      	movs	r0, r4
 8001cfc:	f000 fe60 	bl	80029c0 <__clzsi2>
 8001d00:	0002      	movs	r2, r0
 8001d02:	0003      	movs	r3, r0
 8001d04:	3a0b      	subs	r2, #11
 8001d06:	201d      	movs	r0, #29
 8001d08:	0019      	movs	r1, r3
 8001d0a:	1a82      	subs	r2, r0, r2
 8001d0c:	0030      	movs	r0, r6
 8001d0e:	3908      	subs	r1, #8
 8001d10:	40d0      	lsrs	r0, r2
 8001d12:	408c      	lsls	r4, r1
 8001d14:	4304      	orrs	r4, r0
 8001d16:	0030      	movs	r0, r6
 8001d18:	4088      	lsls	r0, r1
 8001d1a:	4a5b      	ldr	r2, [pc, #364]	@ (8001e88 <__aeabi_dmul+0x328>)
 8001d1c:	1aeb      	subs	r3, r5, r3
 8001d1e:	4694      	mov	ip, r2
 8001d20:	4463      	add	r3, ip
 8001d22:	1c5a      	adds	r2, r3, #1
 8001d24:	9201      	str	r2, [sp, #4]
 8001d26:	4642      	mov	r2, r8
 8001d28:	2600      	movs	r6, #0
 8001d2a:	2a0a      	cmp	r2, #10
 8001d2c:	dc00      	bgt.n	8001d30 <__aeabi_dmul+0x1d0>
 8001d2e:	e75a      	b.n	8001be6 <__aeabi_dmul+0x86>
 8001d30:	e79c      	b.n	8001c6c <__aeabi_dmul+0x10c>
 8001d32:	4653      	mov	r3, sl
 8001d34:	4303      	orrs	r3, r0
 8001d36:	4699      	mov	r9, r3
 8001d38:	d054      	beq.n	8001de4 <__aeabi_dmul+0x284>
 8001d3a:	4653      	mov	r3, sl
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d100      	bne.n	8001d42 <__aeabi_dmul+0x1e2>
 8001d40:	e177      	b.n	8002032 <__aeabi_dmul+0x4d2>
 8001d42:	4650      	mov	r0, sl
 8001d44:	f000 fe3c 	bl	80029c0 <__clzsi2>
 8001d48:	230b      	movs	r3, #11
 8001d4a:	425b      	negs	r3, r3
 8001d4c:	469c      	mov	ip, r3
 8001d4e:	0002      	movs	r2, r0
 8001d50:	4484      	add	ip, r0
 8001d52:	0011      	movs	r1, r2
 8001d54:	4650      	mov	r0, sl
 8001d56:	3908      	subs	r1, #8
 8001d58:	4088      	lsls	r0, r1
 8001d5a:	231d      	movs	r3, #29
 8001d5c:	4680      	mov	r8, r0
 8001d5e:	4660      	mov	r0, ip
 8001d60:	1a1b      	subs	r3, r3, r0
 8001d62:	0020      	movs	r0, r4
 8001d64:	40d8      	lsrs	r0, r3
 8001d66:	0003      	movs	r3, r0
 8001d68:	4640      	mov	r0, r8
 8001d6a:	4303      	orrs	r3, r0
 8001d6c:	469a      	mov	sl, r3
 8001d6e:	0023      	movs	r3, r4
 8001d70:	408b      	lsls	r3, r1
 8001d72:	4699      	mov	r9, r3
 8001d74:	2300      	movs	r3, #0
 8001d76:	4d44      	ldr	r5, [pc, #272]	@ (8001e88 <__aeabi_dmul+0x328>)
 8001d78:	4698      	mov	r8, r3
 8001d7a:	1aad      	subs	r5, r5, r2
 8001d7c:	9302      	str	r3, [sp, #8]
 8001d7e:	e715      	b.n	8001bac <__aeabi_dmul+0x4c>
 8001d80:	4652      	mov	r2, sl
 8001d82:	4302      	orrs	r2, r0
 8001d84:	4691      	mov	r9, r2
 8001d86:	d126      	bne.n	8001dd6 <__aeabi_dmul+0x276>
 8001d88:	2200      	movs	r2, #0
 8001d8a:	001d      	movs	r5, r3
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	4692      	mov	sl, r2
 8001d90:	3208      	adds	r2, #8
 8001d92:	4690      	mov	r8, r2
 8001d94:	9302      	str	r3, [sp, #8]
 8001d96:	e709      	b.n	8001bac <__aeabi_dmul+0x4c>
 8001d98:	2400      	movs	r4, #0
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	4b35      	ldr	r3, [pc, #212]	@ (8001e74 <__aeabi_dmul+0x314>)
 8001d9e:	e735      	b.n	8001c0c <__aeabi_dmul+0xac>
 8001da0:	2300      	movs	r3, #0
 8001da2:	2480      	movs	r4, #128	@ 0x80
 8001da4:	469b      	mov	fp, r3
 8001da6:	0324      	lsls	r4, r4, #12
 8001da8:	4b32      	ldr	r3, [pc, #200]	@ (8001e74 <__aeabi_dmul+0x314>)
 8001daa:	e72f      	b.n	8001c0c <__aeabi_dmul+0xac>
 8001dac:	2202      	movs	r2, #2
 8001dae:	4641      	mov	r1, r8
 8001db0:	4311      	orrs	r1, r2
 8001db2:	2280      	movs	r2, #128	@ 0x80
 8001db4:	0112      	lsls	r2, r2, #4
 8001db6:	4694      	mov	ip, r2
 8001db8:	002a      	movs	r2, r5
 8001dba:	4462      	add	r2, ip
 8001dbc:	4688      	mov	r8, r1
 8001dbe:	9201      	str	r2, [sp, #4]
 8001dc0:	290a      	cmp	r1, #10
 8001dc2:	dd00      	ble.n	8001dc6 <__aeabi_dmul+0x266>
 8001dc4:	e752      	b.n	8001c6c <__aeabi_dmul+0x10c>
 8001dc6:	465a      	mov	r2, fp
 8001dc8:	2000      	movs	r0, #0
 8001dca:	9900      	ldr	r1, [sp, #0]
 8001dcc:	0004      	movs	r4, r0
 8001dce:	404a      	eors	r2, r1
 8001dd0:	4693      	mov	fp, r2
 8001dd2:	2602      	movs	r6, #2
 8001dd4:	e70b      	b.n	8001bee <__aeabi_dmul+0x8e>
 8001dd6:	220c      	movs	r2, #12
 8001dd8:	001d      	movs	r5, r3
 8001dda:	2303      	movs	r3, #3
 8001ddc:	4681      	mov	r9, r0
 8001dde:	4690      	mov	r8, r2
 8001de0:	9302      	str	r3, [sp, #8]
 8001de2:	e6e3      	b.n	8001bac <__aeabi_dmul+0x4c>
 8001de4:	2300      	movs	r3, #0
 8001de6:	469a      	mov	sl, r3
 8001de8:	3304      	adds	r3, #4
 8001dea:	4698      	mov	r8, r3
 8001dec:	3b03      	subs	r3, #3
 8001dee:	2500      	movs	r5, #0
 8001df0:	9302      	str	r3, [sp, #8]
 8001df2:	e6db      	b.n	8001bac <__aeabi_dmul+0x4c>
 8001df4:	4642      	mov	r2, r8
 8001df6:	3301      	adds	r3, #1
 8001df8:	431a      	orrs	r2, r3
 8001dfa:	002b      	movs	r3, r5
 8001dfc:	4690      	mov	r8, r2
 8001dfe:	1c5a      	adds	r2, r3, #1
 8001e00:	9201      	str	r2, [sp, #4]
 8001e02:	4642      	mov	r2, r8
 8001e04:	2400      	movs	r4, #0
 8001e06:	2000      	movs	r0, #0
 8001e08:	2601      	movs	r6, #1
 8001e0a:	2a0a      	cmp	r2, #10
 8001e0c:	dc00      	bgt.n	8001e10 <__aeabi_dmul+0x2b0>
 8001e0e:	e6ea      	b.n	8001be6 <__aeabi_dmul+0x86>
 8001e10:	e72c      	b.n	8001c6c <__aeabi_dmul+0x10c>
 8001e12:	2201      	movs	r2, #1
 8001e14:	1ad2      	subs	r2, r2, r3
 8001e16:	2a38      	cmp	r2, #56	@ 0x38
 8001e18:	dd00      	ble.n	8001e1c <__aeabi_dmul+0x2bc>
 8001e1a:	e6f4      	b.n	8001c06 <__aeabi_dmul+0xa6>
 8001e1c:	2a1f      	cmp	r2, #31
 8001e1e:	dc00      	bgt.n	8001e22 <__aeabi_dmul+0x2c2>
 8001e20:	e12a      	b.n	8002078 <__aeabi_dmul+0x518>
 8001e22:	211f      	movs	r1, #31
 8001e24:	4249      	negs	r1, r1
 8001e26:	1acb      	subs	r3, r1, r3
 8001e28:	0021      	movs	r1, r4
 8001e2a:	40d9      	lsrs	r1, r3
 8001e2c:	000b      	movs	r3, r1
 8001e2e:	2a20      	cmp	r2, #32
 8001e30:	d005      	beq.n	8001e3e <__aeabi_dmul+0x2de>
 8001e32:	4a16      	ldr	r2, [pc, #88]	@ (8001e8c <__aeabi_dmul+0x32c>)
 8001e34:	9d01      	ldr	r5, [sp, #4]
 8001e36:	4694      	mov	ip, r2
 8001e38:	4465      	add	r5, ip
 8001e3a:	40ac      	lsls	r4, r5
 8001e3c:	4320      	orrs	r0, r4
 8001e3e:	1e42      	subs	r2, r0, #1
 8001e40:	4190      	sbcs	r0, r2
 8001e42:	4318      	orrs	r0, r3
 8001e44:	2307      	movs	r3, #7
 8001e46:	0019      	movs	r1, r3
 8001e48:	2400      	movs	r4, #0
 8001e4a:	4001      	ands	r1, r0
 8001e4c:	4203      	tst	r3, r0
 8001e4e:	d00c      	beq.n	8001e6a <__aeabi_dmul+0x30a>
 8001e50:	230f      	movs	r3, #15
 8001e52:	4003      	ands	r3, r0
 8001e54:	2b04      	cmp	r3, #4
 8001e56:	d100      	bne.n	8001e5a <__aeabi_dmul+0x2fa>
 8001e58:	e140      	b.n	80020dc <__aeabi_dmul+0x57c>
 8001e5a:	1d03      	adds	r3, r0, #4
 8001e5c:	4283      	cmp	r3, r0
 8001e5e:	41a4      	sbcs	r4, r4
 8001e60:	0018      	movs	r0, r3
 8001e62:	4264      	negs	r4, r4
 8001e64:	0761      	lsls	r1, r4, #29
 8001e66:	0264      	lsls	r4, r4, #9
 8001e68:	0b24      	lsrs	r4, r4, #12
 8001e6a:	08c2      	lsrs	r2, r0, #3
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	430a      	orrs	r2, r1
 8001e70:	e6cc      	b.n	8001c0c <__aeabi_dmul+0xac>
 8001e72:	46c0      	nop			@ (mov r8, r8)
 8001e74:	000007ff 	.word	0x000007ff
 8001e78:	fffffc01 	.word	0xfffffc01
 8001e7c:	000003ff 	.word	0x000003ff
 8001e80:	feffffff 	.word	0xfeffffff
 8001e84:	000007fe 	.word	0x000007fe
 8001e88:	fffffc0d 	.word	0xfffffc0d
 8001e8c:	0000043e 	.word	0x0000043e
 8001e90:	4649      	mov	r1, r9
 8001e92:	464a      	mov	r2, r9
 8001e94:	0409      	lsls	r1, r1, #16
 8001e96:	0c09      	lsrs	r1, r1, #16
 8001e98:	000d      	movs	r5, r1
 8001e9a:	0c16      	lsrs	r6, r2, #16
 8001e9c:	0c02      	lsrs	r2, r0, #16
 8001e9e:	0400      	lsls	r0, r0, #16
 8001ea0:	0c00      	lsrs	r0, r0, #16
 8001ea2:	4345      	muls	r5, r0
 8001ea4:	46ac      	mov	ip, r5
 8001ea6:	0005      	movs	r5, r0
 8001ea8:	4375      	muls	r5, r6
 8001eaa:	46a8      	mov	r8, r5
 8001eac:	0015      	movs	r5, r2
 8001eae:	000f      	movs	r7, r1
 8001eb0:	4375      	muls	r5, r6
 8001eb2:	9200      	str	r2, [sp, #0]
 8001eb4:	9502      	str	r5, [sp, #8]
 8001eb6:	002a      	movs	r2, r5
 8001eb8:	9d00      	ldr	r5, [sp, #0]
 8001eba:	436f      	muls	r7, r5
 8001ebc:	4665      	mov	r5, ip
 8001ebe:	0c2d      	lsrs	r5, r5, #16
 8001ec0:	46a9      	mov	r9, r5
 8001ec2:	4447      	add	r7, r8
 8001ec4:	444f      	add	r7, r9
 8001ec6:	45b8      	cmp	r8, r7
 8001ec8:	d905      	bls.n	8001ed6 <__aeabi_dmul+0x376>
 8001eca:	0015      	movs	r5, r2
 8001ecc:	2280      	movs	r2, #128	@ 0x80
 8001ece:	0252      	lsls	r2, r2, #9
 8001ed0:	4690      	mov	r8, r2
 8001ed2:	4445      	add	r5, r8
 8001ed4:	9502      	str	r5, [sp, #8]
 8001ed6:	0c3d      	lsrs	r5, r7, #16
 8001ed8:	9503      	str	r5, [sp, #12]
 8001eda:	4665      	mov	r5, ip
 8001edc:	042d      	lsls	r5, r5, #16
 8001ede:	043f      	lsls	r7, r7, #16
 8001ee0:	0c2d      	lsrs	r5, r5, #16
 8001ee2:	46ac      	mov	ip, r5
 8001ee4:	003d      	movs	r5, r7
 8001ee6:	4465      	add	r5, ip
 8001ee8:	9504      	str	r5, [sp, #16]
 8001eea:	0c25      	lsrs	r5, r4, #16
 8001eec:	0424      	lsls	r4, r4, #16
 8001eee:	0c24      	lsrs	r4, r4, #16
 8001ef0:	46ac      	mov	ip, r5
 8001ef2:	0025      	movs	r5, r4
 8001ef4:	4375      	muls	r5, r6
 8001ef6:	46a8      	mov	r8, r5
 8001ef8:	4665      	mov	r5, ip
 8001efa:	000f      	movs	r7, r1
 8001efc:	4369      	muls	r1, r5
 8001efe:	4441      	add	r1, r8
 8001f00:	4689      	mov	r9, r1
 8001f02:	4367      	muls	r7, r4
 8001f04:	0c39      	lsrs	r1, r7, #16
 8001f06:	4449      	add	r1, r9
 8001f08:	436e      	muls	r6, r5
 8001f0a:	4588      	cmp	r8, r1
 8001f0c:	d903      	bls.n	8001f16 <__aeabi_dmul+0x3b6>
 8001f0e:	2280      	movs	r2, #128	@ 0x80
 8001f10:	0252      	lsls	r2, r2, #9
 8001f12:	4690      	mov	r8, r2
 8001f14:	4446      	add	r6, r8
 8001f16:	0c0d      	lsrs	r5, r1, #16
 8001f18:	46a8      	mov	r8, r5
 8001f1a:	0035      	movs	r5, r6
 8001f1c:	4445      	add	r5, r8
 8001f1e:	9505      	str	r5, [sp, #20]
 8001f20:	9d03      	ldr	r5, [sp, #12]
 8001f22:	043f      	lsls	r7, r7, #16
 8001f24:	46a8      	mov	r8, r5
 8001f26:	0c3f      	lsrs	r7, r7, #16
 8001f28:	0409      	lsls	r1, r1, #16
 8001f2a:	19c9      	adds	r1, r1, r7
 8001f2c:	4488      	add	r8, r1
 8001f2e:	4645      	mov	r5, r8
 8001f30:	9503      	str	r5, [sp, #12]
 8001f32:	4655      	mov	r5, sl
 8001f34:	042e      	lsls	r6, r5, #16
 8001f36:	0c36      	lsrs	r6, r6, #16
 8001f38:	0c2f      	lsrs	r7, r5, #16
 8001f3a:	0035      	movs	r5, r6
 8001f3c:	4345      	muls	r5, r0
 8001f3e:	4378      	muls	r0, r7
 8001f40:	4681      	mov	r9, r0
 8001f42:	0038      	movs	r0, r7
 8001f44:	46a8      	mov	r8, r5
 8001f46:	0c2d      	lsrs	r5, r5, #16
 8001f48:	46aa      	mov	sl, r5
 8001f4a:	9a00      	ldr	r2, [sp, #0]
 8001f4c:	4350      	muls	r0, r2
 8001f4e:	4372      	muls	r2, r6
 8001f50:	444a      	add	r2, r9
 8001f52:	4452      	add	r2, sl
 8001f54:	4591      	cmp	r9, r2
 8001f56:	d903      	bls.n	8001f60 <__aeabi_dmul+0x400>
 8001f58:	2580      	movs	r5, #128	@ 0x80
 8001f5a:	026d      	lsls	r5, r5, #9
 8001f5c:	46a9      	mov	r9, r5
 8001f5e:	4448      	add	r0, r9
 8001f60:	0c15      	lsrs	r5, r2, #16
 8001f62:	46a9      	mov	r9, r5
 8001f64:	4645      	mov	r5, r8
 8001f66:	042d      	lsls	r5, r5, #16
 8001f68:	0c2d      	lsrs	r5, r5, #16
 8001f6a:	46a8      	mov	r8, r5
 8001f6c:	4665      	mov	r5, ip
 8001f6e:	437d      	muls	r5, r7
 8001f70:	0412      	lsls	r2, r2, #16
 8001f72:	4448      	add	r0, r9
 8001f74:	4490      	add	r8, r2
 8001f76:	46a9      	mov	r9, r5
 8001f78:	0032      	movs	r2, r6
 8001f7a:	4665      	mov	r5, ip
 8001f7c:	4362      	muls	r2, r4
 8001f7e:	436e      	muls	r6, r5
 8001f80:	437c      	muls	r4, r7
 8001f82:	0c17      	lsrs	r7, r2, #16
 8001f84:	1936      	adds	r6, r6, r4
 8001f86:	19bf      	adds	r7, r7, r6
 8001f88:	42bc      	cmp	r4, r7
 8001f8a:	d903      	bls.n	8001f94 <__aeabi_dmul+0x434>
 8001f8c:	2480      	movs	r4, #128	@ 0x80
 8001f8e:	0264      	lsls	r4, r4, #9
 8001f90:	46a4      	mov	ip, r4
 8001f92:	44e1      	add	r9, ip
 8001f94:	9c02      	ldr	r4, [sp, #8]
 8001f96:	9e03      	ldr	r6, [sp, #12]
 8001f98:	46a4      	mov	ip, r4
 8001f9a:	9d05      	ldr	r5, [sp, #20]
 8001f9c:	4466      	add	r6, ip
 8001f9e:	428e      	cmp	r6, r1
 8001fa0:	4189      	sbcs	r1, r1
 8001fa2:	46ac      	mov	ip, r5
 8001fa4:	0412      	lsls	r2, r2, #16
 8001fa6:	043c      	lsls	r4, r7, #16
 8001fa8:	0c12      	lsrs	r2, r2, #16
 8001faa:	18a2      	adds	r2, r4, r2
 8001fac:	4462      	add	r2, ip
 8001fae:	4249      	negs	r1, r1
 8001fb0:	1854      	adds	r4, r2, r1
 8001fb2:	4446      	add	r6, r8
 8001fb4:	46a4      	mov	ip, r4
 8001fb6:	4546      	cmp	r6, r8
 8001fb8:	41a4      	sbcs	r4, r4
 8001fba:	4682      	mov	sl, r0
 8001fbc:	4264      	negs	r4, r4
 8001fbe:	46a0      	mov	r8, r4
 8001fc0:	42aa      	cmp	r2, r5
 8001fc2:	4192      	sbcs	r2, r2
 8001fc4:	458c      	cmp	ip, r1
 8001fc6:	4189      	sbcs	r1, r1
 8001fc8:	44e2      	add	sl, ip
 8001fca:	44d0      	add	r8, sl
 8001fcc:	4249      	negs	r1, r1
 8001fce:	4252      	negs	r2, r2
 8001fd0:	430a      	orrs	r2, r1
 8001fd2:	45a0      	cmp	r8, r4
 8001fd4:	41a4      	sbcs	r4, r4
 8001fd6:	4582      	cmp	sl, r0
 8001fd8:	4189      	sbcs	r1, r1
 8001fda:	4264      	negs	r4, r4
 8001fdc:	4249      	negs	r1, r1
 8001fde:	430c      	orrs	r4, r1
 8001fe0:	4641      	mov	r1, r8
 8001fe2:	0c3f      	lsrs	r7, r7, #16
 8001fe4:	19d2      	adds	r2, r2, r7
 8001fe6:	1912      	adds	r2, r2, r4
 8001fe8:	0dcc      	lsrs	r4, r1, #23
 8001fea:	9904      	ldr	r1, [sp, #16]
 8001fec:	0270      	lsls	r0, r6, #9
 8001fee:	4308      	orrs	r0, r1
 8001ff0:	1e41      	subs	r1, r0, #1
 8001ff2:	4188      	sbcs	r0, r1
 8001ff4:	4641      	mov	r1, r8
 8001ff6:	444a      	add	r2, r9
 8001ff8:	0df6      	lsrs	r6, r6, #23
 8001ffa:	0252      	lsls	r2, r2, #9
 8001ffc:	4330      	orrs	r0, r6
 8001ffe:	0249      	lsls	r1, r1, #9
 8002000:	4314      	orrs	r4, r2
 8002002:	4308      	orrs	r0, r1
 8002004:	01d2      	lsls	r2, r2, #7
 8002006:	d535      	bpl.n	8002074 <__aeabi_dmul+0x514>
 8002008:	2201      	movs	r2, #1
 800200a:	0843      	lsrs	r3, r0, #1
 800200c:	4002      	ands	r2, r0
 800200e:	4313      	orrs	r3, r2
 8002010:	07e0      	lsls	r0, r4, #31
 8002012:	4318      	orrs	r0, r3
 8002014:	0864      	lsrs	r4, r4, #1
 8002016:	e634      	b.n	8001c82 <__aeabi_dmul+0x122>
 8002018:	9b00      	ldr	r3, [sp, #0]
 800201a:	46a2      	mov	sl, r4
 800201c:	469b      	mov	fp, r3
 800201e:	4681      	mov	r9, r0
 8002020:	2480      	movs	r4, #128	@ 0x80
 8002022:	4653      	mov	r3, sl
 8002024:	0324      	lsls	r4, r4, #12
 8002026:	431c      	orrs	r4, r3
 8002028:	0324      	lsls	r4, r4, #12
 800202a:	464a      	mov	r2, r9
 800202c:	4b2e      	ldr	r3, [pc, #184]	@ (80020e8 <__aeabi_dmul+0x588>)
 800202e:	0b24      	lsrs	r4, r4, #12
 8002030:	e5ec      	b.n	8001c0c <__aeabi_dmul+0xac>
 8002032:	f000 fcc5 	bl	80029c0 <__clzsi2>
 8002036:	2315      	movs	r3, #21
 8002038:	469c      	mov	ip, r3
 800203a:	4484      	add	ip, r0
 800203c:	0002      	movs	r2, r0
 800203e:	4663      	mov	r3, ip
 8002040:	3220      	adds	r2, #32
 8002042:	2b1c      	cmp	r3, #28
 8002044:	dc00      	bgt.n	8002048 <__aeabi_dmul+0x4e8>
 8002046:	e684      	b.n	8001d52 <__aeabi_dmul+0x1f2>
 8002048:	2300      	movs	r3, #0
 800204a:	4699      	mov	r9, r3
 800204c:	0023      	movs	r3, r4
 800204e:	3808      	subs	r0, #8
 8002050:	4083      	lsls	r3, r0
 8002052:	469a      	mov	sl, r3
 8002054:	e68e      	b.n	8001d74 <__aeabi_dmul+0x214>
 8002056:	f000 fcb3 	bl	80029c0 <__clzsi2>
 800205a:	0002      	movs	r2, r0
 800205c:	0003      	movs	r3, r0
 800205e:	3215      	adds	r2, #21
 8002060:	3320      	adds	r3, #32
 8002062:	2a1c      	cmp	r2, #28
 8002064:	dc00      	bgt.n	8002068 <__aeabi_dmul+0x508>
 8002066:	e64e      	b.n	8001d06 <__aeabi_dmul+0x1a6>
 8002068:	0002      	movs	r2, r0
 800206a:	0034      	movs	r4, r6
 800206c:	3a08      	subs	r2, #8
 800206e:	2000      	movs	r0, #0
 8002070:	4094      	lsls	r4, r2
 8002072:	e652      	b.n	8001d1a <__aeabi_dmul+0x1ba>
 8002074:	9301      	str	r3, [sp, #4]
 8002076:	e604      	b.n	8001c82 <__aeabi_dmul+0x122>
 8002078:	4b1c      	ldr	r3, [pc, #112]	@ (80020ec <__aeabi_dmul+0x58c>)
 800207a:	0021      	movs	r1, r4
 800207c:	469c      	mov	ip, r3
 800207e:	0003      	movs	r3, r0
 8002080:	9d01      	ldr	r5, [sp, #4]
 8002082:	40d3      	lsrs	r3, r2
 8002084:	4465      	add	r5, ip
 8002086:	40a9      	lsls	r1, r5
 8002088:	4319      	orrs	r1, r3
 800208a:	0003      	movs	r3, r0
 800208c:	40ab      	lsls	r3, r5
 800208e:	1e58      	subs	r0, r3, #1
 8002090:	4183      	sbcs	r3, r0
 8002092:	4319      	orrs	r1, r3
 8002094:	0008      	movs	r0, r1
 8002096:	40d4      	lsrs	r4, r2
 8002098:	074b      	lsls	r3, r1, #29
 800209a:	d009      	beq.n	80020b0 <__aeabi_dmul+0x550>
 800209c:	230f      	movs	r3, #15
 800209e:	400b      	ands	r3, r1
 80020a0:	2b04      	cmp	r3, #4
 80020a2:	d005      	beq.n	80020b0 <__aeabi_dmul+0x550>
 80020a4:	1d0b      	adds	r3, r1, #4
 80020a6:	428b      	cmp	r3, r1
 80020a8:	4180      	sbcs	r0, r0
 80020aa:	4240      	negs	r0, r0
 80020ac:	1824      	adds	r4, r4, r0
 80020ae:	0018      	movs	r0, r3
 80020b0:	0223      	lsls	r3, r4, #8
 80020b2:	d400      	bmi.n	80020b6 <__aeabi_dmul+0x556>
 80020b4:	e6d6      	b.n	8001e64 <__aeabi_dmul+0x304>
 80020b6:	2301      	movs	r3, #1
 80020b8:	2400      	movs	r4, #0
 80020ba:	2200      	movs	r2, #0
 80020bc:	e5a6      	b.n	8001c0c <__aeabi_dmul+0xac>
 80020be:	290f      	cmp	r1, #15
 80020c0:	d1aa      	bne.n	8002018 <__aeabi_dmul+0x4b8>
 80020c2:	2380      	movs	r3, #128	@ 0x80
 80020c4:	4652      	mov	r2, sl
 80020c6:	031b      	lsls	r3, r3, #12
 80020c8:	421a      	tst	r2, r3
 80020ca:	d0a9      	beq.n	8002020 <__aeabi_dmul+0x4c0>
 80020cc:	421c      	tst	r4, r3
 80020ce:	d1a7      	bne.n	8002020 <__aeabi_dmul+0x4c0>
 80020d0:	431c      	orrs	r4, r3
 80020d2:	9b00      	ldr	r3, [sp, #0]
 80020d4:	0002      	movs	r2, r0
 80020d6:	469b      	mov	fp, r3
 80020d8:	4b03      	ldr	r3, [pc, #12]	@ (80020e8 <__aeabi_dmul+0x588>)
 80020da:	e597      	b.n	8001c0c <__aeabi_dmul+0xac>
 80020dc:	2400      	movs	r4, #0
 80020de:	e6c1      	b.n	8001e64 <__aeabi_dmul+0x304>
 80020e0:	2400      	movs	r4, #0
 80020e2:	4b01      	ldr	r3, [pc, #4]	@ (80020e8 <__aeabi_dmul+0x588>)
 80020e4:	0022      	movs	r2, r4
 80020e6:	e591      	b.n	8001c0c <__aeabi_dmul+0xac>
 80020e8:	000007ff 	.word	0x000007ff
 80020ec:	0000041e 	.word	0x0000041e

080020f0 <__aeabi_dsub>:
 80020f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020f2:	464e      	mov	r6, r9
 80020f4:	4645      	mov	r5, r8
 80020f6:	46de      	mov	lr, fp
 80020f8:	4657      	mov	r7, sl
 80020fa:	b5e0      	push	{r5, r6, r7, lr}
 80020fc:	b085      	sub	sp, #20
 80020fe:	9000      	str	r0, [sp, #0]
 8002100:	9101      	str	r1, [sp, #4]
 8002102:	030c      	lsls	r4, r1, #12
 8002104:	004f      	lsls	r7, r1, #1
 8002106:	0fce      	lsrs	r6, r1, #31
 8002108:	0a61      	lsrs	r1, r4, #9
 800210a:	9c00      	ldr	r4, [sp, #0]
 800210c:	46b0      	mov	r8, r6
 800210e:	0f64      	lsrs	r4, r4, #29
 8002110:	430c      	orrs	r4, r1
 8002112:	9900      	ldr	r1, [sp, #0]
 8002114:	0d7f      	lsrs	r7, r7, #21
 8002116:	00c8      	lsls	r0, r1, #3
 8002118:	0011      	movs	r1, r2
 800211a:	001a      	movs	r2, r3
 800211c:	031b      	lsls	r3, r3, #12
 800211e:	469c      	mov	ip, r3
 8002120:	9100      	str	r1, [sp, #0]
 8002122:	9201      	str	r2, [sp, #4]
 8002124:	0051      	lsls	r1, r2, #1
 8002126:	0d4b      	lsrs	r3, r1, #21
 8002128:	4699      	mov	r9, r3
 800212a:	9b01      	ldr	r3, [sp, #4]
 800212c:	9d00      	ldr	r5, [sp, #0]
 800212e:	0fd9      	lsrs	r1, r3, #31
 8002130:	4663      	mov	r3, ip
 8002132:	0f6a      	lsrs	r2, r5, #29
 8002134:	0a5b      	lsrs	r3, r3, #9
 8002136:	4313      	orrs	r3, r2
 8002138:	00ea      	lsls	r2, r5, #3
 800213a:	4694      	mov	ip, r2
 800213c:	4693      	mov	fp, r2
 800213e:	4ac1      	ldr	r2, [pc, #772]	@ (8002444 <__aeabi_dsub+0x354>)
 8002140:	9003      	str	r0, [sp, #12]
 8002142:	9302      	str	r3, [sp, #8]
 8002144:	4591      	cmp	r9, r2
 8002146:	d100      	bne.n	800214a <__aeabi_dsub+0x5a>
 8002148:	e0cd      	b.n	80022e6 <__aeabi_dsub+0x1f6>
 800214a:	2501      	movs	r5, #1
 800214c:	4069      	eors	r1, r5
 800214e:	464d      	mov	r5, r9
 8002150:	1b7d      	subs	r5, r7, r5
 8002152:	46aa      	mov	sl, r5
 8002154:	428e      	cmp	r6, r1
 8002156:	d100      	bne.n	800215a <__aeabi_dsub+0x6a>
 8002158:	e080      	b.n	800225c <__aeabi_dsub+0x16c>
 800215a:	2d00      	cmp	r5, #0
 800215c:	dc00      	bgt.n	8002160 <__aeabi_dsub+0x70>
 800215e:	e335      	b.n	80027cc <__aeabi_dsub+0x6dc>
 8002160:	4649      	mov	r1, r9
 8002162:	2900      	cmp	r1, #0
 8002164:	d100      	bne.n	8002168 <__aeabi_dsub+0x78>
 8002166:	e0df      	b.n	8002328 <__aeabi_dsub+0x238>
 8002168:	4297      	cmp	r7, r2
 800216a:	d100      	bne.n	800216e <__aeabi_dsub+0x7e>
 800216c:	e194      	b.n	8002498 <__aeabi_dsub+0x3a8>
 800216e:	4652      	mov	r2, sl
 8002170:	2501      	movs	r5, #1
 8002172:	2a38      	cmp	r2, #56	@ 0x38
 8002174:	dc19      	bgt.n	80021aa <__aeabi_dsub+0xba>
 8002176:	2280      	movs	r2, #128	@ 0x80
 8002178:	9b02      	ldr	r3, [sp, #8]
 800217a:	0412      	lsls	r2, r2, #16
 800217c:	4313      	orrs	r3, r2
 800217e:	9302      	str	r3, [sp, #8]
 8002180:	4652      	mov	r2, sl
 8002182:	2a1f      	cmp	r2, #31
 8002184:	dd00      	ble.n	8002188 <__aeabi_dsub+0x98>
 8002186:	e1e3      	b.n	8002550 <__aeabi_dsub+0x460>
 8002188:	4653      	mov	r3, sl
 800218a:	2220      	movs	r2, #32
 800218c:	4661      	mov	r1, ip
 800218e:	9d02      	ldr	r5, [sp, #8]
 8002190:	1ad2      	subs	r2, r2, r3
 8002192:	4095      	lsls	r5, r2
 8002194:	40d9      	lsrs	r1, r3
 8002196:	430d      	orrs	r5, r1
 8002198:	4661      	mov	r1, ip
 800219a:	4091      	lsls	r1, r2
 800219c:	000a      	movs	r2, r1
 800219e:	1e51      	subs	r1, r2, #1
 80021a0:	418a      	sbcs	r2, r1
 80021a2:	4315      	orrs	r5, r2
 80021a4:	9a02      	ldr	r2, [sp, #8]
 80021a6:	40da      	lsrs	r2, r3
 80021a8:	1aa4      	subs	r4, r4, r2
 80021aa:	1b45      	subs	r5, r0, r5
 80021ac:	42a8      	cmp	r0, r5
 80021ae:	4180      	sbcs	r0, r0
 80021b0:	4240      	negs	r0, r0
 80021b2:	1a24      	subs	r4, r4, r0
 80021b4:	0223      	lsls	r3, r4, #8
 80021b6:	d400      	bmi.n	80021ba <__aeabi_dsub+0xca>
 80021b8:	e13d      	b.n	8002436 <__aeabi_dsub+0x346>
 80021ba:	0264      	lsls	r4, r4, #9
 80021bc:	0a64      	lsrs	r4, r4, #9
 80021be:	2c00      	cmp	r4, #0
 80021c0:	d100      	bne.n	80021c4 <__aeabi_dsub+0xd4>
 80021c2:	e147      	b.n	8002454 <__aeabi_dsub+0x364>
 80021c4:	0020      	movs	r0, r4
 80021c6:	f000 fbfb 	bl	80029c0 <__clzsi2>
 80021ca:	0003      	movs	r3, r0
 80021cc:	3b08      	subs	r3, #8
 80021ce:	2120      	movs	r1, #32
 80021d0:	0028      	movs	r0, r5
 80021d2:	1aca      	subs	r2, r1, r3
 80021d4:	40d0      	lsrs	r0, r2
 80021d6:	409c      	lsls	r4, r3
 80021d8:	0002      	movs	r2, r0
 80021da:	409d      	lsls	r5, r3
 80021dc:	4322      	orrs	r2, r4
 80021de:	429f      	cmp	r7, r3
 80021e0:	dd00      	ble.n	80021e4 <__aeabi_dsub+0xf4>
 80021e2:	e177      	b.n	80024d4 <__aeabi_dsub+0x3e4>
 80021e4:	1bd8      	subs	r0, r3, r7
 80021e6:	3001      	adds	r0, #1
 80021e8:	1a09      	subs	r1, r1, r0
 80021ea:	002c      	movs	r4, r5
 80021ec:	408d      	lsls	r5, r1
 80021ee:	40c4      	lsrs	r4, r0
 80021f0:	1e6b      	subs	r3, r5, #1
 80021f2:	419d      	sbcs	r5, r3
 80021f4:	0013      	movs	r3, r2
 80021f6:	40c2      	lsrs	r2, r0
 80021f8:	408b      	lsls	r3, r1
 80021fa:	4325      	orrs	r5, r4
 80021fc:	2700      	movs	r7, #0
 80021fe:	0014      	movs	r4, r2
 8002200:	431d      	orrs	r5, r3
 8002202:	076b      	lsls	r3, r5, #29
 8002204:	d009      	beq.n	800221a <__aeabi_dsub+0x12a>
 8002206:	230f      	movs	r3, #15
 8002208:	402b      	ands	r3, r5
 800220a:	2b04      	cmp	r3, #4
 800220c:	d005      	beq.n	800221a <__aeabi_dsub+0x12a>
 800220e:	1d2b      	adds	r3, r5, #4
 8002210:	42ab      	cmp	r3, r5
 8002212:	41ad      	sbcs	r5, r5
 8002214:	426d      	negs	r5, r5
 8002216:	1964      	adds	r4, r4, r5
 8002218:	001d      	movs	r5, r3
 800221a:	0223      	lsls	r3, r4, #8
 800221c:	d400      	bmi.n	8002220 <__aeabi_dsub+0x130>
 800221e:	e140      	b.n	80024a2 <__aeabi_dsub+0x3b2>
 8002220:	4a88      	ldr	r2, [pc, #544]	@ (8002444 <__aeabi_dsub+0x354>)
 8002222:	3701      	adds	r7, #1
 8002224:	4297      	cmp	r7, r2
 8002226:	d100      	bne.n	800222a <__aeabi_dsub+0x13a>
 8002228:	e101      	b.n	800242e <__aeabi_dsub+0x33e>
 800222a:	2601      	movs	r6, #1
 800222c:	4643      	mov	r3, r8
 800222e:	4986      	ldr	r1, [pc, #536]	@ (8002448 <__aeabi_dsub+0x358>)
 8002230:	08ed      	lsrs	r5, r5, #3
 8002232:	4021      	ands	r1, r4
 8002234:	074a      	lsls	r2, r1, #29
 8002236:	432a      	orrs	r2, r5
 8002238:	057c      	lsls	r4, r7, #21
 800223a:	024d      	lsls	r5, r1, #9
 800223c:	0b2d      	lsrs	r5, r5, #12
 800223e:	0d64      	lsrs	r4, r4, #21
 8002240:	401e      	ands	r6, r3
 8002242:	0524      	lsls	r4, r4, #20
 8002244:	432c      	orrs	r4, r5
 8002246:	07f6      	lsls	r6, r6, #31
 8002248:	4334      	orrs	r4, r6
 800224a:	0010      	movs	r0, r2
 800224c:	0021      	movs	r1, r4
 800224e:	b005      	add	sp, #20
 8002250:	bcf0      	pop	{r4, r5, r6, r7}
 8002252:	46bb      	mov	fp, r7
 8002254:	46b2      	mov	sl, r6
 8002256:	46a9      	mov	r9, r5
 8002258:	46a0      	mov	r8, r4
 800225a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800225c:	2d00      	cmp	r5, #0
 800225e:	dc00      	bgt.n	8002262 <__aeabi_dsub+0x172>
 8002260:	e2d0      	b.n	8002804 <__aeabi_dsub+0x714>
 8002262:	4649      	mov	r1, r9
 8002264:	2900      	cmp	r1, #0
 8002266:	d000      	beq.n	800226a <__aeabi_dsub+0x17a>
 8002268:	e0d4      	b.n	8002414 <__aeabi_dsub+0x324>
 800226a:	4661      	mov	r1, ip
 800226c:	9b02      	ldr	r3, [sp, #8]
 800226e:	4319      	orrs	r1, r3
 8002270:	d100      	bne.n	8002274 <__aeabi_dsub+0x184>
 8002272:	e12b      	b.n	80024cc <__aeabi_dsub+0x3dc>
 8002274:	1e69      	subs	r1, r5, #1
 8002276:	2d01      	cmp	r5, #1
 8002278:	d100      	bne.n	800227c <__aeabi_dsub+0x18c>
 800227a:	e1d9      	b.n	8002630 <__aeabi_dsub+0x540>
 800227c:	4295      	cmp	r5, r2
 800227e:	d100      	bne.n	8002282 <__aeabi_dsub+0x192>
 8002280:	e10a      	b.n	8002498 <__aeabi_dsub+0x3a8>
 8002282:	2501      	movs	r5, #1
 8002284:	2938      	cmp	r1, #56	@ 0x38
 8002286:	dc17      	bgt.n	80022b8 <__aeabi_dsub+0x1c8>
 8002288:	468a      	mov	sl, r1
 800228a:	4653      	mov	r3, sl
 800228c:	2b1f      	cmp	r3, #31
 800228e:	dd00      	ble.n	8002292 <__aeabi_dsub+0x1a2>
 8002290:	e1e7      	b.n	8002662 <__aeabi_dsub+0x572>
 8002292:	2220      	movs	r2, #32
 8002294:	1ad2      	subs	r2, r2, r3
 8002296:	9b02      	ldr	r3, [sp, #8]
 8002298:	4661      	mov	r1, ip
 800229a:	4093      	lsls	r3, r2
 800229c:	001d      	movs	r5, r3
 800229e:	4653      	mov	r3, sl
 80022a0:	40d9      	lsrs	r1, r3
 80022a2:	4663      	mov	r3, ip
 80022a4:	4093      	lsls	r3, r2
 80022a6:	001a      	movs	r2, r3
 80022a8:	430d      	orrs	r5, r1
 80022aa:	1e51      	subs	r1, r2, #1
 80022ac:	418a      	sbcs	r2, r1
 80022ae:	4653      	mov	r3, sl
 80022b0:	4315      	orrs	r5, r2
 80022b2:	9a02      	ldr	r2, [sp, #8]
 80022b4:	40da      	lsrs	r2, r3
 80022b6:	18a4      	adds	r4, r4, r2
 80022b8:	182d      	adds	r5, r5, r0
 80022ba:	4285      	cmp	r5, r0
 80022bc:	4180      	sbcs	r0, r0
 80022be:	4240      	negs	r0, r0
 80022c0:	1824      	adds	r4, r4, r0
 80022c2:	0223      	lsls	r3, r4, #8
 80022c4:	d400      	bmi.n	80022c8 <__aeabi_dsub+0x1d8>
 80022c6:	e0b6      	b.n	8002436 <__aeabi_dsub+0x346>
 80022c8:	4b5e      	ldr	r3, [pc, #376]	@ (8002444 <__aeabi_dsub+0x354>)
 80022ca:	3701      	adds	r7, #1
 80022cc:	429f      	cmp	r7, r3
 80022ce:	d100      	bne.n	80022d2 <__aeabi_dsub+0x1e2>
 80022d0:	e0ad      	b.n	800242e <__aeabi_dsub+0x33e>
 80022d2:	2101      	movs	r1, #1
 80022d4:	4b5c      	ldr	r3, [pc, #368]	@ (8002448 <__aeabi_dsub+0x358>)
 80022d6:	086a      	lsrs	r2, r5, #1
 80022d8:	401c      	ands	r4, r3
 80022da:	4029      	ands	r1, r5
 80022dc:	430a      	orrs	r2, r1
 80022de:	07e5      	lsls	r5, r4, #31
 80022e0:	4315      	orrs	r5, r2
 80022e2:	0864      	lsrs	r4, r4, #1
 80022e4:	e78d      	b.n	8002202 <__aeabi_dsub+0x112>
 80022e6:	4a59      	ldr	r2, [pc, #356]	@ (800244c <__aeabi_dsub+0x35c>)
 80022e8:	9b02      	ldr	r3, [sp, #8]
 80022ea:	4692      	mov	sl, r2
 80022ec:	4662      	mov	r2, ip
 80022ee:	44ba      	add	sl, r7
 80022f0:	431a      	orrs	r2, r3
 80022f2:	d02c      	beq.n	800234e <__aeabi_dsub+0x25e>
 80022f4:	428e      	cmp	r6, r1
 80022f6:	d02e      	beq.n	8002356 <__aeabi_dsub+0x266>
 80022f8:	4652      	mov	r2, sl
 80022fa:	2a00      	cmp	r2, #0
 80022fc:	d060      	beq.n	80023c0 <__aeabi_dsub+0x2d0>
 80022fe:	2f00      	cmp	r7, #0
 8002300:	d100      	bne.n	8002304 <__aeabi_dsub+0x214>
 8002302:	e0db      	b.n	80024bc <__aeabi_dsub+0x3cc>
 8002304:	4663      	mov	r3, ip
 8002306:	000e      	movs	r6, r1
 8002308:	9c02      	ldr	r4, [sp, #8]
 800230a:	08d8      	lsrs	r0, r3, #3
 800230c:	0762      	lsls	r2, r4, #29
 800230e:	4302      	orrs	r2, r0
 8002310:	08e4      	lsrs	r4, r4, #3
 8002312:	0013      	movs	r3, r2
 8002314:	4323      	orrs	r3, r4
 8002316:	d100      	bne.n	800231a <__aeabi_dsub+0x22a>
 8002318:	e254      	b.n	80027c4 <__aeabi_dsub+0x6d4>
 800231a:	2580      	movs	r5, #128	@ 0x80
 800231c:	032d      	lsls	r5, r5, #12
 800231e:	4325      	orrs	r5, r4
 8002320:	032d      	lsls	r5, r5, #12
 8002322:	4c48      	ldr	r4, [pc, #288]	@ (8002444 <__aeabi_dsub+0x354>)
 8002324:	0b2d      	lsrs	r5, r5, #12
 8002326:	e78c      	b.n	8002242 <__aeabi_dsub+0x152>
 8002328:	4661      	mov	r1, ip
 800232a:	9b02      	ldr	r3, [sp, #8]
 800232c:	4319      	orrs	r1, r3
 800232e:	d100      	bne.n	8002332 <__aeabi_dsub+0x242>
 8002330:	e0cc      	b.n	80024cc <__aeabi_dsub+0x3dc>
 8002332:	0029      	movs	r1, r5
 8002334:	3901      	subs	r1, #1
 8002336:	2d01      	cmp	r5, #1
 8002338:	d100      	bne.n	800233c <__aeabi_dsub+0x24c>
 800233a:	e188      	b.n	800264e <__aeabi_dsub+0x55e>
 800233c:	4295      	cmp	r5, r2
 800233e:	d100      	bne.n	8002342 <__aeabi_dsub+0x252>
 8002340:	e0aa      	b.n	8002498 <__aeabi_dsub+0x3a8>
 8002342:	2501      	movs	r5, #1
 8002344:	2938      	cmp	r1, #56	@ 0x38
 8002346:	dd00      	ble.n	800234a <__aeabi_dsub+0x25a>
 8002348:	e72f      	b.n	80021aa <__aeabi_dsub+0xba>
 800234a:	468a      	mov	sl, r1
 800234c:	e718      	b.n	8002180 <__aeabi_dsub+0x90>
 800234e:	2201      	movs	r2, #1
 8002350:	4051      	eors	r1, r2
 8002352:	428e      	cmp	r6, r1
 8002354:	d1d0      	bne.n	80022f8 <__aeabi_dsub+0x208>
 8002356:	4653      	mov	r3, sl
 8002358:	2b00      	cmp	r3, #0
 800235a:	d100      	bne.n	800235e <__aeabi_dsub+0x26e>
 800235c:	e0be      	b.n	80024dc <__aeabi_dsub+0x3ec>
 800235e:	2f00      	cmp	r7, #0
 8002360:	d000      	beq.n	8002364 <__aeabi_dsub+0x274>
 8002362:	e138      	b.n	80025d6 <__aeabi_dsub+0x4e6>
 8002364:	46ca      	mov	sl, r9
 8002366:	0022      	movs	r2, r4
 8002368:	4302      	orrs	r2, r0
 800236a:	d100      	bne.n	800236e <__aeabi_dsub+0x27e>
 800236c:	e1e2      	b.n	8002734 <__aeabi_dsub+0x644>
 800236e:	4653      	mov	r3, sl
 8002370:	1e59      	subs	r1, r3, #1
 8002372:	2b01      	cmp	r3, #1
 8002374:	d100      	bne.n	8002378 <__aeabi_dsub+0x288>
 8002376:	e20d      	b.n	8002794 <__aeabi_dsub+0x6a4>
 8002378:	4a32      	ldr	r2, [pc, #200]	@ (8002444 <__aeabi_dsub+0x354>)
 800237a:	4592      	cmp	sl, r2
 800237c:	d100      	bne.n	8002380 <__aeabi_dsub+0x290>
 800237e:	e1d2      	b.n	8002726 <__aeabi_dsub+0x636>
 8002380:	2701      	movs	r7, #1
 8002382:	2938      	cmp	r1, #56	@ 0x38
 8002384:	dc13      	bgt.n	80023ae <__aeabi_dsub+0x2be>
 8002386:	291f      	cmp	r1, #31
 8002388:	dd00      	ble.n	800238c <__aeabi_dsub+0x29c>
 800238a:	e1ee      	b.n	800276a <__aeabi_dsub+0x67a>
 800238c:	2220      	movs	r2, #32
 800238e:	9b02      	ldr	r3, [sp, #8]
 8002390:	1a52      	subs	r2, r2, r1
 8002392:	0025      	movs	r5, r4
 8002394:	0007      	movs	r7, r0
 8002396:	469a      	mov	sl, r3
 8002398:	40cc      	lsrs	r4, r1
 800239a:	4090      	lsls	r0, r2
 800239c:	4095      	lsls	r5, r2
 800239e:	40cf      	lsrs	r7, r1
 80023a0:	44a2      	add	sl, r4
 80023a2:	1e42      	subs	r2, r0, #1
 80023a4:	4190      	sbcs	r0, r2
 80023a6:	4653      	mov	r3, sl
 80023a8:	432f      	orrs	r7, r5
 80023aa:	4307      	orrs	r7, r0
 80023ac:	9302      	str	r3, [sp, #8]
 80023ae:	003d      	movs	r5, r7
 80023b0:	4465      	add	r5, ip
 80023b2:	4565      	cmp	r5, ip
 80023b4:	4192      	sbcs	r2, r2
 80023b6:	9b02      	ldr	r3, [sp, #8]
 80023b8:	4252      	negs	r2, r2
 80023ba:	464f      	mov	r7, r9
 80023bc:	18d4      	adds	r4, r2, r3
 80023be:	e780      	b.n	80022c2 <__aeabi_dsub+0x1d2>
 80023c0:	4a23      	ldr	r2, [pc, #140]	@ (8002450 <__aeabi_dsub+0x360>)
 80023c2:	1c7d      	adds	r5, r7, #1
 80023c4:	4215      	tst	r5, r2
 80023c6:	d000      	beq.n	80023ca <__aeabi_dsub+0x2da>
 80023c8:	e0aa      	b.n	8002520 <__aeabi_dsub+0x430>
 80023ca:	4662      	mov	r2, ip
 80023cc:	0025      	movs	r5, r4
 80023ce:	9b02      	ldr	r3, [sp, #8]
 80023d0:	4305      	orrs	r5, r0
 80023d2:	431a      	orrs	r2, r3
 80023d4:	2f00      	cmp	r7, #0
 80023d6:	d000      	beq.n	80023da <__aeabi_dsub+0x2ea>
 80023d8:	e0f5      	b.n	80025c6 <__aeabi_dsub+0x4d6>
 80023da:	2d00      	cmp	r5, #0
 80023dc:	d100      	bne.n	80023e0 <__aeabi_dsub+0x2f0>
 80023de:	e16b      	b.n	80026b8 <__aeabi_dsub+0x5c8>
 80023e0:	2a00      	cmp	r2, #0
 80023e2:	d100      	bne.n	80023e6 <__aeabi_dsub+0x2f6>
 80023e4:	e152      	b.n	800268c <__aeabi_dsub+0x59c>
 80023e6:	4663      	mov	r3, ip
 80023e8:	1ac5      	subs	r5, r0, r3
 80023ea:	9b02      	ldr	r3, [sp, #8]
 80023ec:	1ae2      	subs	r2, r4, r3
 80023ee:	42a8      	cmp	r0, r5
 80023f0:	419b      	sbcs	r3, r3
 80023f2:	425b      	negs	r3, r3
 80023f4:	1ad3      	subs	r3, r2, r3
 80023f6:	021a      	lsls	r2, r3, #8
 80023f8:	d400      	bmi.n	80023fc <__aeabi_dsub+0x30c>
 80023fa:	e1d5      	b.n	80027a8 <__aeabi_dsub+0x6b8>
 80023fc:	4663      	mov	r3, ip
 80023fe:	1a1d      	subs	r5, r3, r0
 8002400:	45ac      	cmp	ip, r5
 8002402:	4192      	sbcs	r2, r2
 8002404:	2601      	movs	r6, #1
 8002406:	9b02      	ldr	r3, [sp, #8]
 8002408:	4252      	negs	r2, r2
 800240a:	1b1c      	subs	r4, r3, r4
 800240c:	4688      	mov	r8, r1
 800240e:	1aa4      	subs	r4, r4, r2
 8002410:	400e      	ands	r6, r1
 8002412:	e6f6      	b.n	8002202 <__aeabi_dsub+0x112>
 8002414:	4297      	cmp	r7, r2
 8002416:	d03f      	beq.n	8002498 <__aeabi_dsub+0x3a8>
 8002418:	4652      	mov	r2, sl
 800241a:	2501      	movs	r5, #1
 800241c:	2a38      	cmp	r2, #56	@ 0x38
 800241e:	dd00      	ble.n	8002422 <__aeabi_dsub+0x332>
 8002420:	e74a      	b.n	80022b8 <__aeabi_dsub+0x1c8>
 8002422:	2280      	movs	r2, #128	@ 0x80
 8002424:	9b02      	ldr	r3, [sp, #8]
 8002426:	0412      	lsls	r2, r2, #16
 8002428:	4313      	orrs	r3, r2
 800242a:	9302      	str	r3, [sp, #8]
 800242c:	e72d      	b.n	800228a <__aeabi_dsub+0x19a>
 800242e:	003c      	movs	r4, r7
 8002430:	2500      	movs	r5, #0
 8002432:	2200      	movs	r2, #0
 8002434:	e705      	b.n	8002242 <__aeabi_dsub+0x152>
 8002436:	2307      	movs	r3, #7
 8002438:	402b      	ands	r3, r5
 800243a:	2b00      	cmp	r3, #0
 800243c:	d000      	beq.n	8002440 <__aeabi_dsub+0x350>
 800243e:	e6e2      	b.n	8002206 <__aeabi_dsub+0x116>
 8002440:	e06b      	b.n	800251a <__aeabi_dsub+0x42a>
 8002442:	46c0      	nop			@ (mov r8, r8)
 8002444:	000007ff 	.word	0x000007ff
 8002448:	ff7fffff 	.word	0xff7fffff
 800244c:	fffff801 	.word	0xfffff801
 8002450:	000007fe 	.word	0x000007fe
 8002454:	0028      	movs	r0, r5
 8002456:	f000 fab3 	bl	80029c0 <__clzsi2>
 800245a:	0003      	movs	r3, r0
 800245c:	3318      	adds	r3, #24
 800245e:	2b1f      	cmp	r3, #31
 8002460:	dc00      	bgt.n	8002464 <__aeabi_dsub+0x374>
 8002462:	e6b4      	b.n	80021ce <__aeabi_dsub+0xde>
 8002464:	002a      	movs	r2, r5
 8002466:	3808      	subs	r0, #8
 8002468:	4082      	lsls	r2, r0
 800246a:	429f      	cmp	r7, r3
 800246c:	dd00      	ble.n	8002470 <__aeabi_dsub+0x380>
 800246e:	e0b9      	b.n	80025e4 <__aeabi_dsub+0x4f4>
 8002470:	1bdb      	subs	r3, r3, r7
 8002472:	1c58      	adds	r0, r3, #1
 8002474:	281f      	cmp	r0, #31
 8002476:	dc00      	bgt.n	800247a <__aeabi_dsub+0x38a>
 8002478:	e1a0      	b.n	80027bc <__aeabi_dsub+0x6cc>
 800247a:	0015      	movs	r5, r2
 800247c:	3b1f      	subs	r3, #31
 800247e:	40dd      	lsrs	r5, r3
 8002480:	2820      	cmp	r0, #32
 8002482:	d005      	beq.n	8002490 <__aeabi_dsub+0x3a0>
 8002484:	2340      	movs	r3, #64	@ 0x40
 8002486:	1a1b      	subs	r3, r3, r0
 8002488:	409a      	lsls	r2, r3
 800248a:	1e53      	subs	r3, r2, #1
 800248c:	419a      	sbcs	r2, r3
 800248e:	4315      	orrs	r5, r2
 8002490:	2307      	movs	r3, #7
 8002492:	2700      	movs	r7, #0
 8002494:	402b      	ands	r3, r5
 8002496:	e7d0      	b.n	800243a <__aeabi_dsub+0x34a>
 8002498:	08c0      	lsrs	r0, r0, #3
 800249a:	0762      	lsls	r2, r4, #29
 800249c:	4302      	orrs	r2, r0
 800249e:	08e4      	lsrs	r4, r4, #3
 80024a0:	e737      	b.n	8002312 <__aeabi_dsub+0x222>
 80024a2:	08ea      	lsrs	r2, r5, #3
 80024a4:	0763      	lsls	r3, r4, #29
 80024a6:	431a      	orrs	r2, r3
 80024a8:	4bd3      	ldr	r3, [pc, #844]	@ (80027f8 <__aeabi_dsub+0x708>)
 80024aa:	08e4      	lsrs	r4, r4, #3
 80024ac:	429f      	cmp	r7, r3
 80024ae:	d100      	bne.n	80024b2 <__aeabi_dsub+0x3c2>
 80024b0:	e72f      	b.n	8002312 <__aeabi_dsub+0x222>
 80024b2:	0324      	lsls	r4, r4, #12
 80024b4:	0b25      	lsrs	r5, r4, #12
 80024b6:	057c      	lsls	r4, r7, #21
 80024b8:	0d64      	lsrs	r4, r4, #21
 80024ba:	e6c2      	b.n	8002242 <__aeabi_dsub+0x152>
 80024bc:	46ca      	mov	sl, r9
 80024be:	0022      	movs	r2, r4
 80024c0:	4302      	orrs	r2, r0
 80024c2:	d158      	bne.n	8002576 <__aeabi_dsub+0x486>
 80024c4:	4663      	mov	r3, ip
 80024c6:	000e      	movs	r6, r1
 80024c8:	9c02      	ldr	r4, [sp, #8]
 80024ca:	9303      	str	r3, [sp, #12]
 80024cc:	9b03      	ldr	r3, [sp, #12]
 80024ce:	4657      	mov	r7, sl
 80024d0:	08da      	lsrs	r2, r3, #3
 80024d2:	e7e7      	b.n	80024a4 <__aeabi_dsub+0x3b4>
 80024d4:	4cc9      	ldr	r4, [pc, #804]	@ (80027fc <__aeabi_dsub+0x70c>)
 80024d6:	1aff      	subs	r7, r7, r3
 80024d8:	4014      	ands	r4, r2
 80024da:	e692      	b.n	8002202 <__aeabi_dsub+0x112>
 80024dc:	4dc8      	ldr	r5, [pc, #800]	@ (8002800 <__aeabi_dsub+0x710>)
 80024de:	1c7a      	adds	r2, r7, #1
 80024e0:	422a      	tst	r2, r5
 80024e2:	d000      	beq.n	80024e6 <__aeabi_dsub+0x3f6>
 80024e4:	e084      	b.n	80025f0 <__aeabi_dsub+0x500>
 80024e6:	0022      	movs	r2, r4
 80024e8:	4302      	orrs	r2, r0
 80024ea:	2f00      	cmp	r7, #0
 80024ec:	d000      	beq.n	80024f0 <__aeabi_dsub+0x400>
 80024ee:	e0ef      	b.n	80026d0 <__aeabi_dsub+0x5e0>
 80024f0:	2a00      	cmp	r2, #0
 80024f2:	d100      	bne.n	80024f6 <__aeabi_dsub+0x406>
 80024f4:	e0e5      	b.n	80026c2 <__aeabi_dsub+0x5d2>
 80024f6:	4662      	mov	r2, ip
 80024f8:	9902      	ldr	r1, [sp, #8]
 80024fa:	430a      	orrs	r2, r1
 80024fc:	d100      	bne.n	8002500 <__aeabi_dsub+0x410>
 80024fe:	e0c5      	b.n	800268c <__aeabi_dsub+0x59c>
 8002500:	4663      	mov	r3, ip
 8002502:	18c5      	adds	r5, r0, r3
 8002504:	468c      	mov	ip, r1
 8002506:	4285      	cmp	r5, r0
 8002508:	4180      	sbcs	r0, r0
 800250a:	4464      	add	r4, ip
 800250c:	4240      	negs	r0, r0
 800250e:	1824      	adds	r4, r4, r0
 8002510:	0223      	lsls	r3, r4, #8
 8002512:	d502      	bpl.n	800251a <__aeabi_dsub+0x42a>
 8002514:	4bb9      	ldr	r3, [pc, #740]	@ (80027fc <__aeabi_dsub+0x70c>)
 8002516:	3701      	adds	r7, #1
 8002518:	401c      	ands	r4, r3
 800251a:	46ba      	mov	sl, r7
 800251c:	9503      	str	r5, [sp, #12]
 800251e:	e7d5      	b.n	80024cc <__aeabi_dsub+0x3dc>
 8002520:	4662      	mov	r2, ip
 8002522:	1a85      	subs	r5, r0, r2
 8002524:	42a8      	cmp	r0, r5
 8002526:	4192      	sbcs	r2, r2
 8002528:	4252      	negs	r2, r2
 800252a:	4691      	mov	r9, r2
 800252c:	9b02      	ldr	r3, [sp, #8]
 800252e:	1ae3      	subs	r3, r4, r3
 8002530:	001a      	movs	r2, r3
 8002532:	464b      	mov	r3, r9
 8002534:	1ad2      	subs	r2, r2, r3
 8002536:	0013      	movs	r3, r2
 8002538:	4691      	mov	r9, r2
 800253a:	021a      	lsls	r2, r3, #8
 800253c:	d46c      	bmi.n	8002618 <__aeabi_dsub+0x528>
 800253e:	464a      	mov	r2, r9
 8002540:	464c      	mov	r4, r9
 8002542:	432a      	orrs	r2, r5
 8002544:	d000      	beq.n	8002548 <__aeabi_dsub+0x458>
 8002546:	e63a      	b.n	80021be <__aeabi_dsub+0xce>
 8002548:	2600      	movs	r6, #0
 800254a:	2400      	movs	r4, #0
 800254c:	2500      	movs	r5, #0
 800254e:	e678      	b.n	8002242 <__aeabi_dsub+0x152>
 8002550:	9902      	ldr	r1, [sp, #8]
 8002552:	4653      	mov	r3, sl
 8002554:	000d      	movs	r5, r1
 8002556:	3a20      	subs	r2, #32
 8002558:	40d5      	lsrs	r5, r2
 800255a:	2b20      	cmp	r3, #32
 800255c:	d006      	beq.n	800256c <__aeabi_dsub+0x47c>
 800255e:	2240      	movs	r2, #64	@ 0x40
 8002560:	1ad2      	subs	r2, r2, r3
 8002562:	000b      	movs	r3, r1
 8002564:	4093      	lsls	r3, r2
 8002566:	4662      	mov	r2, ip
 8002568:	431a      	orrs	r2, r3
 800256a:	4693      	mov	fp, r2
 800256c:	465b      	mov	r3, fp
 800256e:	1e5a      	subs	r2, r3, #1
 8002570:	4193      	sbcs	r3, r2
 8002572:	431d      	orrs	r5, r3
 8002574:	e619      	b.n	80021aa <__aeabi_dsub+0xba>
 8002576:	4653      	mov	r3, sl
 8002578:	1e5a      	subs	r2, r3, #1
 800257a:	2b01      	cmp	r3, #1
 800257c:	d100      	bne.n	8002580 <__aeabi_dsub+0x490>
 800257e:	e0c6      	b.n	800270e <__aeabi_dsub+0x61e>
 8002580:	4e9d      	ldr	r6, [pc, #628]	@ (80027f8 <__aeabi_dsub+0x708>)
 8002582:	45b2      	cmp	sl, r6
 8002584:	d100      	bne.n	8002588 <__aeabi_dsub+0x498>
 8002586:	e6bd      	b.n	8002304 <__aeabi_dsub+0x214>
 8002588:	4688      	mov	r8, r1
 800258a:	000e      	movs	r6, r1
 800258c:	2501      	movs	r5, #1
 800258e:	2a38      	cmp	r2, #56	@ 0x38
 8002590:	dc10      	bgt.n	80025b4 <__aeabi_dsub+0x4c4>
 8002592:	2a1f      	cmp	r2, #31
 8002594:	dc7f      	bgt.n	8002696 <__aeabi_dsub+0x5a6>
 8002596:	2120      	movs	r1, #32
 8002598:	0025      	movs	r5, r4
 800259a:	1a89      	subs	r1, r1, r2
 800259c:	0007      	movs	r7, r0
 800259e:	4088      	lsls	r0, r1
 80025a0:	408d      	lsls	r5, r1
 80025a2:	40d7      	lsrs	r7, r2
 80025a4:	40d4      	lsrs	r4, r2
 80025a6:	1e41      	subs	r1, r0, #1
 80025a8:	4188      	sbcs	r0, r1
 80025aa:	9b02      	ldr	r3, [sp, #8]
 80025ac:	433d      	orrs	r5, r7
 80025ae:	1b1b      	subs	r3, r3, r4
 80025b0:	4305      	orrs	r5, r0
 80025b2:	9302      	str	r3, [sp, #8]
 80025b4:	4662      	mov	r2, ip
 80025b6:	1b55      	subs	r5, r2, r5
 80025b8:	45ac      	cmp	ip, r5
 80025ba:	4192      	sbcs	r2, r2
 80025bc:	9b02      	ldr	r3, [sp, #8]
 80025be:	4252      	negs	r2, r2
 80025c0:	464f      	mov	r7, r9
 80025c2:	1a9c      	subs	r4, r3, r2
 80025c4:	e5f6      	b.n	80021b4 <__aeabi_dsub+0xc4>
 80025c6:	2d00      	cmp	r5, #0
 80025c8:	d000      	beq.n	80025cc <__aeabi_dsub+0x4dc>
 80025ca:	e0b7      	b.n	800273c <__aeabi_dsub+0x64c>
 80025cc:	2a00      	cmp	r2, #0
 80025ce:	d100      	bne.n	80025d2 <__aeabi_dsub+0x4e2>
 80025d0:	e0f0      	b.n	80027b4 <__aeabi_dsub+0x6c4>
 80025d2:	2601      	movs	r6, #1
 80025d4:	400e      	ands	r6, r1
 80025d6:	4663      	mov	r3, ip
 80025d8:	9802      	ldr	r0, [sp, #8]
 80025da:	08d9      	lsrs	r1, r3, #3
 80025dc:	0742      	lsls	r2, r0, #29
 80025de:	430a      	orrs	r2, r1
 80025e0:	08c4      	lsrs	r4, r0, #3
 80025e2:	e696      	b.n	8002312 <__aeabi_dsub+0x222>
 80025e4:	4c85      	ldr	r4, [pc, #532]	@ (80027fc <__aeabi_dsub+0x70c>)
 80025e6:	1aff      	subs	r7, r7, r3
 80025e8:	4014      	ands	r4, r2
 80025ea:	0762      	lsls	r2, r4, #29
 80025ec:	08e4      	lsrs	r4, r4, #3
 80025ee:	e760      	b.n	80024b2 <__aeabi_dsub+0x3c2>
 80025f0:	4981      	ldr	r1, [pc, #516]	@ (80027f8 <__aeabi_dsub+0x708>)
 80025f2:	428a      	cmp	r2, r1
 80025f4:	d100      	bne.n	80025f8 <__aeabi_dsub+0x508>
 80025f6:	e0c9      	b.n	800278c <__aeabi_dsub+0x69c>
 80025f8:	4663      	mov	r3, ip
 80025fa:	18c1      	adds	r1, r0, r3
 80025fc:	4281      	cmp	r1, r0
 80025fe:	4180      	sbcs	r0, r0
 8002600:	9b02      	ldr	r3, [sp, #8]
 8002602:	4240      	negs	r0, r0
 8002604:	18e3      	adds	r3, r4, r3
 8002606:	181b      	adds	r3, r3, r0
 8002608:	07dd      	lsls	r5, r3, #31
 800260a:	085c      	lsrs	r4, r3, #1
 800260c:	2307      	movs	r3, #7
 800260e:	0849      	lsrs	r1, r1, #1
 8002610:	430d      	orrs	r5, r1
 8002612:	0017      	movs	r7, r2
 8002614:	402b      	ands	r3, r5
 8002616:	e710      	b.n	800243a <__aeabi_dsub+0x34a>
 8002618:	4663      	mov	r3, ip
 800261a:	1a1d      	subs	r5, r3, r0
 800261c:	45ac      	cmp	ip, r5
 800261e:	4192      	sbcs	r2, r2
 8002620:	2601      	movs	r6, #1
 8002622:	9b02      	ldr	r3, [sp, #8]
 8002624:	4252      	negs	r2, r2
 8002626:	1b1c      	subs	r4, r3, r4
 8002628:	4688      	mov	r8, r1
 800262a:	1aa4      	subs	r4, r4, r2
 800262c:	400e      	ands	r6, r1
 800262e:	e5c6      	b.n	80021be <__aeabi_dsub+0xce>
 8002630:	4663      	mov	r3, ip
 8002632:	18c5      	adds	r5, r0, r3
 8002634:	9b02      	ldr	r3, [sp, #8]
 8002636:	4285      	cmp	r5, r0
 8002638:	4180      	sbcs	r0, r0
 800263a:	469c      	mov	ip, r3
 800263c:	4240      	negs	r0, r0
 800263e:	4464      	add	r4, ip
 8002640:	1824      	adds	r4, r4, r0
 8002642:	2701      	movs	r7, #1
 8002644:	0223      	lsls	r3, r4, #8
 8002646:	d400      	bmi.n	800264a <__aeabi_dsub+0x55a>
 8002648:	e6f5      	b.n	8002436 <__aeabi_dsub+0x346>
 800264a:	2702      	movs	r7, #2
 800264c:	e641      	b.n	80022d2 <__aeabi_dsub+0x1e2>
 800264e:	4663      	mov	r3, ip
 8002650:	1ac5      	subs	r5, r0, r3
 8002652:	42a8      	cmp	r0, r5
 8002654:	4180      	sbcs	r0, r0
 8002656:	9b02      	ldr	r3, [sp, #8]
 8002658:	4240      	negs	r0, r0
 800265a:	1ae4      	subs	r4, r4, r3
 800265c:	2701      	movs	r7, #1
 800265e:	1a24      	subs	r4, r4, r0
 8002660:	e5a8      	b.n	80021b4 <__aeabi_dsub+0xc4>
 8002662:	9d02      	ldr	r5, [sp, #8]
 8002664:	4652      	mov	r2, sl
 8002666:	002b      	movs	r3, r5
 8002668:	3a20      	subs	r2, #32
 800266a:	40d3      	lsrs	r3, r2
 800266c:	0019      	movs	r1, r3
 800266e:	4653      	mov	r3, sl
 8002670:	2b20      	cmp	r3, #32
 8002672:	d006      	beq.n	8002682 <__aeabi_dsub+0x592>
 8002674:	2240      	movs	r2, #64	@ 0x40
 8002676:	1ad2      	subs	r2, r2, r3
 8002678:	002b      	movs	r3, r5
 800267a:	4093      	lsls	r3, r2
 800267c:	4662      	mov	r2, ip
 800267e:	431a      	orrs	r2, r3
 8002680:	4693      	mov	fp, r2
 8002682:	465d      	mov	r5, fp
 8002684:	1e6b      	subs	r3, r5, #1
 8002686:	419d      	sbcs	r5, r3
 8002688:	430d      	orrs	r5, r1
 800268a:	e615      	b.n	80022b8 <__aeabi_dsub+0x1c8>
 800268c:	0762      	lsls	r2, r4, #29
 800268e:	08c0      	lsrs	r0, r0, #3
 8002690:	4302      	orrs	r2, r0
 8002692:	08e4      	lsrs	r4, r4, #3
 8002694:	e70d      	b.n	80024b2 <__aeabi_dsub+0x3c2>
 8002696:	0011      	movs	r1, r2
 8002698:	0027      	movs	r7, r4
 800269a:	3920      	subs	r1, #32
 800269c:	40cf      	lsrs	r7, r1
 800269e:	2a20      	cmp	r2, #32
 80026a0:	d005      	beq.n	80026ae <__aeabi_dsub+0x5be>
 80026a2:	2140      	movs	r1, #64	@ 0x40
 80026a4:	1a8a      	subs	r2, r1, r2
 80026a6:	4094      	lsls	r4, r2
 80026a8:	0025      	movs	r5, r4
 80026aa:	4305      	orrs	r5, r0
 80026ac:	9503      	str	r5, [sp, #12]
 80026ae:	9d03      	ldr	r5, [sp, #12]
 80026b0:	1e6a      	subs	r2, r5, #1
 80026b2:	4195      	sbcs	r5, r2
 80026b4:	433d      	orrs	r5, r7
 80026b6:	e77d      	b.n	80025b4 <__aeabi_dsub+0x4c4>
 80026b8:	2a00      	cmp	r2, #0
 80026ba:	d100      	bne.n	80026be <__aeabi_dsub+0x5ce>
 80026bc:	e744      	b.n	8002548 <__aeabi_dsub+0x458>
 80026be:	2601      	movs	r6, #1
 80026c0:	400e      	ands	r6, r1
 80026c2:	4663      	mov	r3, ip
 80026c4:	08d9      	lsrs	r1, r3, #3
 80026c6:	9b02      	ldr	r3, [sp, #8]
 80026c8:	075a      	lsls	r2, r3, #29
 80026ca:	430a      	orrs	r2, r1
 80026cc:	08dc      	lsrs	r4, r3, #3
 80026ce:	e6f0      	b.n	80024b2 <__aeabi_dsub+0x3c2>
 80026d0:	2a00      	cmp	r2, #0
 80026d2:	d028      	beq.n	8002726 <__aeabi_dsub+0x636>
 80026d4:	4662      	mov	r2, ip
 80026d6:	9f02      	ldr	r7, [sp, #8]
 80026d8:	08c0      	lsrs	r0, r0, #3
 80026da:	433a      	orrs	r2, r7
 80026dc:	d100      	bne.n	80026e0 <__aeabi_dsub+0x5f0>
 80026de:	e6dc      	b.n	800249a <__aeabi_dsub+0x3aa>
 80026e0:	0762      	lsls	r2, r4, #29
 80026e2:	4310      	orrs	r0, r2
 80026e4:	2280      	movs	r2, #128	@ 0x80
 80026e6:	08e4      	lsrs	r4, r4, #3
 80026e8:	0312      	lsls	r2, r2, #12
 80026ea:	4214      	tst	r4, r2
 80026ec:	d009      	beq.n	8002702 <__aeabi_dsub+0x612>
 80026ee:	08fd      	lsrs	r5, r7, #3
 80026f0:	4215      	tst	r5, r2
 80026f2:	d106      	bne.n	8002702 <__aeabi_dsub+0x612>
 80026f4:	4663      	mov	r3, ip
 80026f6:	2601      	movs	r6, #1
 80026f8:	002c      	movs	r4, r5
 80026fa:	08d8      	lsrs	r0, r3, #3
 80026fc:	077b      	lsls	r3, r7, #29
 80026fe:	4318      	orrs	r0, r3
 8002700:	400e      	ands	r6, r1
 8002702:	0f42      	lsrs	r2, r0, #29
 8002704:	00c0      	lsls	r0, r0, #3
 8002706:	08c0      	lsrs	r0, r0, #3
 8002708:	0752      	lsls	r2, r2, #29
 800270a:	4302      	orrs	r2, r0
 800270c:	e601      	b.n	8002312 <__aeabi_dsub+0x222>
 800270e:	4663      	mov	r3, ip
 8002710:	1a1d      	subs	r5, r3, r0
 8002712:	45ac      	cmp	ip, r5
 8002714:	4192      	sbcs	r2, r2
 8002716:	9b02      	ldr	r3, [sp, #8]
 8002718:	4252      	negs	r2, r2
 800271a:	1b1c      	subs	r4, r3, r4
 800271c:	000e      	movs	r6, r1
 800271e:	4688      	mov	r8, r1
 8002720:	2701      	movs	r7, #1
 8002722:	1aa4      	subs	r4, r4, r2
 8002724:	e546      	b.n	80021b4 <__aeabi_dsub+0xc4>
 8002726:	4663      	mov	r3, ip
 8002728:	08d9      	lsrs	r1, r3, #3
 800272a:	9b02      	ldr	r3, [sp, #8]
 800272c:	075a      	lsls	r2, r3, #29
 800272e:	430a      	orrs	r2, r1
 8002730:	08dc      	lsrs	r4, r3, #3
 8002732:	e5ee      	b.n	8002312 <__aeabi_dsub+0x222>
 8002734:	4663      	mov	r3, ip
 8002736:	9c02      	ldr	r4, [sp, #8]
 8002738:	9303      	str	r3, [sp, #12]
 800273a:	e6c7      	b.n	80024cc <__aeabi_dsub+0x3dc>
 800273c:	08c0      	lsrs	r0, r0, #3
 800273e:	2a00      	cmp	r2, #0
 8002740:	d100      	bne.n	8002744 <__aeabi_dsub+0x654>
 8002742:	e6aa      	b.n	800249a <__aeabi_dsub+0x3aa>
 8002744:	0762      	lsls	r2, r4, #29
 8002746:	4310      	orrs	r0, r2
 8002748:	2280      	movs	r2, #128	@ 0x80
 800274a:	08e4      	lsrs	r4, r4, #3
 800274c:	0312      	lsls	r2, r2, #12
 800274e:	4214      	tst	r4, r2
 8002750:	d0d7      	beq.n	8002702 <__aeabi_dsub+0x612>
 8002752:	9f02      	ldr	r7, [sp, #8]
 8002754:	08fd      	lsrs	r5, r7, #3
 8002756:	4215      	tst	r5, r2
 8002758:	d1d3      	bne.n	8002702 <__aeabi_dsub+0x612>
 800275a:	4663      	mov	r3, ip
 800275c:	2601      	movs	r6, #1
 800275e:	08d8      	lsrs	r0, r3, #3
 8002760:	077b      	lsls	r3, r7, #29
 8002762:	002c      	movs	r4, r5
 8002764:	4318      	orrs	r0, r3
 8002766:	400e      	ands	r6, r1
 8002768:	e7cb      	b.n	8002702 <__aeabi_dsub+0x612>
 800276a:	000a      	movs	r2, r1
 800276c:	0027      	movs	r7, r4
 800276e:	3a20      	subs	r2, #32
 8002770:	40d7      	lsrs	r7, r2
 8002772:	2920      	cmp	r1, #32
 8002774:	d005      	beq.n	8002782 <__aeabi_dsub+0x692>
 8002776:	2240      	movs	r2, #64	@ 0x40
 8002778:	1a52      	subs	r2, r2, r1
 800277a:	4094      	lsls	r4, r2
 800277c:	0025      	movs	r5, r4
 800277e:	4305      	orrs	r5, r0
 8002780:	9503      	str	r5, [sp, #12]
 8002782:	9d03      	ldr	r5, [sp, #12]
 8002784:	1e6a      	subs	r2, r5, #1
 8002786:	4195      	sbcs	r5, r2
 8002788:	432f      	orrs	r7, r5
 800278a:	e610      	b.n	80023ae <__aeabi_dsub+0x2be>
 800278c:	0014      	movs	r4, r2
 800278e:	2500      	movs	r5, #0
 8002790:	2200      	movs	r2, #0
 8002792:	e556      	b.n	8002242 <__aeabi_dsub+0x152>
 8002794:	9b02      	ldr	r3, [sp, #8]
 8002796:	4460      	add	r0, ip
 8002798:	4699      	mov	r9, r3
 800279a:	4560      	cmp	r0, ip
 800279c:	4192      	sbcs	r2, r2
 800279e:	444c      	add	r4, r9
 80027a0:	4252      	negs	r2, r2
 80027a2:	0005      	movs	r5, r0
 80027a4:	18a4      	adds	r4, r4, r2
 80027a6:	e74c      	b.n	8002642 <__aeabi_dsub+0x552>
 80027a8:	001a      	movs	r2, r3
 80027aa:	001c      	movs	r4, r3
 80027ac:	432a      	orrs	r2, r5
 80027ae:	d000      	beq.n	80027b2 <__aeabi_dsub+0x6c2>
 80027b0:	e6b3      	b.n	800251a <__aeabi_dsub+0x42a>
 80027b2:	e6c9      	b.n	8002548 <__aeabi_dsub+0x458>
 80027b4:	2480      	movs	r4, #128	@ 0x80
 80027b6:	2600      	movs	r6, #0
 80027b8:	0324      	lsls	r4, r4, #12
 80027ba:	e5ae      	b.n	800231a <__aeabi_dsub+0x22a>
 80027bc:	2120      	movs	r1, #32
 80027be:	2500      	movs	r5, #0
 80027c0:	1a09      	subs	r1, r1, r0
 80027c2:	e517      	b.n	80021f4 <__aeabi_dsub+0x104>
 80027c4:	2200      	movs	r2, #0
 80027c6:	2500      	movs	r5, #0
 80027c8:	4c0b      	ldr	r4, [pc, #44]	@ (80027f8 <__aeabi_dsub+0x708>)
 80027ca:	e53a      	b.n	8002242 <__aeabi_dsub+0x152>
 80027cc:	2d00      	cmp	r5, #0
 80027ce:	d100      	bne.n	80027d2 <__aeabi_dsub+0x6e2>
 80027d0:	e5f6      	b.n	80023c0 <__aeabi_dsub+0x2d0>
 80027d2:	464b      	mov	r3, r9
 80027d4:	1bda      	subs	r2, r3, r7
 80027d6:	4692      	mov	sl, r2
 80027d8:	2f00      	cmp	r7, #0
 80027da:	d100      	bne.n	80027de <__aeabi_dsub+0x6ee>
 80027dc:	e66f      	b.n	80024be <__aeabi_dsub+0x3ce>
 80027de:	2a38      	cmp	r2, #56	@ 0x38
 80027e0:	dc05      	bgt.n	80027ee <__aeabi_dsub+0x6fe>
 80027e2:	2680      	movs	r6, #128	@ 0x80
 80027e4:	0436      	lsls	r6, r6, #16
 80027e6:	4334      	orrs	r4, r6
 80027e8:	4688      	mov	r8, r1
 80027ea:	000e      	movs	r6, r1
 80027ec:	e6d1      	b.n	8002592 <__aeabi_dsub+0x4a2>
 80027ee:	4688      	mov	r8, r1
 80027f0:	000e      	movs	r6, r1
 80027f2:	2501      	movs	r5, #1
 80027f4:	e6de      	b.n	80025b4 <__aeabi_dsub+0x4c4>
 80027f6:	46c0      	nop			@ (mov r8, r8)
 80027f8:	000007ff 	.word	0x000007ff
 80027fc:	ff7fffff 	.word	0xff7fffff
 8002800:	000007fe 	.word	0x000007fe
 8002804:	2d00      	cmp	r5, #0
 8002806:	d100      	bne.n	800280a <__aeabi_dsub+0x71a>
 8002808:	e668      	b.n	80024dc <__aeabi_dsub+0x3ec>
 800280a:	464b      	mov	r3, r9
 800280c:	1bd9      	subs	r1, r3, r7
 800280e:	2f00      	cmp	r7, #0
 8002810:	d101      	bne.n	8002816 <__aeabi_dsub+0x726>
 8002812:	468a      	mov	sl, r1
 8002814:	e5a7      	b.n	8002366 <__aeabi_dsub+0x276>
 8002816:	2701      	movs	r7, #1
 8002818:	2938      	cmp	r1, #56	@ 0x38
 800281a:	dd00      	ble.n	800281e <__aeabi_dsub+0x72e>
 800281c:	e5c7      	b.n	80023ae <__aeabi_dsub+0x2be>
 800281e:	2280      	movs	r2, #128	@ 0x80
 8002820:	0412      	lsls	r2, r2, #16
 8002822:	4314      	orrs	r4, r2
 8002824:	e5af      	b.n	8002386 <__aeabi_dsub+0x296>
 8002826:	46c0      	nop			@ (mov r8, r8)

08002828 <__aeabi_f2d>:
 8002828:	b570      	push	{r4, r5, r6, lr}
 800282a:	0242      	lsls	r2, r0, #9
 800282c:	0043      	lsls	r3, r0, #1
 800282e:	0fc4      	lsrs	r4, r0, #31
 8002830:	20fe      	movs	r0, #254	@ 0xfe
 8002832:	0e1b      	lsrs	r3, r3, #24
 8002834:	1c59      	adds	r1, r3, #1
 8002836:	0a55      	lsrs	r5, r2, #9
 8002838:	4208      	tst	r0, r1
 800283a:	d00c      	beq.n	8002856 <__aeabi_f2d+0x2e>
 800283c:	21e0      	movs	r1, #224	@ 0xe0
 800283e:	0089      	lsls	r1, r1, #2
 8002840:	468c      	mov	ip, r1
 8002842:	076d      	lsls	r5, r5, #29
 8002844:	0b12      	lsrs	r2, r2, #12
 8002846:	4463      	add	r3, ip
 8002848:	051b      	lsls	r3, r3, #20
 800284a:	4313      	orrs	r3, r2
 800284c:	07e4      	lsls	r4, r4, #31
 800284e:	4323      	orrs	r3, r4
 8002850:	0028      	movs	r0, r5
 8002852:	0019      	movs	r1, r3
 8002854:	bd70      	pop	{r4, r5, r6, pc}
 8002856:	2b00      	cmp	r3, #0
 8002858:	d114      	bne.n	8002884 <__aeabi_f2d+0x5c>
 800285a:	2d00      	cmp	r5, #0
 800285c:	d01b      	beq.n	8002896 <__aeabi_f2d+0x6e>
 800285e:	0028      	movs	r0, r5
 8002860:	f000 f8ae 	bl	80029c0 <__clzsi2>
 8002864:	280a      	cmp	r0, #10
 8002866:	dc1c      	bgt.n	80028a2 <__aeabi_f2d+0x7a>
 8002868:	230b      	movs	r3, #11
 800286a:	002a      	movs	r2, r5
 800286c:	1a1b      	subs	r3, r3, r0
 800286e:	40da      	lsrs	r2, r3
 8002870:	0003      	movs	r3, r0
 8002872:	3315      	adds	r3, #21
 8002874:	409d      	lsls	r5, r3
 8002876:	4b0e      	ldr	r3, [pc, #56]	@ (80028b0 <__aeabi_f2d+0x88>)
 8002878:	0312      	lsls	r2, r2, #12
 800287a:	1a1b      	subs	r3, r3, r0
 800287c:	055b      	lsls	r3, r3, #21
 800287e:	0b12      	lsrs	r2, r2, #12
 8002880:	0d5b      	lsrs	r3, r3, #21
 8002882:	e7e1      	b.n	8002848 <__aeabi_f2d+0x20>
 8002884:	2d00      	cmp	r5, #0
 8002886:	d009      	beq.n	800289c <__aeabi_f2d+0x74>
 8002888:	0b13      	lsrs	r3, r2, #12
 800288a:	2280      	movs	r2, #128	@ 0x80
 800288c:	0312      	lsls	r2, r2, #12
 800288e:	431a      	orrs	r2, r3
 8002890:	076d      	lsls	r5, r5, #29
 8002892:	4b08      	ldr	r3, [pc, #32]	@ (80028b4 <__aeabi_f2d+0x8c>)
 8002894:	e7d8      	b.n	8002848 <__aeabi_f2d+0x20>
 8002896:	2300      	movs	r3, #0
 8002898:	2200      	movs	r2, #0
 800289a:	e7d5      	b.n	8002848 <__aeabi_f2d+0x20>
 800289c:	2200      	movs	r2, #0
 800289e:	4b05      	ldr	r3, [pc, #20]	@ (80028b4 <__aeabi_f2d+0x8c>)
 80028a0:	e7d2      	b.n	8002848 <__aeabi_f2d+0x20>
 80028a2:	0003      	movs	r3, r0
 80028a4:	002a      	movs	r2, r5
 80028a6:	3b0b      	subs	r3, #11
 80028a8:	409a      	lsls	r2, r3
 80028aa:	2500      	movs	r5, #0
 80028ac:	e7e3      	b.n	8002876 <__aeabi_f2d+0x4e>
 80028ae:	46c0      	nop			@ (mov r8, r8)
 80028b0:	00000389 	.word	0x00000389
 80028b4:	000007ff 	.word	0x000007ff

080028b8 <__aeabi_d2f>:
 80028b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028ba:	004b      	lsls	r3, r1, #1
 80028bc:	030f      	lsls	r7, r1, #12
 80028be:	0d5b      	lsrs	r3, r3, #21
 80028c0:	4c3b      	ldr	r4, [pc, #236]	@ (80029b0 <__aeabi_d2f+0xf8>)
 80028c2:	0f45      	lsrs	r5, r0, #29
 80028c4:	b083      	sub	sp, #12
 80028c6:	0a7f      	lsrs	r7, r7, #9
 80028c8:	1c5e      	adds	r6, r3, #1
 80028ca:	432f      	orrs	r7, r5
 80028cc:	9000      	str	r0, [sp, #0]
 80028ce:	9101      	str	r1, [sp, #4]
 80028d0:	0fca      	lsrs	r2, r1, #31
 80028d2:	00c5      	lsls	r5, r0, #3
 80028d4:	4226      	tst	r6, r4
 80028d6:	d00b      	beq.n	80028f0 <__aeabi_d2f+0x38>
 80028d8:	4936      	ldr	r1, [pc, #216]	@ (80029b4 <__aeabi_d2f+0xfc>)
 80028da:	185c      	adds	r4, r3, r1
 80028dc:	2cfe      	cmp	r4, #254	@ 0xfe
 80028de:	dd13      	ble.n	8002908 <__aeabi_d2f+0x50>
 80028e0:	20ff      	movs	r0, #255	@ 0xff
 80028e2:	2300      	movs	r3, #0
 80028e4:	05c0      	lsls	r0, r0, #23
 80028e6:	4318      	orrs	r0, r3
 80028e8:	07d2      	lsls	r2, r2, #31
 80028ea:	4310      	orrs	r0, r2
 80028ec:	b003      	add	sp, #12
 80028ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d102      	bne.n	80028fa <__aeabi_d2f+0x42>
 80028f4:	2000      	movs	r0, #0
 80028f6:	2300      	movs	r3, #0
 80028f8:	e7f4      	b.n	80028e4 <__aeabi_d2f+0x2c>
 80028fa:	433d      	orrs	r5, r7
 80028fc:	d0f0      	beq.n	80028e0 <__aeabi_d2f+0x28>
 80028fe:	2380      	movs	r3, #128	@ 0x80
 8002900:	03db      	lsls	r3, r3, #15
 8002902:	20ff      	movs	r0, #255	@ 0xff
 8002904:	433b      	orrs	r3, r7
 8002906:	e7ed      	b.n	80028e4 <__aeabi_d2f+0x2c>
 8002908:	2c00      	cmp	r4, #0
 800290a:	dd14      	ble.n	8002936 <__aeabi_d2f+0x7e>
 800290c:	9b00      	ldr	r3, [sp, #0]
 800290e:	00ff      	lsls	r7, r7, #3
 8002910:	019b      	lsls	r3, r3, #6
 8002912:	1e58      	subs	r0, r3, #1
 8002914:	4183      	sbcs	r3, r0
 8002916:	0f69      	lsrs	r1, r5, #29
 8002918:	433b      	orrs	r3, r7
 800291a:	430b      	orrs	r3, r1
 800291c:	0759      	lsls	r1, r3, #29
 800291e:	d041      	beq.n	80029a4 <__aeabi_d2f+0xec>
 8002920:	210f      	movs	r1, #15
 8002922:	4019      	ands	r1, r3
 8002924:	2904      	cmp	r1, #4
 8002926:	d028      	beq.n	800297a <__aeabi_d2f+0xc2>
 8002928:	3304      	adds	r3, #4
 800292a:	0159      	lsls	r1, r3, #5
 800292c:	d525      	bpl.n	800297a <__aeabi_d2f+0xc2>
 800292e:	3401      	adds	r4, #1
 8002930:	2300      	movs	r3, #0
 8002932:	b2e0      	uxtb	r0, r4
 8002934:	e7d6      	b.n	80028e4 <__aeabi_d2f+0x2c>
 8002936:	0021      	movs	r1, r4
 8002938:	3117      	adds	r1, #23
 800293a:	dbdb      	blt.n	80028f4 <__aeabi_d2f+0x3c>
 800293c:	2180      	movs	r1, #128	@ 0x80
 800293e:	201e      	movs	r0, #30
 8002940:	0409      	lsls	r1, r1, #16
 8002942:	4339      	orrs	r1, r7
 8002944:	1b00      	subs	r0, r0, r4
 8002946:	281f      	cmp	r0, #31
 8002948:	dd1b      	ble.n	8002982 <__aeabi_d2f+0xca>
 800294a:	2602      	movs	r6, #2
 800294c:	4276      	negs	r6, r6
 800294e:	1b34      	subs	r4, r6, r4
 8002950:	000e      	movs	r6, r1
 8002952:	40e6      	lsrs	r6, r4
 8002954:	0034      	movs	r4, r6
 8002956:	2820      	cmp	r0, #32
 8002958:	d004      	beq.n	8002964 <__aeabi_d2f+0xac>
 800295a:	4817      	ldr	r0, [pc, #92]	@ (80029b8 <__aeabi_d2f+0x100>)
 800295c:	4684      	mov	ip, r0
 800295e:	4463      	add	r3, ip
 8002960:	4099      	lsls	r1, r3
 8002962:	430d      	orrs	r5, r1
 8002964:	002b      	movs	r3, r5
 8002966:	1e59      	subs	r1, r3, #1
 8002968:	418b      	sbcs	r3, r1
 800296a:	4323      	orrs	r3, r4
 800296c:	0759      	lsls	r1, r3, #29
 800296e:	d015      	beq.n	800299c <__aeabi_d2f+0xe4>
 8002970:	210f      	movs	r1, #15
 8002972:	2400      	movs	r4, #0
 8002974:	4019      	ands	r1, r3
 8002976:	2904      	cmp	r1, #4
 8002978:	d117      	bne.n	80029aa <__aeabi_d2f+0xf2>
 800297a:	019b      	lsls	r3, r3, #6
 800297c:	0a5b      	lsrs	r3, r3, #9
 800297e:	b2e0      	uxtb	r0, r4
 8002980:	e7b0      	b.n	80028e4 <__aeabi_d2f+0x2c>
 8002982:	4c0e      	ldr	r4, [pc, #56]	@ (80029bc <__aeabi_d2f+0x104>)
 8002984:	191c      	adds	r4, r3, r4
 8002986:	002b      	movs	r3, r5
 8002988:	40a5      	lsls	r5, r4
 800298a:	40c3      	lsrs	r3, r0
 800298c:	40a1      	lsls	r1, r4
 800298e:	1e68      	subs	r0, r5, #1
 8002990:	4185      	sbcs	r5, r0
 8002992:	4329      	orrs	r1, r5
 8002994:	430b      	orrs	r3, r1
 8002996:	2400      	movs	r4, #0
 8002998:	0759      	lsls	r1, r3, #29
 800299a:	d1c1      	bne.n	8002920 <__aeabi_d2f+0x68>
 800299c:	019b      	lsls	r3, r3, #6
 800299e:	2000      	movs	r0, #0
 80029a0:	0a5b      	lsrs	r3, r3, #9
 80029a2:	e79f      	b.n	80028e4 <__aeabi_d2f+0x2c>
 80029a4:	08db      	lsrs	r3, r3, #3
 80029a6:	b2e0      	uxtb	r0, r4
 80029a8:	e79c      	b.n	80028e4 <__aeabi_d2f+0x2c>
 80029aa:	3304      	adds	r3, #4
 80029ac:	e7e5      	b.n	800297a <__aeabi_d2f+0xc2>
 80029ae:	46c0      	nop			@ (mov r8, r8)
 80029b0:	000007fe 	.word	0x000007fe
 80029b4:	fffffc80 	.word	0xfffffc80
 80029b8:	fffffca2 	.word	0xfffffca2
 80029bc:	fffffc82 	.word	0xfffffc82

080029c0 <__clzsi2>:
 80029c0:	211c      	movs	r1, #28
 80029c2:	2301      	movs	r3, #1
 80029c4:	041b      	lsls	r3, r3, #16
 80029c6:	4298      	cmp	r0, r3
 80029c8:	d301      	bcc.n	80029ce <__clzsi2+0xe>
 80029ca:	0c00      	lsrs	r0, r0, #16
 80029cc:	3910      	subs	r1, #16
 80029ce:	0a1b      	lsrs	r3, r3, #8
 80029d0:	4298      	cmp	r0, r3
 80029d2:	d301      	bcc.n	80029d8 <__clzsi2+0x18>
 80029d4:	0a00      	lsrs	r0, r0, #8
 80029d6:	3908      	subs	r1, #8
 80029d8:	091b      	lsrs	r3, r3, #4
 80029da:	4298      	cmp	r0, r3
 80029dc:	d301      	bcc.n	80029e2 <__clzsi2+0x22>
 80029de:	0900      	lsrs	r0, r0, #4
 80029e0:	3904      	subs	r1, #4
 80029e2:	a202      	add	r2, pc, #8	@ (adr r2, 80029ec <__clzsi2+0x2c>)
 80029e4:	5c10      	ldrb	r0, [r2, r0]
 80029e6:	1840      	adds	r0, r0, r1
 80029e8:	4770      	bx	lr
 80029ea:	46c0      	nop			@ (mov r8, r8)
 80029ec:	02020304 	.word	0x02020304
 80029f0:	01010101 	.word	0x01010101
	...

080029fc <__clzdi2>:
 80029fc:	b510      	push	{r4, lr}
 80029fe:	2900      	cmp	r1, #0
 8002a00:	d103      	bne.n	8002a0a <__clzdi2+0xe>
 8002a02:	f7ff ffdd 	bl	80029c0 <__clzsi2>
 8002a06:	3020      	adds	r0, #32
 8002a08:	e002      	b.n	8002a10 <__clzdi2+0x14>
 8002a0a:	0008      	movs	r0, r1
 8002a0c:	f7ff ffd8 	bl	80029c0 <__clzsi2>
 8002a10:	bd10      	pop	{r4, pc}
 8002a12:	46c0      	nop			@ (mov r8, r8)

08002a14 <SetCellPWM>:
#include "Control.h"




void SetCellPWM(uint8_t duty_percent){
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b084      	sub	sp, #16
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	0002      	movs	r2, r0
 8002a1c:	1dfb      	adds	r3, r7, #7
 8002a1e:	701a      	strb	r2, [r3, #0]
if (duty_percent > 100) duty_percent = 100;
 8002a20:	1dfb      	adds	r3, r7, #7
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	2b64      	cmp	r3, #100	@ 0x64
 8002a26:	d902      	bls.n	8002a2e <SetCellPWM+0x1a>
 8002a28:	1dfb      	adds	r3, r7, #7
 8002a2a:	2264      	movs	r2, #100	@ 0x64
 8002a2c:	701a      	strb	r2, [r3, #0]

   uint32_t pulse = duty_percent * (__HAL_TIM_GET_AUTORELOAD(&htim1) + 1) / 100;
 8002a2e:	1dfb      	adds	r3, r7, #7
 8002a30:	781a      	ldrb	r2, [r3, #0]
 8002a32:	4b09      	ldr	r3, [pc, #36]	@ (8002a58 <SetCellPWM+0x44>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a38:	3301      	adds	r3, #1
 8002a3a:	4353      	muls	r3, r2
 8002a3c:	2164      	movs	r1, #100	@ 0x64
 8002a3e:	0018      	movs	r0, r3
 8002a40:	f7fd fb60 	bl	8000104 <__udivsi3>
 8002a44:	0003      	movs	r3, r0
 8002a46:	60fb      	str	r3, [r7, #12]

   __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pulse);
 8002a48:	4b03      	ldr	r3, [pc, #12]	@ (8002a58 <SetCellPWM+0x44>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	68fa      	ldr	r2, [r7, #12]
 8002a4e:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8002a50:	46c0      	nop			@ (mov r8, r8)
 8002a52:	46bd      	mov	sp, r7
 8002a54:	b004      	add	sp, #16
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	2000014c 	.word	0x2000014c

08002a5c <BLOWER>:
void BLOWER(uint8_t duty_percent){
 8002a5c:	b590      	push	{r4, r7, lr}
 8002a5e:	b083      	sub	sp, #12
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	0002      	movs	r2, r0
 8002a64:	1dfb      	adds	r3, r7, #7
 8002a66:	701a      	strb	r2, [r3, #0]


	    if (duty_percent > 100) duty_percent = 100;
 8002a68:	1dfb      	adds	r3, r7, #7
 8002a6a:	781b      	ldrb	r3, [r3, #0]
 8002a6c:	2b64      	cmp	r3, #100	@ 0x64
 8002a6e:	d902      	bls.n	8002a76 <BLOWER+0x1a>
 8002a70:	1dfb      	adds	r3, r7, #7
 8002a72:	2264      	movs	r2, #100	@ 0x64
 8002a74:	701a      	strb	r2, [r3, #0]
	    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, duty_percent * (__HAL_TIM_GET_AUTORELOAD(&htim3) + 1) / 100);
 8002a76:	1dfb      	adds	r3, r7, #7
 8002a78:	781a      	ldrb	r2, [r3, #0]
 8002a7a:	4b08      	ldr	r3, [pc, #32]	@ (8002a9c <BLOWER+0x40>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a80:	3301      	adds	r3, #1
 8002a82:	435a      	muls	r2, r3
 8002a84:	4b05      	ldr	r3, [pc, #20]	@ (8002a9c <BLOWER+0x40>)
 8002a86:	681c      	ldr	r4, [r3, #0]
 8002a88:	2164      	movs	r1, #100	@ 0x64
 8002a8a:	0010      	movs	r0, r2
 8002a8c:	f7fd fb3a 	bl	8000104 <__udivsi3>
 8002a90:	0003      	movs	r3, r0
 8002a92:	63e3      	str	r3, [r4, #60]	@ 0x3c

}
 8002a94:	46c0      	nop			@ (mov r8, r8)
 8002a96:	46bd      	mov	sp, r7
 8002a98:	b003      	add	sp, #12
 8002a9a:	bd90      	pop	{r4, r7, pc}
 8002a9c:	20000198 	.word	0x20000198

08002aa0 <Controlsystem>:

void Controlsystem(void){
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b086      	sub	sp, #24
 8002aa4:	af00      	add	r7, sp, #0
	Read_ADC_Channels();
 8002aa6:	f001 f8c3 	bl	8003c30 <Read_ADC_Channels>

    //float temperature = Convert_ADC_to_Temperature(adc_vals[0]);
	float CapacitorVoltage = Convert_ADC_to_CapacitorVoltage(adc_vals[3]);
 8002aaa:	4b55      	ldr	r3, [pc, #340]	@ (8002c00 <Controlsystem+0x160>)
 8002aac:	68db      	ldr	r3, [r3, #12]
 8002aae:	1c18      	adds	r0, r3, #0
 8002ab0:	f7fd fcf8 	bl	80004a4 <__aeabi_f2uiz>
 8002ab4:	0003      	movs	r3, r0
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	0018      	movs	r0, r3
 8002aba:	f000 fc69 	bl	8003390 <Convert_ADC_to_CapacitorVoltage>
 8002abe:	1c03      	adds	r3, r0, #0
 8002ac0:	617b      	str	r3, [r7, #20]
	float CellVoltage = Convert_ADC_to_CellVoltage(adc_vals[1]);
 8002ac2:	4b4f      	ldr	r3, [pc, #316]	@ (8002c00 <Controlsystem+0x160>)
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	1c18      	adds	r0, r3, #0
 8002ac8:	f7fd fcec 	bl	80004a4 <__aeabi_f2uiz>
 8002acc:	0003      	movs	r3, r0
 8002ace:	b29b      	uxth	r3, r3
 8002ad0:	0018      	movs	r0, r3
 8002ad2:	f000 fc83 	bl	80033dc <Convert_ADC_to_CellVoltage>
 8002ad6:	1c03      	adds	r3, r0, #0
 8002ad8:	613b      	str	r3, [r7, #16]
	float CellCurrent = Convert_ADC_to_CellCurrent(adc_vals[2]);
 8002ada:	4b49      	ldr	r3, [pc, #292]	@ (8002c00 <Controlsystem+0x160>)
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	1c18      	adds	r0, r3, #0
 8002ae0:	f7fd fce0 	bl	80004a4 <__aeabi_f2uiz>
 8002ae4:	0003      	movs	r3, r0
 8002ae6:	b29b      	uxth	r3, r3
 8002ae8:	0018      	movs	r0, r3
 8002aea:	f000 fc9f 	bl	800342c <Convert_ADC_to_CellCurrent>
 8002aee:	1c03      	adds	r3, r0, #0
 8002af0:	60fb      	str	r3, [r7, #12]
	pt100isOK = Max31865_readTempC(&pt100,&t);
 8002af2:	4a44      	ldr	r2, [pc, #272]	@ (8002c04 <Controlsystem+0x164>)
 8002af4:	4b44      	ldr	r3, [pc, #272]	@ (8002c08 <Controlsystem+0x168>)
 8002af6:	0011      	movs	r1, r2
 8002af8:	0018      	movs	r0, r3
 8002afa:	f000 fadd 	bl	80030b8 <Max31865_readTempC>
 8002afe:	0003      	movs	r3, r0
 8002b00:	001a      	movs	r2, r3
 8002b02:	4b42      	ldr	r3, [pc, #264]	@ (8002c0c <Controlsystem+0x16c>)
 8002b04:	701a      	strb	r2, [r3, #0]
	pt100Temp = Max31865_Filter(t,pt100Temp,0.1);
 8002b06:	4b3f      	ldr	r3, [pc, #252]	@ (8002c04 <Controlsystem+0x164>)
 8002b08:	6818      	ldr	r0, [r3, #0]
 8002b0a:	4b41      	ldr	r3, [pc, #260]	@ (8002c10 <Controlsystem+0x170>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a41      	ldr	r2, [pc, #260]	@ (8002c14 <Controlsystem+0x174>)
 8002b10:	1c19      	adds	r1, r3, #0
 8002b12:	f000 fc1d 	bl	8003350 <Max31865_Filter>
 8002b16:	1c02      	adds	r2, r0, #0
 8002b18:	4b3d      	ldr	r3, [pc, #244]	@ (8002c10 <Controlsystem+0x170>)
 8002b1a:	601a      	str	r2, [r3, #0]
	static bool LoadFLAG;
	static bool previousLoadFlag;
	float POWER_CELL = CellVoltage * CellCurrent;
 8002b1c:	68f9      	ldr	r1, [r7, #12]
 8002b1e:	6938      	ldr	r0, [r7, #16]
 8002b20:	f7fe f914 	bl	8000d4c <__aeabi_fmul>
 8002b24:	1c03      	adds	r3, r0, #0
 8002b26:	60bb      	str	r3, [r7, #8]


	if (CapacitorVoltage < CAPACITOR_LOW_LEVEL)
 8002b28:	493b      	ldr	r1, [pc, #236]	@ (8002c18 <Controlsystem+0x178>)
 8002b2a:	6978      	ldr	r0, [r7, #20]
 8002b2c:	f7fd fc72 	bl	8000414 <__aeabi_fcmplt>
 8002b30:	1e03      	subs	r3, r0, #0
 8002b32:	d003      	beq.n	8002b3c <Controlsystem+0x9c>
	{
		LoadFLAG = true;
 8002b34:	4b39      	ldr	r3, [pc, #228]	@ (8002c1c <Controlsystem+0x17c>)
 8002b36:	2201      	movs	r2, #1
 8002b38:	701a      	strb	r2, [r3, #0]
 8002b3a:	e008      	b.n	8002b4e <Controlsystem+0xae>
	}
	else if (CapacitorVoltage > CAPACITOR_HIGH_LEVEL)
 8002b3c:	4938      	ldr	r1, [pc, #224]	@ (8002c20 <Controlsystem+0x180>)
 8002b3e:	6978      	ldr	r0, [r7, #20]
 8002b40:	f7fd fc7c 	bl	800043c <__aeabi_fcmpgt>
 8002b44:	1e03      	subs	r3, r0, #0
 8002b46:	d002      	beq.n	8002b4e <Controlsystem+0xae>
	{
		LoadFLAG = false;
 8002b48:	4b34      	ldr	r3, [pc, #208]	@ (8002c1c <Controlsystem+0x17c>)
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	701a      	strb	r2, [r3, #0]
	}

	 bool manualOverride = HAL_GPIO_ReadPin(MANUAL_GPIO_Port, MANUAL_Pin) == GPIO_PIN_SET;
 8002b4e:	4b35      	ldr	r3, [pc, #212]	@ (8002c24 <Controlsystem+0x184>)
 8002b50:	2101      	movs	r1, #1
 8002b52:	0018      	movs	r0, r3
 8002b54:	f002 fe82 	bl	800585c <HAL_GPIO_ReadPin>
 8002b58:	0003      	movs	r3, r0
 8002b5a:	001a      	movs	r2, r3
 8002b5c:	1dfb      	adds	r3, r7, #7
 8002b5e:	3a01      	subs	r2, #1
 8002b60:	4251      	negs	r1, r2
 8002b62:	414a      	adcs	r2, r1
 8002b64:	701a      	strb	r2, [r3, #0]
	 bool controlactive = LoadFLAG || manualOverride;
 8002b66:	4b2d      	ldr	r3, [pc, #180]	@ (8002c1c <Controlsystem+0x17c>)
 8002b68:	781b      	ldrb	r3, [r3, #0]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d103      	bne.n	8002b76 <Controlsystem+0xd6>
 8002b6e:	1dfb      	adds	r3, r7, #7
 8002b70:	781b      	ldrb	r3, [r3, #0]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d001      	beq.n	8002b7a <Controlsystem+0xda>
 8002b76:	2201      	movs	r2, #1
 8002b78:	e000      	b.n	8002b7c <Controlsystem+0xdc>
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	1dbb      	adds	r3, r7, #6
 8002b7e:	701a      	strb	r2, [r3, #0]
 8002b80:	781a      	ldrb	r2, [r3, #0]
 8002b82:	2101      	movs	r1, #1
 8002b84:	400a      	ands	r2, r1
 8002b86:	701a      	strb	r2, [r3, #0]
	    if (controlactive)
 8002b88:	1dbb      	adds	r3, r7, #6
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d019      	beq.n	8002bc4 <Controlsystem+0x124>
	    {

	    	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_SET);
 8002b90:	4b24      	ldr	r3, [pc, #144]	@ (8002c24 <Controlsystem+0x184>)
 8002b92:	2201      	movs	r2, #1
 8002b94:	2110      	movs	r1, #16
 8002b96:	0018      	movs	r0, r3
 8002b98:	f002 fe7d 	bl	8005896 <HAL_GPIO_WritePin>
	        BLOWER(100);
 8002b9c:	2064      	movs	r0, #100	@ 0x64
 8002b9e:	f7ff ff5d 	bl	8002a5c <BLOWER>
	        SetCellPWM(0);
 8002ba2:	2000      	movs	r0, #0
 8002ba4:	f7ff ff36 	bl	8002a14 <SetCellPWM>
	        HAL_GPIO_WritePin(H_VALVE_GPIO_Port, H_VALVE_Pin, GPIO_PIN_SET); // hydrogenvalve
 8002ba8:	2380      	movs	r3, #128	@ 0x80
 8002baa:	005b      	lsls	r3, r3, #1
 8002bac:	481d      	ldr	r0, [pc, #116]	@ (8002c24 <Controlsystem+0x184>)
 8002bae:	2201      	movs	r2, #1
 8002bb0:	0019      	movs	r1, r3
 8002bb2:	f002 fe70 	bl	8005896 <HAL_GPIO_WritePin>
	        HAL_GPIO_WritePin(HUMIDIFIER_GPIO_Port, HUMIDIFIER_Pin, GPIO_PIN_SET);
 8002bb6:	4b1c      	ldr	r3, [pc, #112]	@ (8002c28 <Controlsystem+0x188>)
 8002bb8:	2201      	movs	r2, #1
 8002bba:	2180      	movs	r1, #128	@ 0x80
 8002bbc:	0018      	movs	r0, r3
 8002bbe:	f002 fe6a 	bl	8005896 <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin(HUMIDIFIER_GPIO_Port, HUMIDIFIER_Pin, GPIO_PIN_RESET);

	    }


}
 8002bc2:	e018      	b.n	8002bf6 <Controlsystem+0x156>
	    	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
 8002bc4:	4b17      	ldr	r3, [pc, #92]	@ (8002c24 <Controlsystem+0x184>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	2110      	movs	r1, #16
 8002bca:	0018      	movs	r0, r3
 8002bcc:	f002 fe63 	bl	8005896 <HAL_GPIO_WritePin>
	    	SetCellPWM(100);
 8002bd0:	2064      	movs	r0, #100	@ 0x64
 8002bd2:	f7ff ff1f 	bl	8002a14 <SetCellPWM>
	    	BLOWER(0);
 8002bd6:	2000      	movs	r0, #0
 8002bd8:	f7ff ff40 	bl	8002a5c <BLOWER>
	    	HAL_GPIO_WritePin(H_VALVE_GPIO_Port, H_VALVE_Pin, GPIO_PIN_RESET);
 8002bdc:	2380      	movs	r3, #128	@ 0x80
 8002bde:	005b      	lsls	r3, r3, #1
 8002be0:	4810      	ldr	r0, [pc, #64]	@ (8002c24 <Controlsystem+0x184>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	0019      	movs	r1, r3
 8002be6:	f002 fe56 	bl	8005896 <HAL_GPIO_WritePin>
	    	HAL_GPIO_WritePin(HUMIDIFIER_GPIO_Port, HUMIDIFIER_Pin, GPIO_PIN_RESET);
 8002bea:	4b0f      	ldr	r3, [pc, #60]	@ (8002c28 <Controlsystem+0x188>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	2180      	movs	r1, #128	@ 0x80
 8002bf0:	0018      	movs	r0, r3
 8002bf2:	f002 fe50 	bl	8005896 <HAL_GPIO_WritePin>
}
 8002bf6:	46c0      	nop			@ (mov r8, r8)
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	b006      	add	sp, #24
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	46c0      	nop			@ (mov r8, r8)
 8002c00:	200002a0 	.word	0x200002a0
 8002c04:	20000284 	.word	0x20000284
 8002c08:	20000290 	.word	0x20000290
 8002c0c:	20000288 	.word	0x20000288
 8002c10:	2000028c 	.word	0x2000028c
 8002c14:	3dcccccd 	.word	0x3dcccccd
 8002c18:	41700000 	.word	0x41700000
 8002c1c:	20000080 	.word	0x20000080
 8002c20:	41a40000 	.word	0x41a40000
 8002c24:	50000c00 	.word	0x50000c00
 8002c28:	50000800 	.word	0x50000800

08002c2c <Max31865_delay>:

#define RTD_A 3.9083e-3
#define RTD_B -5.775e-7
//#########################################################################################################################
void  Max31865_delay(uint32_t delay_ms)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b082      	sub	sp, #8
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  #if (_MAX31865_USE_FREERTOS == 1)
  osDelay(delay_ms);
  #else
  HAL_Delay(delay_ms);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	0018      	movs	r0, r3
 8002c38:	f001 fb06 	bl	8004248 <HAL_Delay>
  #endif
}
 8002c3c:	46c0      	nop			@ (mov r8, r8)
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	b002      	add	sp, #8
 8002c42:	bd80      	pop	{r7, pc}

08002c44 <Max31865_readRegisterN>:
//#########################################################################################################################
void Max31865_readRegisterN(Max31865_t *max31865,uint8_t addr, uint8_t *buffer, uint8_t n)
{
 8002c44:	b590      	push	{r4, r7, lr}
 8002c46:	b089      	sub	sp, #36	@ 0x24
 8002c48:	af02      	add	r7, sp, #8
 8002c4a:	60f8      	str	r0, [r7, #12]
 8002c4c:	0008      	movs	r0, r1
 8002c4e:	607a      	str	r2, [r7, #4]
 8002c50:	0019      	movs	r1, r3
 8002c52:	240b      	movs	r4, #11
 8002c54:	193b      	adds	r3, r7, r4
 8002c56:	1c02      	adds	r2, r0, #0
 8002c58:	701a      	strb	r2, [r3, #0]
 8002c5a:	230a      	movs	r3, #10
 8002c5c:	18fb      	adds	r3, r7, r3
 8002c5e:	1c0a      	adds	r2, r1, #0
 8002c60:	701a      	strb	r2, [r3, #0]
  uint8_t tmp = 0xFF;
 8002c62:	2317      	movs	r3, #23
 8002c64:	18fb      	adds	r3, r7, r3
 8002c66:	22ff      	movs	r2, #255	@ 0xff
 8002c68:	701a      	strb	r2, [r3, #0]
	addr &= 0x7F;
 8002c6a:	193b      	adds	r3, r7, r4
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	227f      	movs	r2, #127	@ 0x7f
 8002c70:	4013      	ands	r3, r2
 8002c72:	b2da      	uxtb	r2, r3
 8002c74:	193b      	adds	r3, r7, r4
 8002c76:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(max31865->cs_gpio, max31865->cs_pin, GPIO_PIN_RESET);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	6818      	ldr	r0, [r3, #0]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	889b      	ldrh	r3, [r3, #4]
 8002c80:	2200      	movs	r2, #0
 8002c82:	0019      	movs	r1, r3
 8002c84:	f002 fe07 	bl	8005896 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(max31865->spi,&addr, 1, 100);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	6898      	ldr	r0, [r3, #8]
 8002c8c:	1939      	adds	r1, r7, r4
 8002c8e:	2364      	movs	r3, #100	@ 0x64
 8002c90:	2201      	movs	r2, #1
 8002c92:	f003 fd9d 	bl	80067d0 <HAL_SPI_Transmit>
	while (n--)
 8002c96:	e00c      	b.n	8002cb2 <Max31865_readRegisterN+0x6e>
	{
    HAL_SPI_TransmitReceive(max31865->spi, &tmp, buffer, 1, 100);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	6898      	ldr	r0, [r3, #8]
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	2317      	movs	r3, #23
 8002ca0:	18f9      	adds	r1, r7, r3
 8002ca2:	2364      	movs	r3, #100	@ 0x64
 8002ca4:	9300      	str	r3, [sp, #0]
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	f003 fef2 	bl	8006a90 <HAL_SPI_TransmitReceive>
		buffer++;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	3301      	adds	r3, #1
 8002cb0:	607b      	str	r3, [r7, #4]
	while (n--)
 8002cb2:	220a      	movs	r2, #10
 8002cb4:	18bb      	adds	r3, r7, r2
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	18ba      	adds	r2, r7, r2
 8002cba:	1e59      	subs	r1, r3, #1
 8002cbc:	7011      	strb	r1, [r2, #0]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d1ea      	bne.n	8002c98 <Max31865_readRegisterN+0x54>
	}
	HAL_GPIO_WritePin(max31865->cs_gpio, max31865->cs_pin, GPIO_PIN_SET);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	6818      	ldr	r0, [r3, #0]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	889b      	ldrh	r3, [r3, #4]
 8002cca:	2201      	movs	r2, #1
 8002ccc:	0019      	movs	r1, r3
 8002cce:	f002 fde2 	bl	8005896 <HAL_GPIO_WritePin>
}
 8002cd2:	46c0      	nop			@ (mov r8, r8)
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	b007      	add	sp, #28
 8002cd8:	bd90      	pop	{r4, r7, pc}

08002cda <Max31865_readRegister8>:
//#########################################################################################################################
uint8_t Max31865_readRegister8(Max31865_t *max31865,uint8_t addr)
{
 8002cda:	b590      	push	{r4, r7, lr}
 8002cdc:	b085      	sub	sp, #20
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	6078      	str	r0, [r7, #4]
 8002ce2:	000a      	movs	r2, r1
 8002ce4:	1cfb      	adds	r3, r7, #3
 8002ce6:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0;
 8002ce8:	240f      	movs	r4, #15
 8002cea:	193b      	adds	r3, r7, r4
 8002cec:	2200      	movs	r2, #0
 8002cee:	701a      	strb	r2, [r3, #0]
	Max31865_readRegisterN(max31865, addr, &ret, 1);
 8002cf0:	193a      	adds	r2, r7, r4
 8002cf2:	1cfb      	adds	r3, r7, #3
 8002cf4:	7819      	ldrb	r1, [r3, #0]
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	f7ff ffa3 	bl	8002c44 <Max31865_readRegisterN>
	return ret;
 8002cfe:	193b      	adds	r3, r7, r4
 8002d00:	781b      	ldrb	r3, [r3, #0]
}
 8002d02:	0018      	movs	r0, r3
 8002d04:	46bd      	mov	sp, r7
 8002d06:	b005      	add	sp, #20
 8002d08:	bd90      	pop	{r4, r7, pc}

08002d0a <Max31865_readRegister16>:
//#########################################################################################################################
uint16_t Max31865_readRegister16(Max31865_t *max31865,uint8_t addr)
{
 8002d0a:	b590      	push	{r4, r7, lr}
 8002d0c:	b085      	sub	sp, #20
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	6078      	str	r0, [r7, #4]
 8002d12:	000a      	movs	r2, r1
 8002d14:	1cfb      	adds	r3, r7, #3
 8002d16:	701a      	strb	r2, [r3, #0]
	uint8_t buffer[2] = {0, 0};
 8002d18:	240c      	movs	r4, #12
 8002d1a:	193b      	adds	r3, r7, r4
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	801a      	strh	r2, [r3, #0]
	Max31865_readRegisterN(max31865, addr, buffer, 2);
 8002d20:	193a      	adds	r2, r7, r4
 8002d22:	1cfb      	adds	r3, r7, #3
 8002d24:	7819      	ldrb	r1, [r3, #0]
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	2302      	movs	r3, #2
 8002d2a:	f7ff ff8b 	bl	8002c44 <Max31865_readRegisterN>
	uint16_t ret = buffer[0];
 8002d2e:	0021      	movs	r1, r4
 8002d30:	187b      	adds	r3, r7, r1
 8002d32:	781a      	ldrb	r2, [r3, #0]
 8002d34:	200e      	movs	r0, #14
 8002d36:	183b      	adds	r3, r7, r0
 8002d38:	801a      	strh	r2, [r3, #0]
	ret <<= 8;
 8002d3a:	183b      	adds	r3, r7, r0
 8002d3c:	183a      	adds	r2, r7, r0
 8002d3e:	8812      	ldrh	r2, [r2, #0]
 8002d40:	0212      	lsls	r2, r2, #8
 8002d42:	801a      	strh	r2, [r3, #0]
	ret |=  buffer[1];
 8002d44:	187b      	adds	r3, r7, r1
 8002d46:	785b      	ldrb	r3, [r3, #1]
 8002d48:	0019      	movs	r1, r3
 8002d4a:	183b      	adds	r3, r7, r0
 8002d4c:	183a      	adds	r2, r7, r0
 8002d4e:	8812      	ldrh	r2, [r2, #0]
 8002d50:	430a      	orrs	r2, r1
 8002d52:	801a      	strh	r2, [r3, #0]
	return ret;
 8002d54:	183b      	adds	r3, r7, r0
 8002d56:	881b      	ldrh	r3, [r3, #0]
}
 8002d58:	0018      	movs	r0, r3
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	b005      	add	sp, #20
 8002d5e:	bd90      	pop	{r4, r7, pc}

08002d60 <Max31865_writeRegister8>:
//#########################################################################################################################
void Max31865_writeRegister8(Max31865_t *max31865,uint8_t addr, uint8_t data)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b082      	sub	sp, #8
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	0008      	movs	r0, r1
 8002d6a:	0011      	movs	r1, r2
 8002d6c:	1cfb      	adds	r3, r7, #3
 8002d6e:	1c02      	adds	r2, r0, #0
 8002d70:	701a      	strb	r2, [r3, #0]
 8002d72:	1cbb      	adds	r3, r7, #2
 8002d74:	1c0a      	adds	r2, r1, #0
 8002d76:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(max31865->cs_gpio, max31865->cs_pin, GPIO_PIN_RESET);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6818      	ldr	r0, [r3, #0]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	889b      	ldrh	r3, [r3, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	0019      	movs	r1, r3
 8002d84:	f002 fd87 	bl	8005896 <HAL_GPIO_WritePin>
  addr |= 0x80;
 8002d88:	1cfb      	adds	r3, r7, #3
 8002d8a:	781b      	ldrb	r3, [r3, #0]
 8002d8c:	2280      	movs	r2, #128	@ 0x80
 8002d8e:	4252      	negs	r2, r2
 8002d90:	4313      	orrs	r3, r2
 8002d92:	b2da      	uxtb	r2, r3
 8002d94:	1cfb      	adds	r3, r7, #3
 8002d96:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(max31865->spi,&addr, 1, 100);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6898      	ldr	r0, [r3, #8]
 8002d9c:	1cf9      	adds	r1, r7, #3
 8002d9e:	2364      	movs	r3, #100	@ 0x64
 8002da0:	2201      	movs	r2, #1
 8002da2:	f003 fd15 	bl	80067d0 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(max31865->spi,&data, 1, 100);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6898      	ldr	r0, [r3, #8]
 8002daa:	1cb9      	adds	r1, r7, #2
 8002dac:	2364      	movs	r3, #100	@ 0x64
 8002dae:	2201      	movs	r2, #1
 8002db0:	f003 fd0e 	bl	80067d0 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(max31865->cs_gpio, max31865->cs_pin, GPIO_PIN_SET);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6818      	ldr	r0, [r3, #0]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	889b      	ldrh	r3, [r3, #4]
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	0019      	movs	r1, r3
 8002dc0:	f002 fd69 	bl	8005896 <HAL_GPIO_WritePin>
}
 8002dc4:	46c0      	nop			@ (mov r8, r8)
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	b002      	add	sp, #8
 8002dca:	bd80      	pop	{r7, pc}

08002dcc <Max31865_readFault>:
//#########################################################################################################################
uint8_t Max31865_readFault(Max31865_t *max31865)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  return Max31865_readRegister8(max31865, MAX31856_FAULTSTAT_REG);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2107      	movs	r1, #7
 8002dd8:	0018      	movs	r0, r3
 8002dda:	f7ff ff7e 	bl	8002cda <Max31865_readRegister8>
 8002dde:	0003      	movs	r3, r0
}
 8002de0:	0018      	movs	r0, r3
 8002de2:	46bd      	mov	sp, r7
 8002de4:	b002      	add	sp, #8
 8002de6:	bd80      	pop	{r7, pc}

08002de8 <Max31865_clearFault>:
//#########################################################################################################################
void Max31865_clearFault(Max31865_t *max31865)
{
 8002de8:	b5b0      	push	{r4, r5, r7, lr}
 8002dea:	b084      	sub	sp, #16
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 8002df0:	250f      	movs	r5, #15
 8002df2:	197c      	adds	r4, r7, r5
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2100      	movs	r1, #0
 8002df8:	0018      	movs	r0, r3
 8002dfa:	f7ff ff6e 	bl	8002cda <Max31865_readRegister8>
 8002dfe:	0003      	movs	r3, r0
 8002e00:	7023      	strb	r3, [r4, #0]
	t &= ~0x2C;
 8002e02:	0028      	movs	r0, r5
 8002e04:	183b      	adds	r3, r7, r0
 8002e06:	183a      	adds	r2, r7, r0
 8002e08:	7812      	ldrb	r2, [r2, #0]
 8002e0a:	212c      	movs	r1, #44	@ 0x2c
 8002e0c:	438a      	bics	r2, r1
 8002e0e:	701a      	strb	r2, [r3, #0]
	t |= MAX31856_CONFIG_FAULTSTAT;
 8002e10:	183b      	adds	r3, r7, r0
 8002e12:	183a      	adds	r2, r7, r0
 8002e14:	7812      	ldrb	r2, [r2, #0]
 8002e16:	2102      	movs	r1, #2
 8002e18:	430a      	orrs	r2, r1
 8002e1a:	701a      	strb	r2, [r3, #0]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 8002e1c:	183b      	adds	r3, r7, r0
 8002e1e:	781a      	ldrb	r2, [r3, #0]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2100      	movs	r1, #0
 8002e24:	0018      	movs	r0, r3
 8002e26:	f7ff ff9b 	bl	8002d60 <Max31865_writeRegister8>
}
 8002e2a:	46c0      	nop			@ (mov r8, r8)
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	b004      	add	sp, #16
 8002e30:	bdb0      	pop	{r4, r5, r7, pc}

08002e32 <Max31865_enableBias>:
//#########################################################################################################################
void Max31865_enableBias(Max31865_t *max31865, uint8_t enable)
{
 8002e32:	b5b0      	push	{r4, r5, r7, lr}
 8002e34:	b084      	sub	sp, #16
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	6078      	str	r0, [r7, #4]
 8002e3a:	000a      	movs	r2, r1
 8002e3c:	1cfb      	adds	r3, r7, #3
 8002e3e:	701a      	strb	r2, [r3, #0]
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 8002e40:	250f      	movs	r5, #15
 8002e42:	197c      	adds	r4, r7, r5
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2100      	movs	r1, #0
 8002e48:	0018      	movs	r0, r3
 8002e4a:	f7ff ff46 	bl	8002cda <Max31865_readRegister8>
 8002e4e:	0003      	movs	r3, r0
 8002e50:	7023      	strb	r3, [r4, #0]
	if (enable)
 8002e52:	1cfb      	adds	r3, r7, #3
 8002e54:	781b      	ldrb	r3, [r3, #0]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d007      	beq.n	8002e6a <Max31865_enableBias+0x38>
		t |= MAX31856_CONFIG_BIAS;
 8002e5a:	197b      	adds	r3, r7, r5
 8002e5c:	197a      	adds	r2, r7, r5
 8002e5e:	7812      	ldrb	r2, [r2, #0]
 8002e60:	2180      	movs	r1, #128	@ 0x80
 8002e62:	4249      	negs	r1, r1
 8002e64:	430a      	orrs	r2, r1
 8002e66:	701a      	strb	r2, [r3, #0]
 8002e68:	e006      	b.n	8002e78 <Max31865_enableBias+0x46>
	else
		t &= ~MAX31856_CONFIG_BIAS;
 8002e6a:	220f      	movs	r2, #15
 8002e6c:	18bb      	adds	r3, r7, r2
 8002e6e:	18ba      	adds	r2, r7, r2
 8002e70:	7812      	ldrb	r2, [r2, #0]
 8002e72:	217f      	movs	r1, #127	@ 0x7f
 8002e74:	400a      	ands	r2, r1
 8002e76:	701a      	strb	r2, [r3, #0]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 8002e78:	230f      	movs	r3, #15
 8002e7a:	18fb      	adds	r3, r7, r3
 8002e7c:	781a      	ldrb	r2, [r3, #0]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2100      	movs	r1, #0
 8002e82:	0018      	movs	r0, r3
 8002e84:	f7ff ff6c 	bl	8002d60 <Max31865_writeRegister8>
}
 8002e88:	46c0      	nop			@ (mov r8, r8)
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	b004      	add	sp, #16
 8002e8e:	bdb0      	pop	{r4, r5, r7, pc}

08002e90 <Max31865_autoConvert>:
//#########################################################################################################################
void Max31865_autoConvert(Max31865_t *max31865, uint8_t enable)
{
 8002e90:	b5b0      	push	{r4, r5, r7, lr}
 8002e92:	b084      	sub	sp, #16
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
 8002e98:	000a      	movs	r2, r1
 8002e9a:	1cfb      	adds	r3, r7, #3
 8002e9c:	701a      	strb	r2, [r3, #0]
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 8002e9e:	250f      	movs	r5, #15
 8002ea0:	197c      	adds	r4, r7, r5
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2100      	movs	r1, #0
 8002ea6:	0018      	movs	r0, r3
 8002ea8:	f7ff ff17 	bl	8002cda <Max31865_readRegister8>
 8002eac:	0003      	movs	r3, r0
 8002eae:	7023      	strb	r3, [r4, #0]
	if (enable)
 8002eb0:	1cfb      	adds	r3, r7, #3
 8002eb2:	781b      	ldrb	r3, [r3, #0]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d006      	beq.n	8002ec6 <Max31865_autoConvert+0x36>
		t |= MAX31856_CONFIG_MODEAUTO;
 8002eb8:	197b      	adds	r3, r7, r5
 8002eba:	197a      	adds	r2, r7, r5
 8002ebc:	7812      	ldrb	r2, [r2, #0]
 8002ebe:	2140      	movs	r1, #64	@ 0x40
 8002ec0:	430a      	orrs	r2, r1
 8002ec2:	701a      	strb	r2, [r3, #0]
 8002ec4:	e006      	b.n	8002ed4 <Max31865_autoConvert+0x44>
	else
		t &= ~MAX31856_CONFIG_MODEAUTO;
 8002ec6:	220f      	movs	r2, #15
 8002ec8:	18bb      	adds	r3, r7, r2
 8002eca:	18ba      	adds	r2, r7, r2
 8002ecc:	7812      	ldrb	r2, [r2, #0]
 8002ece:	2140      	movs	r1, #64	@ 0x40
 8002ed0:	438a      	bics	r2, r1
 8002ed2:	701a      	strb	r2, [r3, #0]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 8002ed4:	230f      	movs	r3, #15
 8002ed6:	18fb      	adds	r3, r7, r3
 8002ed8:	781a      	ldrb	r2, [r3, #0]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2100      	movs	r1, #0
 8002ede:	0018      	movs	r0, r3
 8002ee0:	f7ff ff3e 	bl	8002d60 <Max31865_writeRegister8>
}
 8002ee4:	46c0      	nop			@ (mov r8, r8)
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	b004      	add	sp, #16
 8002eea:	bdb0      	pop	{r4, r5, r7, pc}

08002eec <Max31865_setWires>:
//#########################################################################################################################
void Max31865_setWires(Max31865_t *max31865, uint8_t numWires)
{
 8002eec:	b5b0      	push	{r4, r5, r7, lr}
 8002eee:	b084      	sub	sp, #16
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	000a      	movs	r2, r1
 8002ef6:	1cfb      	adds	r3, r7, #3
 8002ef8:	701a      	strb	r2, [r3, #0]
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 8002efa:	250f      	movs	r5, #15
 8002efc:	197c      	adds	r4, r7, r5
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2100      	movs	r1, #0
 8002f02:	0018      	movs	r0, r3
 8002f04:	f7ff fee9 	bl	8002cda <Max31865_readRegister8>
 8002f08:	0003      	movs	r3, r0
 8002f0a:	7023      	strb	r3, [r4, #0]
	if (numWires == 3)
 8002f0c:	1cfb      	adds	r3, r7, #3
 8002f0e:	781b      	ldrb	r3, [r3, #0]
 8002f10:	2b03      	cmp	r3, #3
 8002f12:	d106      	bne.n	8002f22 <Max31865_setWires+0x36>
		t |= MAX31856_CONFIG_3WIRE;
 8002f14:	197b      	adds	r3, r7, r5
 8002f16:	197a      	adds	r2, r7, r5
 8002f18:	7812      	ldrb	r2, [r2, #0]
 8002f1a:	2110      	movs	r1, #16
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	701a      	strb	r2, [r3, #0]
 8002f20:	e006      	b.n	8002f30 <Max31865_setWires+0x44>
	else
		t &= ~MAX31856_CONFIG_3WIRE;
 8002f22:	220f      	movs	r2, #15
 8002f24:	18bb      	adds	r3, r7, r2
 8002f26:	18ba      	adds	r2, r7, r2
 8002f28:	7812      	ldrb	r2, [r2, #0]
 8002f2a:	2110      	movs	r1, #16
 8002f2c:	438a      	bics	r2, r1
 8002f2e:	701a      	strb	r2, [r3, #0]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 8002f30:	230f      	movs	r3, #15
 8002f32:	18fb      	adds	r3, r7, r3
 8002f34:	781a      	ldrb	r2, [r3, #0]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2100      	movs	r1, #0
 8002f3a:	0018      	movs	r0, r3
 8002f3c:	f7ff ff10 	bl	8002d60 <Max31865_writeRegister8>
}
 8002f40:	46c0      	nop			@ (mov r8, r8)
 8002f42:	46bd      	mov	sp, r7
 8002f44:	b004      	add	sp, #16
 8002f46:	bdb0      	pop	{r4, r5, r7, pc}

08002f48 <Max31865_setFilter>:
//#########################################################################################################################
void Max31865_setFilter(Max31865_t *max31865, uint8_t filterHz)
{
 8002f48:	b5b0      	push	{r4, r5, r7, lr}
 8002f4a:	b084      	sub	sp, #16
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
 8002f50:	000a      	movs	r2, r1
 8002f52:	1cfb      	adds	r3, r7, #3
 8002f54:	701a      	strb	r2, [r3, #0]
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 8002f56:	250f      	movs	r5, #15
 8002f58:	197c      	adds	r4, r7, r5
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2100      	movs	r1, #0
 8002f5e:	0018      	movs	r0, r3
 8002f60:	f7ff febb 	bl	8002cda <Max31865_readRegister8>
 8002f64:	0003      	movs	r3, r0
 8002f66:	7023      	strb	r3, [r4, #0]
	if (filterHz == 50)
 8002f68:	1cfb      	adds	r3, r7, #3
 8002f6a:	781b      	ldrb	r3, [r3, #0]
 8002f6c:	2b32      	cmp	r3, #50	@ 0x32
 8002f6e:	d106      	bne.n	8002f7e <Max31865_setFilter+0x36>
		t |= MAX31856_CONFIG_FILT50HZ;
 8002f70:	197b      	adds	r3, r7, r5
 8002f72:	197a      	adds	r2, r7, r5
 8002f74:	7812      	ldrb	r2, [r2, #0]
 8002f76:	2101      	movs	r1, #1
 8002f78:	430a      	orrs	r2, r1
 8002f7a:	701a      	strb	r2, [r3, #0]
 8002f7c:	e006      	b.n	8002f8c <Max31865_setFilter+0x44>
	else
		t &= ~MAX31856_CONFIG_FILT50HZ;
 8002f7e:	220f      	movs	r2, #15
 8002f80:	18bb      	adds	r3, r7, r2
 8002f82:	18ba      	adds	r2, r7, r2
 8002f84:	7812      	ldrb	r2, [r2, #0]
 8002f86:	2101      	movs	r1, #1
 8002f88:	438a      	bics	r2, r1
 8002f8a:	701a      	strb	r2, [r3, #0]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 8002f8c:	230f      	movs	r3, #15
 8002f8e:	18fb      	adds	r3, r7, r3
 8002f90:	781a      	ldrb	r2, [r3, #0]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2100      	movs	r1, #0
 8002f96:	0018      	movs	r0, r3
 8002f98:	f7ff fee2 	bl	8002d60 <Max31865_writeRegister8>
}
 8002f9c:	46c0      	nop			@ (mov r8, r8)
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	b004      	add	sp, #16
 8002fa2:	bdb0      	pop	{r4, r5, r7, pc}

08002fa4 <Max31865_readRTD>:
//#########################################################################################################################
uint16_t Max31865_readRTD (Max31865_t *max31865)
{
 8002fa4:	b5b0      	push	{r4, r5, r7, lr}
 8002fa6:	b084      	sub	sp, #16
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
	Max31865_clearFault(max31865);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	0018      	movs	r0, r3
 8002fb0:	f7ff ff1a 	bl	8002de8 <Max31865_clearFault>
	Max31865_enableBias(max31865, 1);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2101      	movs	r1, #1
 8002fb8:	0018      	movs	r0, r3
 8002fba:	f7ff ff3a 	bl	8002e32 <Max31865_enableBias>
	Max31865_delay(10);
 8002fbe:	200a      	movs	r0, #10
 8002fc0:	f7ff fe34 	bl	8002c2c <Max31865_delay>
	uint8_t t = Max31865_readRegister8(max31865, MAX31856_CONFIG_REG);
 8002fc4:	250f      	movs	r5, #15
 8002fc6:	197c      	adds	r4, r7, r5
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2100      	movs	r1, #0
 8002fcc:	0018      	movs	r0, r3
 8002fce:	f7ff fe84 	bl	8002cda <Max31865_readRegister8>
 8002fd2:	0003      	movs	r3, r0
 8002fd4:	7023      	strb	r3, [r4, #0]
	t |= MAX31856_CONFIG_1SHOT;
 8002fd6:	0028      	movs	r0, r5
 8002fd8:	183b      	adds	r3, r7, r0
 8002fda:	183a      	adds	r2, r7, r0
 8002fdc:	7812      	ldrb	r2, [r2, #0]
 8002fde:	2120      	movs	r1, #32
 8002fe0:	430a      	orrs	r2, r1
 8002fe2:	701a      	strb	r2, [r3, #0]
	Max31865_writeRegister8(max31865, MAX31856_CONFIG_REG, t);
 8002fe4:	183b      	adds	r3, r7, r0
 8002fe6:	781a      	ldrb	r2, [r3, #0]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2100      	movs	r1, #0
 8002fec:	0018      	movs	r0, r3
 8002fee:	f7ff feb7 	bl	8002d60 <Max31865_writeRegister8>
	Max31865_delay(65);
 8002ff2:	2041      	movs	r0, #65	@ 0x41
 8002ff4:	f7ff fe1a 	bl	8002c2c <Max31865_delay>
	uint16_t rtd = Max31865_readRegister16(max31865, MAX31856_RTDMSB_REG);
 8002ff8:	250c      	movs	r5, #12
 8002ffa:	197c      	adds	r4, r7, r5
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2101      	movs	r1, #1
 8003000:	0018      	movs	r0, r3
 8003002:	f7ff fe82 	bl	8002d0a <Max31865_readRegister16>
 8003006:	0003      	movs	r3, r0
 8003008:	8023      	strh	r3, [r4, #0]
	rtd >>= 1;
 800300a:	0029      	movs	r1, r5
 800300c:	187b      	adds	r3, r7, r1
 800300e:	187a      	adds	r2, r7, r1
 8003010:	8812      	ldrh	r2, [r2, #0]
 8003012:	0852      	lsrs	r2, r2, #1
 8003014:	801a      	strh	r2, [r3, #0]
	return rtd;
 8003016:	187b      	adds	r3, r7, r1
 8003018:	881b      	ldrh	r3, [r3, #0]
}
 800301a:	0018      	movs	r0, r3
 800301c:	46bd      	mov	sp, r7
 800301e:	b004      	add	sp, #16
 8003020:	bdb0      	pop	{r4, r5, r7, pc}

08003022 <Max31865_init>:
//#########################################################################################################################
//#########################################################################################################################
//#########################################################################################################################
void  Max31865_init(Max31865_t *max31865,SPI_HandleTypeDef *spi,GPIO_TypeDef  *cs_gpio,uint16_t cs_pin,uint8_t  numwires, uint8_t filterHz)
{
 8003022:	b580      	push	{r7, lr}
 8003024:	b084      	sub	sp, #16
 8003026:	af00      	add	r7, sp, #0
 8003028:	60f8      	str	r0, [r7, #12]
 800302a:	60b9      	str	r1, [r7, #8]
 800302c:	607a      	str	r2, [r7, #4]
 800302e:	001a      	movs	r2, r3
 8003030:	1cbb      	adds	r3, r7, #2
 8003032:	801a      	strh	r2, [r3, #0]
  if(max31865->lock == 1)
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	7b1b      	ldrb	r3, [r3, #12]
 8003038:	2b01      	cmp	r3, #1
 800303a:	d102      	bne.n	8003042 <Max31865_init+0x20>
    Max31865_delay(1);
 800303c:	2001      	movs	r0, #1
 800303e:	f7ff fdf5 	bl	8002c2c <Max31865_delay>
  max31865->lock = 1;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2201      	movs	r2, #1
 8003046:	731a      	strb	r2, [r3, #12]
  max31865->spi = spi;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	68ba      	ldr	r2, [r7, #8]
 800304c:	609a      	str	r2, [r3, #8]
  max31865->cs_gpio = cs_gpio;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	687a      	ldr	r2, [r7, #4]
 8003052:	601a      	str	r2, [r3, #0]
  max31865->cs_pin = cs_pin;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	1cba      	adds	r2, r7, #2
 8003058:	8812      	ldrh	r2, [r2, #0]
 800305a:	809a      	strh	r2, [r3, #4]
  HAL_GPIO_WritePin(max31865->cs_gpio,max31865->cs_pin,GPIO_PIN_SET);
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	6818      	ldr	r0, [r3, #0]
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	889b      	ldrh	r3, [r3, #4]
 8003064:	2201      	movs	r2, #1
 8003066:	0019      	movs	r1, r3
 8003068:	f002 fc15 	bl	8005896 <HAL_GPIO_WritePin>
  Max31865_delay(100);
 800306c:	2064      	movs	r0, #100	@ 0x64
 800306e:	f7ff fddd 	bl	8002c2c <Max31865_delay>
  Max31865_setWires(max31865, numwires);
 8003072:	2318      	movs	r3, #24
 8003074:	18fb      	adds	r3, r7, r3
 8003076:	781a      	ldrb	r2, [r3, #0]
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	0011      	movs	r1, r2
 800307c:	0018      	movs	r0, r3
 800307e:	f7ff ff35 	bl	8002eec <Max31865_setWires>
	Max31865_enableBias(max31865, 0);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2100      	movs	r1, #0
 8003086:	0018      	movs	r0, r3
 8003088:	f7ff fed3 	bl	8002e32 <Max31865_enableBias>
	Max31865_autoConvert(max31865, 0);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2100      	movs	r1, #0
 8003090:	0018      	movs	r0, r3
 8003092:	f7ff fefd 	bl	8002e90 <Max31865_autoConvert>
	Max31865_clearFault(max31865);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	0018      	movs	r0, r3
 800309a:	f7ff fea5 	bl	8002de8 <Max31865_clearFault>
  Max31865_setFilter(max31865, filterHz);
 800309e:	231c      	movs	r3, #28
 80030a0:	18fb      	adds	r3, r7, r3
 80030a2:	781a      	ldrb	r2, [r3, #0]
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	0011      	movs	r1, r2
 80030a8:	0018      	movs	r0, r3
 80030aa:	f7ff ff4d 	bl	8002f48 <Max31865_setFilter>
}
 80030ae:	46c0      	nop			@ (mov r8, r8)
 80030b0:	46bd      	mov	sp, r7
 80030b2:	b004      	add	sp, #16
 80030b4:	bd80      	pop	{r7, pc}
	...

080030b8 <Max31865_readTempC>:
//#########################################################################################################################
bool Max31865_readTempC(Max31865_t *max31865,float *readTemp)
{
 80030b8:	b5b0      	push	{r4, r5, r7, lr}
 80030ba:	b08a      	sub	sp, #40	@ 0x28
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	6039      	str	r1, [r7, #0]
  if(max31865->lock == 1)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	7b1b      	ldrb	r3, [r3, #12]
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d102      	bne.n	80030d0 <Max31865_readTempC+0x18>
    Max31865_delay(1);
 80030ca:	2001      	movs	r0, #1
 80030cc:	f7ff fdae 	bl	8002c2c <Max31865_delay>
  max31865->lock = 1;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2201      	movs	r2, #1
 80030d4:	731a      	strb	r2, [r3, #12]
  bool isOk = false;
 80030d6:	2427      	movs	r4, #39	@ 0x27
 80030d8:	193b      	adds	r3, r7, r4
 80030da:	2200      	movs	r2, #0
 80030dc:	701a      	strb	r2, [r3, #0]
  float Z1, Z2, Z3, Z4, Rt, temp;
	Rt = Max31865_readRTD(max31865);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	0018      	movs	r0, r3
 80030e2:	f7ff ff5f 	bl	8002fa4 <Max31865_readRTD>
 80030e6:	0003      	movs	r3, r0
 80030e8:	0018      	movs	r0, r3
 80030ea:	f7fe f993 	bl	8001414 <__aeabi_ui2f>
 80030ee:	1c03      	adds	r3, r0, #0
 80030f0:	623b      	str	r3, [r7, #32]
	Rt /= 32768;
 80030f2:	218e      	movs	r1, #142	@ 0x8e
 80030f4:	05c9      	lsls	r1, r1, #23
 80030f6:	6a38      	ldr	r0, [r7, #32]
 80030f8:	f7fd fc42 	bl	8000980 <__aeabi_fdiv>
 80030fc:	1c03      	adds	r3, r0, #0
 80030fe:	623b      	str	r3, [r7, #32]
	Rt *= _MAX31865_RREF;
 8003100:	4981      	ldr	r1, [pc, #516]	@ (8003308 <Max31865_readTempC+0x250>)
 8003102:	6a38      	ldr	r0, [r7, #32]
 8003104:	f7fd fe22 	bl	8000d4c <__aeabi_fmul>
 8003108:	1c03      	adds	r3, r0, #0
 800310a:	623b      	str	r3, [r7, #32]
	Z1 = -RTD_A;
 800310c:	4b7f      	ldr	r3, [pc, #508]	@ (800330c <Max31865_readTempC+0x254>)
 800310e:	61fb      	str	r3, [r7, #28]
	Z2 = RTD_A * RTD_A - (4 * RTD_B);
 8003110:	4b7f      	ldr	r3, [pc, #508]	@ (8003310 <Max31865_readTempC+0x258>)
 8003112:	61bb      	str	r3, [r7, #24]
	Z3 = (4 * RTD_B) / _MAX31865_RNOMINAL;
 8003114:	4b7f      	ldr	r3, [pc, #508]	@ (8003314 <Max31865_readTempC+0x25c>)
 8003116:	617b      	str	r3, [r7, #20]
	Z4 = 2 * RTD_B;
 8003118:	4b7f      	ldr	r3, [pc, #508]	@ (8003318 <Max31865_readTempC+0x260>)
 800311a:	613b      	str	r3, [r7, #16]
	temp = Z2 + (Z3 * Rt);
 800311c:	6a39      	ldr	r1, [r7, #32]
 800311e:	6978      	ldr	r0, [r7, #20]
 8003120:	f7fd fe14 	bl	8000d4c <__aeabi_fmul>
 8003124:	1c03      	adds	r3, r0, #0
 8003126:	1c19      	adds	r1, r3, #0
 8003128:	69b8      	ldr	r0, [r7, #24]
 800312a:	f7fd fa9f 	bl	800066c <__aeabi_fadd>
 800312e:	1c03      	adds	r3, r0, #0
 8003130:	60fb      	str	r3, [r7, #12]
	temp = (sqrtf(temp) + Z1) / Z4;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	1c18      	adds	r0, r3, #0
 8003136:	f005 fe21 	bl	8008d7c <sqrtf>
 800313a:	1c03      	adds	r3, r0, #0
 800313c:	69f9      	ldr	r1, [r7, #28]
 800313e:	1c18      	adds	r0, r3, #0
 8003140:	f7fd fa94 	bl	800066c <__aeabi_fadd>
 8003144:	1c03      	adds	r3, r0, #0
 8003146:	6939      	ldr	r1, [r7, #16]
 8003148:	1c18      	adds	r0, r3, #0
 800314a:	f7fd fc19 	bl	8000980 <__aeabi_fdiv>
 800314e:	1c03      	adds	r3, r0, #0
 8003150:	60fb      	str	r3, [r7, #12]

	if (temp >= 0)
 8003152:	2100      	movs	r1, #0
 8003154:	68f8      	ldr	r0, [r7, #12]
 8003156:	f7fd f97b 	bl	8000450 <__aeabi_fcmpge>
 800315a:	1e03      	subs	r3, r0, #0
 800315c:	d012      	beq.n	8003184 <Max31865_readTempC+0xcc>
  {
    *readTemp = temp;
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	68fa      	ldr	r2, [r7, #12]
 8003162:	601a      	str	r2, [r3, #0]
    if(Max31865_readFault(max31865) == 0)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	0018      	movs	r0, r3
 8003168:	f7ff fe30 	bl	8002dcc <Max31865_readFault>
 800316c:	1e03      	subs	r3, r0, #0
 800316e:	d102      	bne.n	8003176 <Max31865_readTempC+0xbe>
      isOk = true;
 8003170:	193b      	adds	r3, r7, r4
 8003172:	2201      	movs	r2, #1
 8003174:	701a      	strb	r2, [r3, #0]
    max31865->lock = 0;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	731a      	strb	r2, [r3, #12]
    return isOk;
 800317c:	2327      	movs	r3, #39	@ 0x27
 800317e:	18fb      	adds	r3, r7, r3
 8003180:	781b      	ldrb	r3, [r3, #0]
 8003182:	e0bc      	b.n	80032fe <Max31865_readTempC+0x246>
  }
	Rt /= _MAX31865_RNOMINAL;
 8003184:	4965      	ldr	r1, [pc, #404]	@ (800331c <Max31865_readTempC+0x264>)
 8003186:	6a38      	ldr	r0, [r7, #32]
 8003188:	f7fd fbfa 	bl	8000980 <__aeabi_fdiv>
 800318c:	1c03      	adds	r3, r0, #0
 800318e:	623b      	str	r3, [r7, #32]
	//Rt *= 100;
	Rt *= 5000;
 8003190:	4963      	ldr	r1, [pc, #396]	@ (8003320 <Max31865_readTempC+0x268>)
 8003192:	6a38      	ldr	r0, [r7, #32]
 8003194:	f7fd fdda 	bl	8000d4c <__aeabi_fmul>
 8003198:	1c03      	adds	r3, r0, #0
 800319a:	623b      	str	r3, [r7, #32]
	float rpoly = Rt;
 800319c:	6a3b      	ldr	r3, [r7, #32]
 800319e:	60bb      	str	r3, [r7, #8]
	temp = -242.02;
 80031a0:	4b60      	ldr	r3, [pc, #384]	@ (8003324 <Max31865_readTempC+0x26c>)
 80031a2:	60fb      	str	r3, [r7, #12]
	temp += 2.2228 * rpoly;
 80031a4:	68f8      	ldr	r0, [r7, #12]
 80031a6:	f7ff fb3f 	bl	8002828 <__aeabi_f2d>
 80031aa:	0004      	movs	r4, r0
 80031ac:	000d      	movs	r5, r1
 80031ae:	68b8      	ldr	r0, [r7, #8]
 80031b0:	f7ff fb3a 	bl	8002828 <__aeabi_f2d>
 80031b4:	4a5c      	ldr	r2, [pc, #368]	@ (8003328 <Max31865_readTempC+0x270>)
 80031b6:	4b5d      	ldr	r3, [pc, #372]	@ (800332c <Max31865_readTempC+0x274>)
 80031b8:	f7fe fcd2 	bl	8001b60 <__aeabi_dmul>
 80031bc:	0002      	movs	r2, r0
 80031be:	000b      	movs	r3, r1
 80031c0:	0020      	movs	r0, r4
 80031c2:	0029      	movs	r1, r5
 80031c4:	f7fe f968 	bl	8001498 <__aeabi_dadd>
 80031c8:	0002      	movs	r2, r0
 80031ca:	000b      	movs	r3, r1
 80031cc:	0010      	movs	r0, r2
 80031ce:	0019      	movs	r1, r3
 80031d0:	f7ff fb72 	bl	80028b8 <__aeabi_d2f>
 80031d4:	1c03      	adds	r3, r0, #0
 80031d6:	60fb      	str	r3, [r7, #12]
	rpoly *= Rt;  // square
 80031d8:	6a39      	ldr	r1, [r7, #32]
 80031da:	68b8      	ldr	r0, [r7, #8]
 80031dc:	f7fd fdb6 	bl	8000d4c <__aeabi_fmul>
 80031e0:	1c03      	adds	r3, r0, #0
 80031e2:	60bb      	str	r3, [r7, #8]
	temp += 2.5859e-3 * rpoly;
 80031e4:	68f8      	ldr	r0, [r7, #12]
 80031e6:	f7ff fb1f 	bl	8002828 <__aeabi_f2d>
 80031ea:	0004      	movs	r4, r0
 80031ec:	000d      	movs	r5, r1
 80031ee:	68b8      	ldr	r0, [r7, #8]
 80031f0:	f7ff fb1a 	bl	8002828 <__aeabi_f2d>
 80031f4:	4a4e      	ldr	r2, [pc, #312]	@ (8003330 <Max31865_readTempC+0x278>)
 80031f6:	4b4f      	ldr	r3, [pc, #316]	@ (8003334 <Max31865_readTempC+0x27c>)
 80031f8:	f7fe fcb2 	bl	8001b60 <__aeabi_dmul>
 80031fc:	0002      	movs	r2, r0
 80031fe:	000b      	movs	r3, r1
 8003200:	0020      	movs	r0, r4
 8003202:	0029      	movs	r1, r5
 8003204:	f7fe f948 	bl	8001498 <__aeabi_dadd>
 8003208:	0002      	movs	r2, r0
 800320a:	000b      	movs	r3, r1
 800320c:	0010      	movs	r0, r2
 800320e:	0019      	movs	r1, r3
 8003210:	f7ff fb52 	bl	80028b8 <__aeabi_d2f>
 8003214:	1c03      	adds	r3, r0, #0
 8003216:	60fb      	str	r3, [r7, #12]
	rpoly *= Rt;  // ^3
 8003218:	6a39      	ldr	r1, [r7, #32]
 800321a:	68b8      	ldr	r0, [r7, #8]
 800321c:	f7fd fd96 	bl	8000d4c <__aeabi_fmul>
 8003220:	1c03      	adds	r3, r0, #0
 8003222:	60bb      	str	r3, [r7, #8]
	temp -= 4.8260e-6 * rpoly;
 8003224:	68f8      	ldr	r0, [r7, #12]
 8003226:	f7ff faff 	bl	8002828 <__aeabi_f2d>
 800322a:	0004      	movs	r4, r0
 800322c:	000d      	movs	r5, r1
 800322e:	68b8      	ldr	r0, [r7, #8]
 8003230:	f7ff fafa 	bl	8002828 <__aeabi_f2d>
 8003234:	4a40      	ldr	r2, [pc, #256]	@ (8003338 <Max31865_readTempC+0x280>)
 8003236:	4b41      	ldr	r3, [pc, #260]	@ (800333c <Max31865_readTempC+0x284>)
 8003238:	f7fe fc92 	bl	8001b60 <__aeabi_dmul>
 800323c:	0002      	movs	r2, r0
 800323e:	000b      	movs	r3, r1
 8003240:	0020      	movs	r0, r4
 8003242:	0029      	movs	r1, r5
 8003244:	f7fe ff54 	bl	80020f0 <__aeabi_dsub>
 8003248:	0002      	movs	r2, r0
 800324a:	000b      	movs	r3, r1
 800324c:	0010      	movs	r0, r2
 800324e:	0019      	movs	r1, r3
 8003250:	f7ff fb32 	bl	80028b8 <__aeabi_d2f>
 8003254:	1c03      	adds	r3, r0, #0
 8003256:	60fb      	str	r3, [r7, #12]
	rpoly *= Rt;  // ^4
 8003258:	6a39      	ldr	r1, [r7, #32]
 800325a:	68b8      	ldr	r0, [r7, #8]
 800325c:	f7fd fd76 	bl	8000d4c <__aeabi_fmul>
 8003260:	1c03      	adds	r3, r0, #0
 8003262:	60bb      	str	r3, [r7, #8]
	temp -= 2.8183e-8 * rpoly;
 8003264:	68f8      	ldr	r0, [r7, #12]
 8003266:	f7ff fadf 	bl	8002828 <__aeabi_f2d>
 800326a:	0004      	movs	r4, r0
 800326c:	000d      	movs	r5, r1
 800326e:	68b8      	ldr	r0, [r7, #8]
 8003270:	f7ff fada 	bl	8002828 <__aeabi_f2d>
 8003274:	4a32      	ldr	r2, [pc, #200]	@ (8003340 <Max31865_readTempC+0x288>)
 8003276:	4b33      	ldr	r3, [pc, #204]	@ (8003344 <Max31865_readTempC+0x28c>)
 8003278:	f7fe fc72 	bl	8001b60 <__aeabi_dmul>
 800327c:	0002      	movs	r2, r0
 800327e:	000b      	movs	r3, r1
 8003280:	0020      	movs	r0, r4
 8003282:	0029      	movs	r1, r5
 8003284:	f7fe ff34 	bl	80020f0 <__aeabi_dsub>
 8003288:	0002      	movs	r2, r0
 800328a:	000b      	movs	r3, r1
 800328c:	0010      	movs	r0, r2
 800328e:	0019      	movs	r1, r3
 8003290:	f7ff fb12 	bl	80028b8 <__aeabi_d2f>
 8003294:	1c03      	adds	r3, r0, #0
 8003296:	60fb      	str	r3, [r7, #12]
	rpoly *= Rt;  // ^5
 8003298:	6a39      	ldr	r1, [r7, #32]
 800329a:	68b8      	ldr	r0, [r7, #8]
 800329c:	f7fd fd56 	bl	8000d4c <__aeabi_fmul>
 80032a0:	1c03      	adds	r3, r0, #0
 80032a2:	60bb      	str	r3, [r7, #8]
	temp += 1.5243e-10 * rpoly;
 80032a4:	68f8      	ldr	r0, [r7, #12]
 80032a6:	f7ff fabf 	bl	8002828 <__aeabi_f2d>
 80032aa:	0004      	movs	r4, r0
 80032ac:	000d      	movs	r5, r1
 80032ae:	68b8      	ldr	r0, [r7, #8]
 80032b0:	f7ff faba 	bl	8002828 <__aeabi_f2d>
 80032b4:	4a24      	ldr	r2, [pc, #144]	@ (8003348 <Max31865_readTempC+0x290>)
 80032b6:	4b25      	ldr	r3, [pc, #148]	@ (800334c <Max31865_readTempC+0x294>)
 80032b8:	f7fe fc52 	bl	8001b60 <__aeabi_dmul>
 80032bc:	0002      	movs	r2, r0
 80032be:	000b      	movs	r3, r1
 80032c0:	0020      	movs	r0, r4
 80032c2:	0029      	movs	r1, r5
 80032c4:	f7fe f8e8 	bl	8001498 <__aeabi_dadd>
 80032c8:	0002      	movs	r2, r0
 80032ca:	000b      	movs	r3, r1
 80032cc:	0010      	movs	r0, r2
 80032ce:	0019      	movs	r1, r3
 80032d0:	f7ff faf2 	bl	80028b8 <__aeabi_d2f>
 80032d4:	1c03      	adds	r3, r0, #0
 80032d6:	60fb      	str	r3, [r7, #12]

  *readTemp = temp;
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	68fa      	ldr	r2, [r7, #12]
 80032dc:	601a      	str	r2, [r3, #0]
  if(Max31865_readFault(max31865) == 0)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	0018      	movs	r0, r3
 80032e2:	f7ff fd73 	bl	8002dcc <Max31865_readFault>
 80032e6:	1e03      	subs	r3, r0, #0
 80032e8:	d103      	bne.n	80032f2 <Max31865_readTempC+0x23a>
    isOk = true;
 80032ea:	2327      	movs	r3, #39	@ 0x27
 80032ec:	18fb      	adds	r3, r7, r3
 80032ee:	2201      	movs	r2, #1
 80032f0:	701a      	strb	r2, [r3, #0]
  max31865->lock = 0;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2200      	movs	r2, #0
 80032f6:	731a      	strb	r2, [r3, #12]
  return isOk;
 80032f8:	2327      	movs	r3, #39	@ 0x27
 80032fa:	18fb      	adds	r3, r7, r3
 80032fc:	781b      	ldrb	r3, [r3, #0]
}
 80032fe:	0018      	movs	r0, r3
 8003300:	46bd      	mov	sp, r7
 8003302:	b00a      	add	sp, #40	@ 0x28
 8003304:	bdb0      	pop	{r4, r5, r7, pc}
 8003306:	46c0      	nop			@ (mov r8, r8)
 8003308:	45866000 	.word	0x45866000
 800330c:	bb801132 	.word	0xbb801132
 8003310:	37938317 	.word	0x37938317
 8003314:	b11ebdf3 	.word	0xb11ebdf3
 8003318:	b59b057f 	.word	0xb59b057f
 800331c:	447a0000 	.word	0x447a0000
 8003320:	459c4000 	.word	0x459c4000
 8003324:	c372051f 	.word	0xc372051f
 8003328:	5dcc63f1 	.word	0x5dcc63f1
 800332c:	4001c84b 	.word	0x4001c84b
 8003330:	7dc882bb 	.word	0x7dc882bb
 8003334:	3f652f06 	.word	0x3f652f06
 8003338:	c766c293 	.word	0xc766c293
 800333c:	3ed43de0 	.word	0x3ed43de0
 8003340:	513156ce 	.word	0x513156ce
 8003344:	3e5e42e2 	.word	0x3e5e42e2
 8003348:	61e4fa3e 	.word	0x61e4fa3e
 800334c:	3de4f327 	.word	0x3de4f327

08003350 <Max31865_Filter>:
  *readTemp = (*readTemp * 9.0f / 5.0f) + 32.0f;
  return isOk;
}
//#########################################################################################################################
float Max31865_Filter(float	newInput, float	lastOutput, float efectiveFactor)
{
 8003350:	b590      	push	{r4, r7, lr}
 8003352:	b085      	sub	sp, #20
 8003354:	af00      	add	r7, sp, #0
 8003356:	60f8      	str	r0, [r7, #12]
 8003358:	60b9      	str	r1, [r7, #8]
 800335a:	607a      	str	r2, [r7, #4]
	return ((float)lastOutput*(1.0f-efectiveFactor)) + ((float)newInput*efectiveFactor) ;
 800335c:	6879      	ldr	r1, [r7, #4]
 800335e:	20fe      	movs	r0, #254	@ 0xfe
 8003360:	0580      	lsls	r0, r0, #22
 8003362:	f7fd fe31 	bl	8000fc8 <__aeabi_fsub>
 8003366:	1c03      	adds	r3, r0, #0
 8003368:	68b9      	ldr	r1, [r7, #8]
 800336a:	1c18      	adds	r0, r3, #0
 800336c:	f7fd fcee 	bl	8000d4c <__aeabi_fmul>
 8003370:	1c03      	adds	r3, r0, #0
 8003372:	1c1c      	adds	r4, r3, #0
 8003374:	6879      	ldr	r1, [r7, #4]
 8003376:	68f8      	ldr	r0, [r7, #12]
 8003378:	f7fd fce8 	bl	8000d4c <__aeabi_fmul>
 800337c:	1c03      	adds	r3, r0, #0
 800337e:	1c19      	adds	r1, r3, #0
 8003380:	1c20      	adds	r0, r4, #0
 8003382:	f7fd f973 	bl	800066c <__aeabi_fadd>
 8003386:	1c03      	adds	r3, r0, #0
}
 8003388:	1c18      	adds	r0, r3, #0
 800338a:	46bd      	mov	sp, r7
 800338c:	b005      	add	sp, #20
 800338e:	bd90      	pop	{r4, r7, pc}

08003390 <Convert_ADC_to_CapacitorVoltage>:

//float Convert_ADC_to_Temperature(uint16_t adc_value){

//}
#define CAPACITOR_DIVIDER 16.0f
float Convert_ADC_to_CapacitorVoltage(uint16_t adc_value){
 8003390:	b580      	push	{r7, lr}
 8003392:	b084      	sub	sp, #16
 8003394:	af00      	add	r7, sp, #0
 8003396:	0002      	movs	r2, r0
 8003398:	1dbb      	adds	r3, r7, #6
 800339a:	801a      	strh	r2, [r3, #0]
	float CapacitorVoltage=((adc_value / ADC_MAX) * VREF)*CAPACITOR_DIVIDER;
 800339c:	1dbb      	adds	r3, r7, #6
 800339e:	881b      	ldrh	r3, [r3, #0]
 80033a0:	0018      	movs	r0, r3
 80033a2:	f7fd ffeb 	bl	800137c <__aeabi_i2f>
 80033a6:	1c03      	adds	r3, r0, #0
 80033a8:	490a      	ldr	r1, [pc, #40]	@ (80033d4 <Convert_ADC_to_CapacitorVoltage+0x44>)
 80033aa:	1c18      	adds	r0, r3, #0
 80033ac:	f7fd fae8 	bl	8000980 <__aeabi_fdiv>
 80033b0:	1c03      	adds	r3, r0, #0
 80033b2:	4909      	ldr	r1, [pc, #36]	@ (80033d8 <Convert_ADC_to_CapacitorVoltage+0x48>)
 80033b4:	1c18      	adds	r0, r3, #0
 80033b6:	f7fd fcc9 	bl	8000d4c <__aeabi_fmul>
 80033ba:	1c03      	adds	r3, r0, #0
 80033bc:	2183      	movs	r1, #131	@ 0x83
 80033be:	05c9      	lsls	r1, r1, #23
 80033c0:	1c18      	adds	r0, r3, #0
 80033c2:	f7fd fcc3 	bl	8000d4c <__aeabi_fmul>
 80033c6:	1c03      	adds	r3, r0, #0
 80033c8:	60fb      	str	r3, [r7, #12]
	return CapacitorVoltage;
 80033ca:	68fb      	ldr	r3, [r7, #12]
}
 80033cc:	1c18      	adds	r0, r3, #0
 80033ce:	46bd      	mov	sp, r7
 80033d0:	b004      	add	sp, #16
 80033d2:	bd80      	pop	{r7, pc}
 80033d4:	457ff000 	.word	0x457ff000
 80033d8:	40533333 	.word	0x40533333

080033dc <Convert_ADC_to_CellVoltage>:


#define CELL_DIVIDER 9.5f
float Convert_ADC_to_CellVoltage(uint16_t adc_value){
 80033dc:	b580      	push	{r7, lr}
 80033de:	b084      	sub	sp, #16
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	0002      	movs	r2, r0
 80033e4:	1dbb      	adds	r3, r7, #6
 80033e6:	801a      	strh	r2, [r3, #0]
	float CellVoltage=((adc_value / ADC_MAX) * VREF)*CELL_DIVIDER;
 80033e8:	1dbb      	adds	r3, r7, #6
 80033ea:	881b      	ldrh	r3, [r3, #0]
 80033ec:	0018      	movs	r0, r3
 80033ee:	f7fd ffc5 	bl	800137c <__aeabi_i2f>
 80033f2:	1c03      	adds	r3, r0, #0
 80033f4:	490a      	ldr	r1, [pc, #40]	@ (8003420 <Convert_ADC_to_CellVoltage+0x44>)
 80033f6:	1c18      	adds	r0, r3, #0
 80033f8:	f7fd fac2 	bl	8000980 <__aeabi_fdiv>
 80033fc:	1c03      	adds	r3, r0, #0
 80033fe:	4909      	ldr	r1, [pc, #36]	@ (8003424 <Convert_ADC_to_CellVoltage+0x48>)
 8003400:	1c18      	adds	r0, r3, #0
 8003402:	f7fd fca3 	bl	8000d4c <__aeabi_fmul>
 8003406:	1c03      	adds	r3, r0, #0
 8003408:	4907      	ldr	r1, [pc, #28]	@ (8003428 <Convert_ADC_to_CellVoltage+0x4c>)
 800340a:	1c18      	adds	r0, r3, #0
 800340c:	f7fd fc9e 	bl	8000d4c <__aeabi_fmul>
 8003410:	1c03      	adds	r3, r0, #0
 8003412:	60fb      	str	r3, [r7, #12]
	return CellVoltage;
 8003414:	68fb      	ldr	r3, [r7, #12]
}
 8003416:	1c18      	adds	r0, r3, #0
 8003418:	46bd      	mov	sp, r7
 800341a:	b004      	add	sp, #16
 800341c:	bd80      	pop	{r7, pc}
 800341e:	46c0      	nop			@ (mov r8, r8)
 8003420:	457ff000 	.word	0x457ff000
 8003424:	40533333 	.word	0x40533333
 8003428:	41180000 	.word	0x41180000

0800342c <Convert_ADC_to_CellCurrent>:

#define ACS_SENS 0.0203f
float Convert_ADC_to_CellCurrent(uint16_t adc_value){
 800342c:	b580      	push	{r7, lr}
 800342e:	b084      	sub	sp, #16
 8003430:	af00      	add	r7, sp, #0
 8003432:	0002      	movs	r2, r0
 8003434:	1dbb      	adds	r3, r7, #6
 8003436:	801a      	strh	r2, [r3, #0]
	float voltage = ((adc_value / ADC_MAX) * VREF);
 8003438:	1dbb      	adds	r3, r7, #6
 800343a:	881b      	ldrh	r3, [r3, #0]
 800343c:	0018      	movs	r0, r3
 800343e:	f7fd ff9d 	bl	800137c <__aeabi_i2f>
 8003442:	1c03      	adds	r3, r0, #0
 8003444:	490d      	ldr	r1, [pc, #52]	@ (800347c <Convert_ADC_to_CellCurrent+0x50>)
 8003446:	1c18      	adds	r0, r3, #0
 8003448:	f7fd fa9a 	bl	8000980 <__aeabi_fdiv>
 800344c:	1c03      	adds	r3, r0, #0
 800344e:	490c      	ldr	r1, [pc, #48]	@ (8003480 <Convert_ADC_to_CellCurrent+0x54>)
 8003450:	1c18      	adds	r0, r3, #0
 8003452:	f7fd fc7b 	bl	8000d4c <__aeabi_fmul>
 8003456:	1c03      	adds	r3, r0, #0
 8003458:	60fb      	str	r3, [r7, #12]
	float CellCurrent = (1.65f-voltage) / ACS_SENS;
 800345a:	68f9      	ldr	r1, [r7, #12]
 800345c:	4809      	ldr	r0, [pc, #36]	@ (8003484 <Convert_ADC_to_CellCurrent+0x58>)
 800345e:	f7fd fdb3 	bl	8000fc8 <__aeabi_fsub>
 8003462:	1c03      	adds	r3, r0, #0
 8003464:	4908      	ldr	r1, [pc, #32]	@ (8003488 <Convert_ADC_to_CellCurrent+0x5c>)
 8003466:	1c18      	adds	r0, r3, #0
 8003468:	f7fd fa8a 	bl	8000980 <__aeabi_fdiv>
 800346c:	1c03      	adds	r3, r0, #0
 800346e:	60bb      	str	r3, [r7, #8]
	return CellCurrent;
 8003470:	68bb      	ldr	r3, [r7, #8]
}
 8003472:	1c18      	adds	r0, r3, #0
 8003474:	46bd      	mov	sp, r7
 8003476:	b004      	add	sp, #16
 8003478:	bd80      	pop	{r7, pc}
 800347a:	46c0      	nop			@ (mov r8, r8)
 800347c:	457ff000 	.word	0x457ff000
 8003480:	40533333 	.word	0x40533333
 8003484:	3fd33333 	.word	0x3fd33333
 8003488:	3ca64c30 	.word	0x3ca64c30

0800348c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800348c:	b590      	push	{r4, r7, lr}
 800348e:	b083      	sub	sp, #12
 8003490:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003492:	f000 fe53 	bl	800413c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003496:	f000 f895 	bl	80035c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800349a:	f000 fb1b 	bl	8003ad4 <MX_GPIO_Init>
  MX_ADC1_Init();
 800349e:	f000 f8d9 	bl	8003654 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80034a2:	f000 fac9 	bl	8003a38 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80034a6:	f000 fa65 	bl	8003974 <MX_TIM3_Init>
  MX_SPI2_Init();
 80034aa:	f000 f977 	bl	800379c <MX_SPI2_Init>
  MX_TIM1_Init();
 80034ae:	f000 f9b3 	bl	8003818 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);
 80034b2:	4b33      	ldr	r3, [pc, #204]	@ (8003580 <main+0xf4>)
 80034b4:	0018      	movs	r0, r3
 80034b6:	f001 febd 	bl	8005234 <HAL_ADCEx_Calibration_Start>
  Max31865_init(&pt100, &hspi2, GPIOC, GPIO_PIN_8, 2, 50);
 80034ba:	2380      	movs	r3, #128	@ 0x80
 80034bc:	005b      	lsls	r3, r3, #1
 80034be:	4c31      	ldr	r4, [pc, #196]	@ (8003584 <main+0xf8>)
 80034c0:	4931      	ldr	r1, [pc, #196]	@ (8003588 <main+0xfc>)
 80034c2:	4832      	ldr	r0, [pc, #200]	@ (800358c <main+0x100>)
 80034c4:	2232      	movs	r2, #50	@ 0x32
 80034c6:	9201      	str	r2, [sp, #4]
 80034c8:	2202      	movs	r2, #2
 80034ca:	9200      	str	r2, [sp, #0]
 80034cc:	0022      	movs	r2, r4
 80034ce:	f7ff fda8 	bl	8003022 <Max31865_init>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80034d2:	4b2f      	ldr	r3, [pc, #188]	@ (8003590 <main+0x104>)
 80034d4:	2108      	movs	r1, #8
 80034d6:	0018      	movs	r0, r3
 80034d8:	f003 fe8a 	bl	80071f0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80034dc:	4b2d      	ldr	r3, [pc, #180]	@ (8003594 <main+0x108>)
 80034de:	2108      	movs	r1, #8
 80034e0:	0018      	movs	r0, r3
 80034e2:	f003 fe85 	bl	80071f0 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 80034e6:	4b2b      	ldr	r3, [pc, #172]	@ (8003594 <main+0x108>)
 80034e8:	2108      	movs	r1, #8
 80034ea:	0018      	movs	r0, r3
 80034ec:	f004 fbe0 	bl	8007cb0 <HAL_TIMEx_PWMN_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Controlsystem();
 80034f0:	f7ff fad6 	bl	8002aa0 <Controlsystem>
	  voltage1=((adc_vals[1] / 4095.0f) * 3.3f*9.41f);
 80034f4:	4b28      	ldr	r3, [pc, #160]	@ (8003598 <main+0x10c>)
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	4928      	ldr	r1, [pc, #160]	@ (800359c <main+0x110>)
 80034fa:	1c18      	adds	r0, r3, #0
 80034fc:	f7fd fa40 	bl	8000980 <__aeabi_fdiv>
 8003500:	1c03      	adds	r3, r0, #0
 8003502:	4927      	ldr	r1, [pc, #156]	@ (80035a0 <main+0x114>)
 8003504:	1c18      	adds	r0, r3, #0
 8003506:	f7fd fc21 	bl	8000d4c <__aeabi_fmul>
 800350a:	1c03      	adds	r3, r0, #0
 800350c:	4925      	ldr	r1, [pc, #148]	@ (80035a4 <main+0x118>)
 800350e:	1c18      	adds	r0, r3, #0
 8003510:	f7fd fc1c 	bl	8000d4c <__aeabi_fmul>
 8003514:	1c03      	adds	r3, r0, #0
 8003516:	1c1a      	adds	r2, r3, #0
 8003518:	4b23      	ldr	r3, [pc, #140]	@ (80035a8 <main+0x11c>)
 800351a:	601a      	str	r2, [r3, #0]
	  CellVoltagee = Convert_ADC_to_CapacitorVoltage(adc_vals[3]);
 800351c:	4b1e      	ldr	r3, [pc, #120]	@ (8003598 <main+0x10c>)
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	1c18      	adds	r0, r3, #0
 8003522:	f7fc ffbf 	bl	80004a4 <__aeabi_f2uiz>
 8003526:	0003      	movs	r3, r0
 8003528:	b29b      	uxth	r3, r3
 800352a:	0018      	movs	r0, r3
 800352c:	f7ff ff30 	bl	8003390 <Convert_ADC_to_CapacitorVoltage>
 8003530:	1c02      	adds	r2, r0, #0
 8003532:	4b1e      	ldr	r3, [pc, #120]	@ (80035ac <main+0x120>)
 8003534:	601a      	str	r2, [r3, #0]
	  prad = Convert_ADC_to_CellCurrent(adc_vals[2]);
 8003536:	4b18      	ldr	r3, [pc, #96]	@ (8003598 <main+0x10c>)
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	1c18      	adds	r0, r3, #0
 800353c:	f7fc ffb2 	bl	80004a4 <__aeabi_f2uiz>
 8003540:	0003      	movs	r3, r0
 8003542:	b29b      	uxth	r3, r3
 8003544:	0018      	movs	r0, r3
 8003546:	f7ff ff71 	bl	800342c <Convert_ADC_to_CellCurrent>
 800354a:	1c02      	adds	r2, r0, #0
 800354c:	4b18      	ldr	r3, [pc, #96]	@ (80035b0 <main+0x124>)
 800354e:	601a      	str	r2, [r3, #0]

	  pt100isOK = Max31865_readTempC(&pt100,&t);
 8003550:	4a18      	ldr	r2, [pc, #96]	@ (80035b4 <main+0x128>)
 8003552:	4b0e      	ldr	r3, [pc, #56]	@ (800358c <main+0x100>)
 8003554:	0011      	movs	r1, r2
 8003556:	0018      	movs	r0, r3
 8003558:	f7ff fdae 	bl	80030b8 <Max31865_readTempC>
 800355c:	0003      	movs	r3, r0
 800355e:	001a      	movs	r2, r3
 8003560:	4b15      	ldr	r3, [pc, #84]	@ (80035b8 <main+0x12c>)
 8003562:	701a      	strb	r2, [r3, #0]
	  pt100Temp = Max31865_Filter(t,pt100Temp,0.1);
 8003564:	4b13      	ldr	r3, [pc, #76]	@ (80035b4 <main+0x128>)
 8003566:	6818      	ldr	r0, [r3, #0]
 8003568:	4b14      	ldr	r3, [pc, #80]	@ (80035bc <main+0x130>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a14      	ldr	r2, [pc, #80]	@ (80035c0 <main+0x134>)
 800356e:	1c19      	adds	r1, r3, #0
 8003570:	f7ff feee 	bl	8003350 <Max31865_Filter>
 8003574:	1c02      	adds	r2, r0, #0
 8003576:	4b11      	ldr	r3, [pc, #68]	@ (80035bc <main+0x130>)
 8003578:	601a      	str	r2, [r3, #0]
	  Controlsystem();
 800357a:	46c0      	nop			@ (mov r8, r8)
 800357c:	e7b8      	b.n	80034f0 <main+0x64>
 800357e:	46c0      	nop			@ (mov r8, r8)
 8003580:	20000084 	.word	0x20000084
 8003584:	50000800 	.word	0x50000800
 8003588:	200000e8 	.word	0x200000e8
 800358c:	20000290 	.word	0x20000290
 8003590:	20000198 	.word	0x20000198
 8003594:	2000014c 	.word	0x2000014c
 8003598:	200002a0 	.word	0x200002a0
 800359c:	457ff000 	.word	0x457ff000
 80035a0:	40533333 	.word	0x40533333
 80035a4:	41168f5c 	.word	0x41168f5c
 80035a8:	20000278 	.word	0x20000278
 80035ac:	20000280 	.word	0x20000280
 80035b0:	2000027c 	.word	0x2000027c
 80035b4:	20000284 	.word	0x20000284
 80035b8:	20000288 	.word	0x20000288
 80035bc:	2000028c 	.word	0x2000028c
 80035c0:	3dcccccd 	.word	0x3dcccccd

080035c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80035c4:	b590      	push	{r4, r7, lr}
 80035c6:	b093      	sub	sp, #76	@ 0x4c
 80035c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80035ca:	2410      	movs	r4, #16
 80035cc:	193b      	adds	r3, r7, r4
 80035ce:	0018      	movs	r0, r3
 80035d0:	2338      	movs	r3, #56	@ 0x38
 80035d2:	001a      	movs	r2, r3
 80035d4:	2100      	movs	r1, #0
 80035d6:	f005 fb9f 	bl	8008d18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80035da:	003b      	movs	r3, r7
 80035dc:	0018      	movs	r0, r3
 80035de:	2310      	movs	r3, #16
 80035e0:	001a      	movs	r2, r3
 80035e2:	2100      	movs	r1, #0
 80035e4:	f005 fb98 	bl	8008d18 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80035e8:	2380      	movs	r3, #128	@ 0x80
 80035ea:	009b      	lsls	r3, r3, #2
 80035ec:	0018      	movs	r0, r3
 80035ee:	f002 f96f 	bl	80058d0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80035f2:	193b      	adds	r3, r7, r4
 80035f4:	2202      	movs	r2, #2
 80035f6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80035f8:	193b      	adds	r3, r7, r4
 80035fa:	2280      	movs	r2, #128	@ 0x80
 80035fc:	0052      	lsls	r2, r2, #1
 80035fe:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8003600:	193b      	adds	r3, r7, r4
 8003602:	2200      	movs	r2, #0
 8003604:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003606:	193b      	adds	r3, r7, r4
 8003608:	2240      	movs	r2, #64	@ 0x40
 800360a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800360c:	193b      	adds	r3, r7, r4
 800360e:	2200      	movs	r2, #0
 8003610:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003612:	193b      	adds	r3, r7, r4
 8003614:	0018      	movs	r0, r3
 8003616:	f002 f9a7 	bl	8005968 <HAL_RCC_OscConfig>
 800361a:	1e03      	subs	r3, r0, #0
 800361c:	d001      	beq.n	8003622 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800361e:	f000 fb01 	bl	8003c24 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003622:	003b      	movs	r3, r7
 8003624:	2207      	movs	r2, #7
 8003626:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003628:	003b      	movs	r3, r7
 800362a:	2200      	movs	r2, #0
 800362c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800362e:	003b      	movs	r3, r7
 8003630:	2200      	movs	r2, #0
 8003632:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003634:	003b      	movs	r3, r7
 8003636:	2200      	movs	r2, #0
 8003638:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800363a:	003b      	movs	r3, r7
 800363c:	2100      	movs	r1, #0
 800363e:	0018      	movs	r0, r3
 8003640:	f002 fcac 	bl	8005f9c <HAL_RCC_ClockConfig>
 8003644:	1e03      	subs	r3, r0, #0
 8003646:	d001      	beq.n	800364c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8003648:	f000 faec 	bl	8003c24 <Error_Handler>
  }
}
 800364c:	46c0      	nop			@ (mov r8, r8)
 800364e:	46bd      	mov	sp, r7
 8003650:	b013      	add	sp, #76	@ 0x4c
 8003652:	bd90      	pop	{r4, r7, pc}

08003654 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800365a:	1d3b      	adds	r3, r7, #4
 800365c:	0018      	movs	r0, r3
 800365e:	230c      	movs	r3, #12
 8003660:	001a      	movs	r2, r3
 8003662:	2100      	movs	r1, #0
 8003664:	f005 fb58 	bl	8008d18 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003668:	4b46      	ldr	r3, [pc, #280]	@ (8003784 <MX_ADC1_Init+0x130>)
 800366a:	4a47      	ldr	r2, [pc, #284]	@ (8003788 <MX_ADC1_Init+0x134>)
 800366c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800366e:	4b45      	ldr	r3, [pc, #276]	@ (8003784 <MX_ADC1_Init+0x130>)
 8003670:	2280      	movs	r2, #128	@ 0x80
 8003672:	05d2      	lsls	r2, r2, #23
 8003674:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003676:	4b43      	ldr	r3, [pc, #268]	@ (8003784 <MX_ADC1_Init+0x130>)
 8003678:	2200      	movs	r2, #0
 800367a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800367c:	4b41      	ldr	r3, [pc, #260]	@ (8003784 <MX_ADC1_Init+0x130>)
 800367e:	2200      	movs	r2, #0
 8003680:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003682:	4b40      	ldr	r3, [pc, #256]	@ (8003784 <MX_ADC1_Init+0x130>)
 8003684:	2280      	movs	r2, #128	@ 0x80
 8003686:	0392      	lsls	r2, r2, #14
 8003688:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800368a:	4b3e      	ldr	r3, [pc, #248]	@ (8003784 <MX_ADC1_Init+0x130>)
 800368c:	2204      	movs	r2, #4
 800368e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003690:	4b3c      	ldr	r3, [pc, #240]	@ (8003784 <MX_ADC1_Init+0x130>)
 8003692:	2200      	movs	r2, #0
 8003694:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8003696:	4b3b      	ldr	r3, [pc, #236]	@ (8003784 <MX_ADC1_Init+0x130>)
 8003698:	2200      	movs	r2, #0
 800369a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800369c:	4b39      	ldr	r3, [pc, #228]	@ (8003784 <MX_ADC1_Init+0x130>)
 800369e:	2200      	movs	r2, #0
 80036a0:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 4;
 80036a2:	4b38      	ldr	r3, [pc, #224]	@ (8003784 <MX_ADC1_Init+0x130>)
 80036a4:	2204      	movs	r2, #4
 80036a6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80036a8:	4b36      	ldr	r3, [pc, #216]	@ (8003784 <MX_ADC1_Init+0x130>)
 80036aa:	2220      	movs	r2, #32
 80036ac:	2100      	movs	r1, #0
 80036ae:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80036b0:	4b34      	ldr	r3, [pc, #208]	@ (8003784 <MX_ADC1_Init+0x130>)
 80036b2:	2200      	movs	r2, #0
 80036b4:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80036b6:	4b33      	ldr	r3, [pc, #204]	@ (8003784 <MX_ADC1_Init+0x130>)
 80036b8:	2200      	movs	r2, #0
 80036ba:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80036bc:	4b31      	ldr	r3, [pc, #196]	@ (8003784 <MX_ADC1_Init+0x130>)
 80036be:	222c      	movs	r2, #44	@ 0x2c
 80036c0:	2100      	movs	r1, #0
 80036c2:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80036c4:	4b2f      	ldr	r3, [pc, #188]	@ (8003784 <MX_ADC1_Init+0x130>)
 80036c6:	2200      	movs	r2, #0
 80036c8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 80036ca:	4b2e      	ldr	r3, [pc, #184]	@ (8003784 <MX_ADC1_Init+0x130>)
 80036cc:	2207      	movs	r2, #7
 80036ce:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80036d0:	4b2c      	ldr	r3, [pc, #176]	@ (8003784 <MX_ADC1_Init+0x130>)
 80036d2:	2200      	movs	r2, #0
 80036d4:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80036d6:	4b2b      	ldr	r3, [pc, #172]	@ (8003784 <MX_ADC1_Init+0x130>)
 80036d8:	223c      	movs	r2, #60	@ 0x3c
 80036da:	2100      	movs	r1, #0
 80036dc:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80036de:	4b29      	ldr	r3, [pc, #164]	@ (8003784 <MX_ADC1_Init+0x130>)
 80036e0:	2200      	movs	r2, #0
 80036e2:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80036e4:	4b27      	ldr	r3, [pc, #156]	@ (8003784 <MX_ADC1_Init+0x130>)
 80036e6:	0018      	movs	r0, r3
 80036e8:	f000 ff3c 	bl	8004564 <HAL_ADC_Init>
 80036ec:	1e03      	subs	r3, r0, #0
 80036ee:	d001      	beq.n	80036f4 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 80036f0:	f000 fa98 	bl	8003c24 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80036f4:	1d3b      	adds	r3, r7, #4
 80036f6:	4a25      	ldr	r2, [pc, #148]	@ (800378c <MX_ADC1_Init+0x138>)
 80036f8:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80036fa:	1d3b      	adds	r3, r7, #4
 80036fc:	2200      	movs	r2, #0
 80036fe:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8003700:	1d3b      	adds	r3, r7, #4
 8003702:	2200      	movs	r2, #0
 8003704:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003706:	1d3a      	adds	r2, r7, #4
 8003708:	4b1e      	ldr	r3, [pc, #120]	@ (8003784 <MX_ADC1_Init+0x130>)
 800370a:	0011      	movs	r1, r2
 800370c:	0018      	movs	r0, r3
 800370e:	f001 f9fb 	bl	8004b08 <HAL_ADC_ConfigChannel>
 8003712:	1e03      	subs	r3, r0, #0
 8003714:	d001      	beq.n	800371a <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8003716:	f000 fa85 	bl	8003c24 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800371a:	1d3b      	adds	r3, r7, #4
 800371c:	4a1c      	ldr	r2, [pc, #112]	@ (8003790 <MX_ADC1_Init+0x13c>)
 800371e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8003720:	1d3b      	adds	r3, r7, #4
 8003722:	2204      	movs	r2, #4
 8003724:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003726:	1d3a      	adds	r2, r7, #4
 8003728:	4b16      	ldr	r3, [pc, #88]	@ (8003784 <MX_ADC1_Init+0x130>)
 800372a:	0011      	movs	r1, r2
 800372c:	0018      	movs	r0, r3
 800372e:	f001 f9eb 	bl	8004b08 <HAL_ADC_ConfigChannel>
 8003732:	1e03      	subs	r3, r0, #0
 8003734:	d001      	beq.n	800373a <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 8003736:	f000 fa75 	bl	8003c24 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800373a:	1d3b      	adds	r3, r7, #4
 800373c:	4a15      	ldr	r2, [pc, #84]	@ (8003794 <MX_ADC1_Init+0x140>)
 800373e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8003740:	1d3b      	adds	r3, r7, #4
 8003742:	2208      	movs	r2, #8
 8003744:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003746:	1d3a      	adds	r2, r7, #4
 8003748:	4b0e      	ldr	r3, [pc, #56]	@ (8003784 <MX_ADC1_Init+0x130>)
 800374a:	0011      	movs	r1, r2
 800374c:	0018      	movs	r0, r3
 800374e:	f001 f9db 	bl	8004b08 <HAL_ADC_ConfigChannel>
 8003752:	1e03      	subs	r3, r0, #0
 8003754:	d001      	beq.n	800375a <MX_ADC1_Init+0x106>
  {
    Error_Handler();
 8003756:	f000 fa65 	bl	8003c24 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800375a:	1d3b      	adds	r3, r7, #4
 800375c:	4a0e      	ldr	r2, [pc, #56]	@ (8003798 <MX_ADC1_Init+0x144>)
 800375e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8003760:	1d3b      	adds	r3, r7, #4
 8003762:	220c      	movs	r2, #12
 8003764:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003766:	1d3a      	adds	r2, r7, #4
 8003768:	4b06      	ldr	r3, [pc, #24]	@ (8003784 <MX_ADC1_Init+0x130>)
 800376a:	0011      	movs	r1, r2
 800376c:	0018      	movs	r0, r3
 800376e:	f001 f9cb 	bl	8004b08 <HAL_ADC_ConfigChannel>
 8003772:	1e03      	subs	r3, r0, #0
 8003774:	d001      	beq.n	800377a <MX_ADC1_Init+0x126>
  {
    Error_Handler();
 8003776:	f000 fa55 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800377a:	46c0      	nop			@ (mov r8, r8)
 800377c:	46bd      	mov	sp, r7
 800377e:	b004      	add	sp, #16
 8003780:	bd80      	pop	{r7, pc}
 8003782:	46c0      	nop			@ (mov r8, r8)
 8003784:	20000084 	.word	0x20000084
 8003788:	40012400 	.word	0x40012400
 800378c:	04000002 	.word	0x04000002
 8003790:	08000004 	.word	0x08000004
 8003794:	0c000008 	.word	0x0c000008
 8003798:	10000010 	.word	0x10000010

0800379c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80037a0:	4b1b      	ldr	r3, [pc, #108]	@ (8003810 <MX_SPI2_Init+0x74>)
 80037a2:	4a1c      	ldr	r2, [pc, #112]	@ (8003814 <MX_SPI2_Init+0x78>)
 80037a4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80037a6:	4b1a      	ldr	r3, [pc, #104]	@ (8003810 <MX_SPI2_Init+0x74>)
 80037a8:	2282      	movs	r2, #130	@ 0x82
 80037aa:	0052      	lsls	r2, r2, #1
 80037ac:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80037ae:	4b18      	ldr	r3, [pc, #96]	@ (8003810 <MX_SPI2_Init+0x74>)
 80037b0:	2200      	movs	r2, #0
 80037b2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80037b4:	4b16      	ldr	r3, [pc, #88]	@ (8003810 <MX_SPI2_Init+0x74>)
 80037b6:	22e0      	movs	r2, #224	@ 0xe0
 80037b8:	00d2      	lsls	r2, r2, #3
 80037ba:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80037bc:	4b14      	ldr	r3, [pc, #80]	@ (8003810 <MX_SPI2_Init+0x74>)
 80037be:	2200      	movs	r2, #0
 80037c0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80037c2:	4b13      	ldr	r3, [pc, #76]	@ (8003810 <MX_SPI2_Init+0x74>)
 80037c4:	2201      	movs	r2, #1
 80037c6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80037c8:	4b11      	ldr	r3, [pc, #68]	@ (8003810 <MX_SPI2_Init+0x74>)
 80037ca:	2280      	movs	r2, #128	@ 0x80
 80037cc:	0092      	lsls	r2, r2, #2
 80037ce:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80037d0:	4b0f      	ldr	r3, [pc, #60]	@ (8003810 <MX_SPI2_Init+0x74>)
 80037d2:	2230      	movs	r2, #48	@ 0x30
 80037d4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80037d6:	4b0e      	ldr	r3, [pc, #56]	@ (8003810 <MX_SPI2_Init+0x74>)
 80037d8:	2200      	movs	r2, #0
 80037da:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80037dc:	4b0c      	ldr	r3, [pc, #48]	@ (8003810 <MX_SPI2_Init+0x74>)
 80037de:	2200      	movs	r2, #0
 80037e0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037e2:	4b0b      	ldr	r3, [pc, #44]	@ (8003810 <MX_SPI2_Init+0x74>)
 80037e4:	2200      	movs	r2, #0
 80037e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80037e8:	4b09      	ldr	r3, [pc, #36]	@ (8003810 <MX_SPI2_Init+0x74>)
 80037ea:	2207      	movs	r2, #7
 80037ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80037ee:	4b08      	ldr	r3, [pc, #32]	@ (8003810 <MX_SPI2_Init+0x74>)
 80037f0:	2200      	movs	r2, #0
 80037f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80037f4:	4b06      	ldr	r3, [pc, #24]	@ (8003810 <MX_SPI2_Init+0x74>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80037fa:	4b05      	ldr	r3, [pc, #20]	@ (8003810 <MX_SPI2_Init+0x74>)
 80037fc:	0018      	movs	r0, r3
 80037fe:	f002 ff2f 	bl	8006660 <HAL_SPI_Init>
 8003802:	1e03      	subs	r3, r0, #0
 8003804:	d001      	beq.n	800380a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8003806:	f000 fa0d 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800380a:	46c0      	nop			@ (mov r8, r8)
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}
 8003810:	200000e8 	.word	0x200000e8
 8003814:	40003800 	.word	0x40003800

08003818 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b098      	sub	sp, #96	@ 0x60
 800381c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800381e:	2354      	movs	r3, #84	@ 0x54
 8003820:	18fb      	adds	r3, r7, r3
 8003822:	0018      	movs	r0, r3
 8003824:	230c      	movs	r3, #12
 8003826:	001a      	movs	r2, r3
 8003828:	2100      	movs	r1, #0
 800382a:	f005 fa75 	bl	8008d18 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800382e:	2338      	movs	r3, #56	@ 0x38
 8003830:	18fb      	adds	r3, r7, r3
 8003832:	0018      	movs	r0, r3
 8003834:	231c      	movs	r3, #28
 8003836:	001a      	movs	r2, r3
 8003838:	2100      	movs	r1, #0
 800383a:	f005 fa6d 	bl	8008d18 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800383e:	1d3b      	adds	r3, r7, #4
 8003840:	0018      	movs	r0, r3
 8003842:	2334      	movs	r3, #52	@ 0x34
 8003844:	001a      	movs	r2, r3
 8003846:	2100      	movs	r1, #0
 8003848:	f005 fa66 	bl	8008d18 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800384c:	4b46      	ldr	r3, [pc, #280]	@ (8003968 <MX_TIM1_Init+0x150>)
 800384e:	4a47      	ldr	r2, [pc, #284]	@ (800396c <MX_TIM1_Init+0x154>)
 8003850:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003852:	4b45      	ldr	r3, [pc, #276]	@ (8003968 <MX_TIM1_Init+0x150>)
 8003854:	2200      	movs	r2, #0
 8003856:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003858:	4b43      	ldr	r3, [pc, #268]	@ (8003968 <MX_TIM1_Init+0x150>)
 800385a:	2200      	movs	r2, #0
 800385c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1500;
 800385e:	4b42      	ldr	r3, [pc, #264]	@ (8003968 <MX_TIM1_Init+0x150>)
 8003860:	4a43      	ldr	r2, [pc, #268]	@ (8003970 <MX_TIM1_Init+0x158>)
 8003862:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003864:	4b40      	ldr	r3, [pc, #256]	@ (8003968 <MX_TIM1_Init+0x150>)
 8003866:	2200      	movs	r2, #0
 8003868:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800386a:	4b3f      	ldr	r3, [pc, #252]	@ (8003968 <MX_TIM1_Init+0x150>)
 800386c:	2200      	movs	r2, #0
 800386e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003870:	4b3d      	ldr	r3, [pc, #244]	@ (8003968 <MX_TIM1_Init+0x150>)
 8003872:	2200      	movs	r2, #0
 8003874:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003876:	4b3c      	ldr	r3, [pc, #240]	@ (8003968 <MX_TIM1_Init+0x150>)
 8003878:	0018      	movs	r0, r3
 800387a:	f003 fc61 	bl	8007140 <HAL_TIM_PWM_Init>
 800387e:	1e03      	subs	r3, r0, #0
 8003880:	d001      	beq.n	8003886 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8003882:	f000 f9cf 	bl	8003c24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003886:	2154      	movs	r1, #84	@ 0x54
 8003888:	187b      	adds	r3, r7, r1
 800388a:	2200      	movs	r2, #0
 800388c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800388e:	187b      	adds	r3, r7, r1
 8003890:	2200      	movs	r2, #0
 8003892:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003894:	187b      	adds	r3, r7, r1
 8003896:	2200      	movs	r2, #0
 8003898:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800389a:	187a      	adds	r2, r7, r1
 800389c:	4b32      	ldr	r3, [pc, #200]	@ (8003968 <MX_TIM1_Init+0x150>)
 800389e:	0011      	movs	r1, r2
 80038a0:	0018      	movs	r0, r3
 80038a2:	f004 faa9 	bl	8007df8 <HAL_TIMEx_MasterConfigSynchronization>
 80038a6:	1e03      	subs	r3, r0, #0
 80038a8:	d001      	beq.n	80038ae <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80038aa:	f000 f9bb 	bl	8003c24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80038ae:	2138      	movs	r1, #56	@ 0x38
 80038b0:	187b      	adds	r3, r7, r1
 80038b2:	2260      	movs	r2, #96	@ 0x60
 80038b4:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80038b6:	187b      	adds	r3, r7, r1
 80038b8:	2200      	movs	r2, #0
 80038ba:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80038bc:	187b      	adds	r3, r7, r1
 80038be:	2200      	movs	r2, #0
 80038c0:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80038c2:	187b      	adds	r3, r7, r1
 80038c4:	2200      	movs	r2, #0
 80038c6:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80038c8:	187b      	adds	r3, r7, r1
 80038ca:	2200      	movs	r2, #0
 80038cc:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80038ce:	187b      	adds	r3, r7, r1
 80038d0:	2200      	movs	r2, #0
 80038d2:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80038d4:	187b      	adds	r3, r7, r1
 80038d6:	2200      	movs	r2, #0
 80038d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80038da:	1879      	adds	r1, r7, r1
 80038dc:	4b22      	ldr	r3, [pc, #136]	@ (8003968 <MX_TIM1_Init+0x150>)
 80038de:	2208      	movs	r2, #8
 80038e0:	0018      	movs	r0, r3
 80038e2:	f003 fd6f 	bl	80073c4 <HAL_TIM_PWM_ConfigChannel>
 80038e6:	1e03      	subs	r3, r0, #0
 80038e8:	d001      	beq.n	80038ee <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80038ea:	f000 f99b 	bl	8003c24 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80038ee:	1d3b      	adds	r3, r7, #4
 80038f0:	2200      	movs	r2, #0
 80038f2:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80038f4:	1d3b      	adds	r3, r7, #4
 80038f6:	2200      	movs	r2, #0
 80038f8:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80038fa:	1d3b      	adds	r3, r7, #4
 80038fc:	2200      	movs	r2, #0
 80038fe:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003900:	1d3b      	adds	r3, r7, #4
 8003902:	2200      	movs	r2, #0
 8003904:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003906:	1d3b      	adds	r3, r7, #4
 8003908:	2200      	movs	r2, #0
 800390a:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800390c:	1d3b      	adds	r3, r7, #4
 800390e:	2280      	movs	r2, #128	@ 0x80
 8003910:	0192      	lsls	r2, r2, #6
 8003912:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003914:	1d3b      	adds	r3, r7, #4
 8003916:	2200      	movs	r2, #0
 8003918:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800391a:	1d3b      	adds	r3, r7, #4
 800391c:	2200      	movs	r2, #0
 800391e:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003920:	1d3b      	adds	r3, r7, #4
 8003922:	2200      	movs	r2, #0
 8003924:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8003926:	1d3b      	adds	r3, r7, #4
 8003928:	2280      	movs	r2, #128	@ 0x80
 800392a:	0492      	lsls	r2, r2, #18
 800392c:	625a      	str	r2, [r3, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800392e:	1d3b      	adds	r3, r7, #4
 8003930:	2200      	movs	r2, #0
 8003932:	629a      	str	r2, [r3, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8003934:	1d3b      	adds	r3, r7, #4
 8003936:	2200      	movs	r2, #0
 8003938:	62da      	str	r2, [r3, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 800393a:	1d3b      	adds	r3, r7, #4
 800393c:	2280      	movs	r2, #128	@ 0x80
 800393e:	01d2      	lsls	r2, r2, #7
 8003940:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003942:	1d3a      	adds	r2, r7, #4
 8003944:	4b08      	ldr	r3, [pc, #32]	@ (8003968 <MX_TIM1_Init+0x150>)
 8003946:	0011      	movs	r1, r2
 8003948:	0018      	movs	r0, r3
 800394a:	f004 fac3 	bl	8007ed4 <HAL_TIMEx_ConfigBreakDeadTime>
 800394e:	1e03      	subs	r3, r0, #0
 8003950:	d001      	beq.n	8003956 <MX_TIM1_Init+0x13e>
  {
    Error_Handler();
 8003952:	f000 f967 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003956:	4b04      	ldr	r3, [pc, #16]	@ (8003968 <MX_TIM1_Init+0x150>)
 8003958:	0018      	movs	r0, r3
 800395a:	f000 fab9 	bl	8003ed0 <HAL_TIM_MspPostInit>

}
 800395e:	46c0      	nop			@ (mov r8, r8)
 8003960:	46bd      	mov	sp, r7
 8003962:	b018      	add	sp, #96	@ 0x60
 8003964:	bd80      	pop	{r7, pc}
 8003966:	46c0      	nop			@ (mov r8, r8)
 8003968:	2000014c 	.word	0x2000014c
 800396c:	40012c00 	.word	0x40012c00
 8003970:	000005dc 	.word	0x000005dc

08003974 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b08a      	sub	sp, #40	@ 0x28
 8003978:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800397a:	231c      	movs	r3, #28
 800397c:	18fb      	adds	r3, r7, r3
 800397e:	0018      	movs	r0, r3
 8003980:	230c      	movs	r3, #12
 8003982:	001a      	movs	r2, r3
 8003984:	2100      	movs	r1, #0
 8003986:	f005 f9c7 	bl	8008d18 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800398a:	003b      	movs	r3, r7
 800398c:	0018      	movs	r0, r3
 800398e:	231c      	movs	r3, #28
 8003990:	001a      	movs	r2, r3
 8003992:	2100      	movs	r1, #0
 8003994:	f005 f9c0 	bl	8008d18 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003998:	4b24      	ldr	r3, [pc, #144]	@ (8003a2c <MX_TIM3_Init+0xb8>)
 800399a:	4a25      	ldr	r2, [pc, #148]	@ (8003a30 <MX_TIM3_Init+0xbc>)
 800399c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800399e:	4b23      	ldr	r3, [pc, #140]	@ (8003a2c <MX_TIM3_Init+0xb8>)
 80039a0:	2200      	movs	r2, #0
 80039a2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039a4:	4b21      	ldr	r3, [pc, #132]	@ (8003a2c <MX_TIM3_Init+0xb8>)
 80039a6:	2200      	movs	r2, #0
 80039a8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1500;
 80039aa:	4b20      	ldr	r3, [pc, #128]	@ (8003a2c <MX_TIM3_Init+0xb8>)
 80039ac:	4a21      	ldr	r2, [pc, #132]	@ (8003a34 <MX_TIM3_Init+0xc0>)
 80039ae:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039b0:	4b1e      	ldr	r3, [pc, #120]	@ (8003a2c <MX_TIM3_Init+0xb8>)
 80039b2:	2200      	movs	r2, #0
 80039b4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039b6:	4b1d      	ldr	r3, [pc, #116]	@ (8003a2c <MX_TIM3_Init+0xb8>)
 80039b8:	2200      	movs	r2, #0
 80039ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80039bc:	4b1b      	ldr	r3, [pc, #108]	@ (8003a2c <MX_TIM3_Init+0xb8>)
 80039be:	0018      	movs	r0, r3
 80039c0:	f003 fbbe 	bl	8007140 <HAL_TIM_PWM_Init>
 80039c4:	1e03      	subs	r3, r0, #0
 80039c6:	d001      	beq.n	80039cc <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80039c8:	f000 f92c 	bl	8003c24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039cc:	211c      	movs	r1, #28
 80039ce:	187b      	adds	r3, r7, r1
 80039d0:	2200      	movs	r2, #0
 80039d2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039d4:	187b      	adds	r3, r7, r1
 80039d6:	2200      	movs	r2, #0
 80039d8:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80039da:	187a      	adds	r2, r7, r1
 80039dc:	4b13      	ldr	r3, [pc, #76]	@ (8003a2c <MX_TIM3_Init+0xb8>)
 80039de:	0011      	movs	r1, r2
 80039e0:	0018      	movs	r0, r3
 80039e2:	f004 fa09 	bl	8007df8 <HAL_TIMEx_MasterConfigSynchronization>
 80039e6:	1e03      	subs	r3, r0, #0
 80039e8:	d001      	beq.n	80039ee <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 80039ea:	f000 f91b 	bl	8003c24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80039ee:	003b      	movs	r3, r7
 80039f0:	2260      	movs	r2, #96	@ 0x60
 80039f2:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80039f4:	003b      	movs	r3, r7
 80039f6:	2200      	movs	r2, #0
 80039f8:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80039fa:	003b      	movs	r3, r7
 80039fc:	2200      	movs	r2, #0
 80039fe:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003a00:	003b      	movs	r3, r7
 8003a02:	2200      	movs	r2, #0
 8003a04:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003a06:	0039      	movs	r1, r7
 8003a08:	4b08      	ldr	r3, [pc, #32]	@ (8003a2c <MX_TIM3_Init+0xb8>)
 8003a0a:	2208      	movs	r2, #8
 8003a0c:	0018      	movs	r0, r3
 8003a0e:	f003 fcd9 	bl	80073c4 <HAL_TIM_PWM_ConfigChannel>
 8003a12:	1e03      	subs	r3, r0, #0
 8003a14:	d001      	beq.n	8003a1a <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
 8003a16:	f000 f905 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003a1a:	4b04      	ldr	r3, [pc, #16]	@ (8003a2c <MX_TIM3_Init+0xb8>)
 8003a1c:	0018      	movs	r0, r3
 8003a1e:	f000 fa57 	bl	8003ed0 <HAL_TIM_MspPostInit>

}
 8003a22:	46c0      	nop			@ (mov r8, r8)
 8003a24:	46bd      	mov	sp, r7
 8003a26:	b00a      	add	sp, #40	@ 0x28
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	46c0      	nop			@ (mov r8, r8)
 8003a2c:	20000198 	.word	0x20000198
 8003a30:	40000400 	.word	0x40000400
 8003a34:	000005dc 	.word	0x000005dc

08003a38 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003a3c:	4b23      	ldr	r3, [pc, #140]	@ (8003acc <MX_USART1_UART_Init+0x94>)
 8003a3e:	4a24      	ldr	r2, [pc, #144]	@ (8003ad0 <MX_USART1_UART_Init+0x98>)
 8003a40:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003a42:	4b22      	ldr	r3, [pc, #136]	@ (8003acc <MX_USART1_UART_Init+0x94>)
 8003a44:	22e1      	movs	r2, #225	@ 0xe1
 8003a46:	0252      	lsls	r2, r2, #9
 8003a48:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003a4a:	4b20      	ldr	r3, [pc, #128]	@ (8003acc <MX_USART1_UART_Init+0x94>)
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003a50:	4b1e      	ldr	r3, [pc, #120]	@ (8003acc <MX_USART1_UART_Init+0x94>)
 8003a52:	2200      	movs	r2, #0
 8003a54:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003a56:	4b1d      	ldr	r3, [pc, #116]	@ (8003acc <MX_USART1_UART_Init+0x94>)
 8003a58:	2200      	movs	r2, #0
 8003a5a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003a5c:	4b1b      	ldr	r3, [pc, #108]	@ (8003acc <MX_USART1_UART_Init+0x94>)
 8003a5e:	220c      	movs	r2, #12
 8003a60:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a62:	4b1a      	ldr	r3, [pc, #104]	@ (8003acc <MX_USART1_UART_Init+0x94>)
 8003a64:	2200      	movs	r2, #0
 8003a66:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a68:	4b18      	ldr	r3, [pc, #96]	@ (8003acc <MX_USART1_UART_Init+0x94>)
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003a6e:	4b17      	ldr	r3, [pc, #92]	@ (8003acc <MX_USART1_UART_Init+0x94>)
 8003a70:	2200      	movs	r2, #0
 8003a72:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003a74:	4b15      	ldr	r3, [pc, #84]	@ (8003acc <MX_USART1_UART_Init+0x94>)
 8003a76:	2200      	movs	r2, #0
 8003a78:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003a7a:	4b14      	ldr	r3, [pc, #80]	@ (8003acc <MX_USART1_UART_Init+0x94>)
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003a80:	4b12      	ldr	r3, [pc, #72]	@ (8003acc <MX_USART1_UART_Init+0x94>)
 8003a82:	0018      	movs	r0, r3
 8003a84:	f004 fae6 	bl	8008054 <HAL_UART_Init>
 8003a88:	1e03      	subs	r3, r0, #0
 8003a8a:	d001      	beq.n	8003a90 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8003a8c:	f000 f8ca 	bl	8003c24 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003a90:	4b0e      	ldr	r3, [pc, #56]	@ (8003acc <MX_USART1_UART_Init+0x94>)
 8003a92:	2100      	movs	r1, #0
 8003a94:	0018      	movs	r0, r3
 8003a96:	f005 f85f 	bl	8008b58 <HAL_UARTEx_SetTxFifoThreshold>
 8003a9a:	1e03      	subs	r3, r0, #0
 8003a9c:	d001      	beq.n	8003aa2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8003a9e:	f000 f8c1 	bl	8003c24 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8003acc <MX_USART1_UART_Init+0x94>)
 8003aa4:	2100      	movs	r1, #0
 8003aa6:	0018      	movs	r0, r3
 8003aa8:	f005 f896 	bl	8008bd8 <HAL_UARTEx_SetRxFifoThreshold>
 8003aac:	1e03      	subs	r3, r0, #0
 8003aae:	d001      	beq.n	8003ab4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8003ab0:	f000 f8b8 	bl	8003c24 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003ab4:	4b05      	ldr	r3, [pc, #20]	@ (8003acc <MX_USART1_UART_Init+0x94>)
 8003ab6:	0018      	movs	r0, r3
 8003ab8:	f005 f814 	bl	8008ae4 <HAL_UARTEx_DisableFifoMode>
 8003abc:	1e03      	subs	r3, r0, #0
 8003abe:	d001      	beq.n	8003ac4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8003ac0:	f000 f8b0 	bl	8003c24 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003ac4:	46c0      	nop			@ (mov r8, r8)
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
 8003aca:	46c0      	nop			@ (mov r8, r8)
 8003acc:	200001e4 	.word	0x200001e4
 8003ad0:	40013800 	.word	0x40013800

08003ad4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003ad4:	b590      	push	{r4, r7, lr}
 8003ad6:	b08b      	sub	sp, #44	@ 0x2c
 8003ad8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ada:	2414      	movs	r4, #20
 8003adc:	193b      	adds	r3, r7, r4
 8003ade:	0018      	movs	r0, r3
 8003ae0:	2314      	movs	r3, #20
 8003ae2:	001a      	movs	r2, r3
 8003ae4:	2100      	movs	r1, #0
 8003ae6:	f005 f917 	bl	8008d18 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003aea:	4b4b      	ldr	r3, [pc, #300]	@ (8003c18 <MX_GPIO_Init+0x144>)
 8003aec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003aee:	4b4a      	ldr	r3, [pc, #296]	@ (8003c18 <MX_GPIO_Init+0x144>)
 8003af0:	2104      	movs	r1, #4
 8003af2:	430a      	orrs	r2, r1
 8003af4:	635a      	str	r2, [r3, #52]	@ 0x34
 8003af6:	4b48      	ldr	r3, [pc, #288]	@ (8003c18 <MX_GPIO_Init+0x144>)
 8003af8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003afa:	2204      	movs	r2, #4
 8003afc:	4013      	ands	r3, r2
 8003afe:	613b      	str	r3, [r7, #16]
 8003b00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b02:	4b45      	ldr	r3, [pc, #276]	@ (8003c18 <MX_GPIO_Init+0x144>)
 8003b04:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b06:	4b44      	ldr	r3, [pc, #272]	@ (8003c18 <MX_GPIO_Init+0x144>)
 8003b08:	2101      	movs	r1, #1
 8003b0a:	430a      	orrs	r2, r1
 8003b0c:	635a      	str	r2, [r3, #52]	@ 0x34
 8003b0e:	4b42      	ldr	r3, [pc, #264]	@ (8003c18 <MX_GPIO_Init+0x144>)
 8003b10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b12:	2201      	movs	r2, #1
 8003b14:	4013      	ands	r3, r2
 8003b16:	60fb      	str	r3, [r7, #12]
 8003b18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b1a:	4b3f      	ldr	r3, [pc, #252]	@ (8003c18 <MX_GPIO_Init+0x144>)
 8003b1c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b1e:	4b3e      	ldr	r3, [pc, #248]	@ (8003c18 <MX_GPIO_Init+0x144>)
 8003b20:	2102      	movs	r1, #2
 8003b22:	430a      	orrs	r2, r1
 8003b24:	635a      	str	r2, [r3, #52]	@ 0x34
 8003b26:	4b3c      	ldr	r3, [pc, #240]	@ (8003c18 <MX_GPIO_Init+0x144>)
 8003b28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b2a:	2202      	movs	r2, #2
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	60bb      	str	r3, [r7, #8]
 8003b30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003b32:	4b39      	ldr	r3, [pc, #228]	@ (8003c18 <MX_GPIO_Init+0x144>)
 8003b34:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b36:	4b38      	ldr	r3, [pc, #224]	@ (8003c18 <MX_GPIO_Init+0x144>)
 8003b38:	2108      	movs	r1, #8
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	635a      	str	r2, [r3, #52]	@ 0x34
 8003b3e:	4b36      	ldr	r3, [pc, #216]	@ (8003c18 <MX_GPIO_Init+0x144>)
 8003b40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b42:	2208      	movs	r2, #8
 8003b44:	4013      	ands	r3, r2
 8003b46:	607b      	str	r3, [r7, #4]
 8003b48:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PURGE_Pin|HUMIDIFIER_Pin|CS_TEMPERATURE_Pin, GPIO_PIN_RESET);
 8003b4a:	23e0      	movs	r3, #224	@ 0xe0
 8003b4c:	005b      	lsls	r3, r3, #1
 8003b4e:	4833      	ldr	r0, [pc, #204]	@ (8003c1c <MX_GPIO_Init+0x148>)
 8003b50:	2200      	movs	r2, #0
 8003b52:	0019      	movs	r1, r3
 8003b54:	f001 fe9f 	bl	8005896 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, H_VALVE_Pin|GPIO_PIN_3|GPIO_PIN_5, GPIO_PIN_RESET);
 8003b58:	2394      	movs	r3, #148	@ 0x94
 8003b5a:	005b      	lsls	r3, r3, #1
 8003b5c:	4830      	ldr	r0, [pc, #192]	@ (8003c20 <MX_GPIO_Init+0x14c>)
 8003b5e:	2200      	movs	r2, #0
 8003b60:	0019      	movs	r1, r3
 8003b62:	f001 fe98 	bl	8005896 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_CARD_GPIO_Port, CS_CARD_Pin, GPIO_PIN_RESET);
 8003b66:	2380      	movs	r3, #128	@ 0x80
 8003b68:	0219      	lsls	r1, r3, #8
 8003b6a:	23a0      	movs	r3, #160	@ 0xa0
 8003b6c:	05db      	lsls	r3, r3, #23
 8003b6e:	2200      	movs	r2, #0
 8003b70:	0018      	movs	r0, r3
 8003b72:	f001 fe90 	bl	8005896 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PURGE_Pin HUMIDIFIER_Pin CS_TEMPERATURE_Pin */
  GPIO_InitStruct.Pin = PURGE_Pin|HUMIDIFIER_Pin|CS_TEMPERATURE_Pin;
 8003b76:	193b      	adds	r3, r7, r4
 8003b78:	22e0      	movs	r2, #224	@ 0xe0
 8003b7a:	0052      	lsls	r2, r2, #1
 8003b7c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003b7e:	193b      	adds	r3, r7, r4
 8003b80:	2201      	movs	r2, #1
 8003b82:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b84:	193b      	adds	r3, r7, r4
 8003b86:	2200      	movs	r2, #0
 8003b88:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b8a:	193b      	adds	r3, r7, r4
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b90:	193b      	adds	r3, r7, r4
 8003b92:	4a22      	ldr	r2, [pc, #136]	@ (8003c1c <MX_GPIO_Init+0x148>)
 8003b94:	0019      	movs	r1, r3
 8003b96:	0010      	movs	r0, r2
 8003b98:	f001 fcfc 	bl	8005594 <HAL_GPIO_Init>

  /*Configure GPIO pins : H_VALVE_Pin PD3 PD5 */
  GPIO_InitStruct.Pin = H_VALVE_Pin|GPIO_PIN_3|GPIO_PIN_5;
 8003b9c:	0021      	movs	r1, r4
 8003b9e:	187b      	adds	r3, r7, r1
 8003ba0:	2294      	movs	r2, #148	@ 0x94
 8003ba2:	0052      	lsls	r2, r2, #1
 8003ba4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ba6:	000c      	movs	r4, r1
 8003ba8:	193b      	adds	r3, r7, r4
 8003baa:	2201      	movs	r2, #1
 8003bac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bae:	193b      	adds	r3, r7, r4
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bb4:	193b      	adds	r3, r7, r4
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003bba:	193b      	adds	r3, r7, r4
 8003bbc:	4a18      	ldr	r2, [pc, #96]	@ (8003c20 <MX_GPIO_Init+0x14c>)
 8003bbe:	0019      	movs	r1, r3
 8003bc0:	0010      	movs	r0, r2
 8003bc2:	f001 fce7 	bl	8005594 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_CARD_Pin */
  GPIO_InitStruct.Pin = CS_CARD_Pin;
 8003bc6:	0021      	movs	r1, r4
 8003bc8:	187b      	adds	r3, r7, r1
 8003bca:	2280      	movs	r2, #128	@ 0x80
 8003bcc:	0212      	lsls	r2, r2, #8
 8003bce:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003bd0:	000c      	movs	r4, r1
 8003bd2:	193b      	adds	r3, r7, r4
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bd8:	193b      	adds	r3, r7, r4
 8003bda:	2200      	movs	r2, #0
 8003bdc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bde:	193b      	adds	r3, r7, r4
 8003be0:	2200      	movs	r2, #0
 8003be2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CS_CARD_GPIO_Port, &GPIO_InitStruct);
 8003be4:	193a      	adds	r2, r7, r4
 8003be6:	23a0      	movs	r3, #160	@ 0xa0
 8003be8:	05db      	lsls	r3, r3, #23
 8003bea:	0011      	movs	r1, r2
 8003bec:	0018      	movs	r0, r3
 8003bee:	f001 fcd1 	bl	8005594 <HAL_GPIO_Init>

  /*Configure GPIO pin : MANUAL_Pin */
  GPIO_InitStruct.Pin = MANUAL_Pin;
 8003bf2:	193b      	adds	r3, r7, r4
 8003bf4:	2201      	movs	r2, #1
 8003bf6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003bf8:	193b      	adds	r3, r7, r4
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003bfe:	193b      	adds	r3, r7, r4
 8003c00:	2202      	movs	r2, #2
 8003c02:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MANUAL_GPIO_Port, &GPIO_InitStruct);
 8003c04:	193b      	adds	r3, r7, r4
 8003c06:	4a06      	ldr	r2, [pc, #24]	@ (8003c20 <MX_GPIO_Init+0x14c>)
 8003c08:	0019      	movs	r1, r3
 8003c0a:	0010      	movs	r0, r2
 8003c0c:	f001 fcc2 	bl	8005594 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003c10:	46c0      	nop			@ (mov r8, r8)
 8003c12:	46bd      	mov	sp, r7
 8003c14:	b00b      	add	sp, #44	@ 0x2c
 8003c16:	bd90      	pop	{r4, r7, pc}
 8003c18:	40021000 	.word	0x40021000
 8003c1c:	50000800 	.word	0x50000800
 8003c20:	50000c00 	.word	0x50000c00

08003c24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003c28:	b672      	cpsid	i
}
 8003c2a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003c2c:	46c0      	nop			@ (mov r8, r8)
 8003c2e:	e7fd      	b.n	8003c2c <Error_Handler+0x8>

08003c30 <Read_ADC_Channels>:
extern ADC_HandleTypeDef hadc1;

float adc_vals[4];

void Read_ADC_Channels(void)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b082      	sub	sp, #8
 8003c34:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 8003c36:	4b14      	ldr	r3, [pc, #80]	@ (8003c88 <Read_ADC_Channels+0x58>)
 8003c38:	0018      	movs	r0, r3
 8003c3a:	f000 fe3b 	bl	80048b4 <HAL_ADC_Start>

    for (int i = 0; i < 4; i++)
 8003c3e:	2300      	movs	r3, #0
 8003c40:	607b      	str	r3, [r7, #4]
 8003c42:	e016      	b.n	8003c72 <Read_ADC_Channels+0x42>
    {
        HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8003c44:	2301      	movs	r3, #1
 8003c46:	425a      	negs	r2, r3
 8003c48:	4b0f      	ldr	r3, [pc, #60]	@ (8003c88 <Read_ADC_Channels+0x58>)
 8003c4a:	0011      	movs	r1, r2
 8003c4c:	0018      	movs	r0, r3
 8003c4e:	f000 febb 	bl	80049c8 <HAL_ADC_PollForConversion>
        adc_vals[i] = HAL_ADC_GetValue(&hadc1);
 8003c52:	4b0d      	ldr	r3, [pc, #52]	@ (8003c88 <Read_ADC_Channels+0x58>)
 8003c54:	0018      	movs	r0, r3
 8003c56:	f000 ff4b 	bl	8004af0 <HAL_ADC_GetValue>
 8003c5a:	0003      	movs	r3, r0
 8003c5c:	0018      	movs	r0, r3
 8003c5e:	f7fd fbd9 	bl	8001414 <__aeabi_ui2f>
 8003c62:	1c01      	adds	r1, r0, #0
 8003c64:	4b09      	ldr	r3, [pc, #36]	@ (8003c8c <Read_ADC_Channels+0x5c>)
 8003c66:	687a      	ldr	r2, [r7, #4]
 8003c68:	0092      	lsls	r2, r2, #2
 8003c6a:	50d1      	str	r1, [r2, r3]
    for (int i = 0; i < 4; i++)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	3301      	adds	r3, #1
 8003c70:	607b      	str	r3, [r7, #4]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2b03      	cmp	r3, #3
 8003c76:	dde5      	ble.n	8003c44 <Read_ADC_Channels+0x14>
    }

    HAL_ADC_Stop(&hadc1);
 8003c78:	4b03      	ldr	r3, [pc, #12]	@ (8003c88 <Read_ADC_Channels+0x58>)
 8003c7a:	0018      	movs	r0, r3
 8003c7c:	f000 fe68 	bl	8004950 <HAL_ADC_Stop>
}
 8003c80:	46c0      	nop			@ (mov r8, r8)
 8003c82:	46bd      	mov	sp, r7
 8003c84:	b002      	add	sp, #8
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	20000084 	.word	0x20000084
 8003c8c:	200002a0 	.word	0x200002a0

08003c90 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b082      	sub	sp, #8
 8003c94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c96:	4b0f      	ldr	r3, [pc, #60]	@ (8003cd4 <HAL_MspInit+0x44>)
 8003c98:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c9a:	4b0e      	ldr	r3, [pc, #56]	@ (8003cd4 <HAL_MspInit+0x44>)
 8003c9c:	2101      	movs	r1, #1
 8003c9e:	430a      	orrs	r2, r1
 8003ca0:	641a      	str	r2, [r3, #64]	@ 0x40
 8003ca2:	4b0c      	ldr	r3, [pc, #48]	@ (8003cd4 <HAL_MspInit+0x44>)
 8003ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	4013      	ands	r3, r2
 8003caa:	607b      	str	r3, [r7, #4]
 8003cac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003cae:	4b09      	ldr	r3, [pc, #36]	@ (8003cd4 <HAL_MspInit+0x44>)
 8003cb0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003cb2:	4b08      	ldr	r3, [pc, #32]	@ (8003cd4 <HAL_MspInit+0x44>)
 8003cb4:	2180      	movs	r1, #128	@ 0x80
 8003cb6:	0549      	lsls	r1, r1, #21
 8003cb8:	430a      	orrs	r2, r1
 8003cba:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003cbc:	4b05      	ldr	r3, [pc, #20]	@ (8003cd4 <HAL_MspInit+0x44>)
 8003cbe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003cc0:	2380      	movs	r3, #128	@ 0x80
 8003cc2:	055b      	lsls	r3, r3, #21
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	603b      	str	r3, [r7, #0]
 8003cc8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003cca:	46c0      	nop			@ (mov r8, r8)
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	b002      	add	sp, #8
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	46c0      	nop			@ (mov r8, r8)
 8003cd4:	40021000 	.word	0x40021000

08003cd8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003cd8:	b590      	push	{r4, r7, lr}
 8003cda:	b08b      	sub	sp, #44	@ 0x2c
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ce0:	2414      	movs	r4, #20
 8003ce2:	193b      	adds	r3, r7, r4
 8003ce4:	0018      	movs	r0, r3
 8003ce6:	2314      	movs	r3, #20
 8003ce8:	001a      	movs	r2, r3
 8003cea:	2100      	movs	r1, #0
 8003cec:	f005 f814 	bl	8008d18 <memset>
  if(hadc->Instance==ADC1)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a18      	ldr	r2, [pc, #96]	@ (8003d58 <HAL_ADC_MspInit+0x80>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d129      	bne.n	8003d4e <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003cfa:	4b18      	ldr	r3, [pc, #96]	@ (8003d5c <HAL_ADC_MspInit+0x84>)
 8003cfc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003cfe:	4b17      	ldr	r3, [pc, #92]	@ (8003d5c <HAL_ADC_MspInit+0x84>)
 8003d00:	2180      	movs	r1, #128	@ 0x80
 8003d02:	0349      	lsls	r1, r1, #13
 8003d04:	430a      	orrs	r2, r1
 8003d06:	641a      	str	r2, [r3, #64]	@ 0x40
 8003d08:	4b14      	ldr	r3, [pc, #80]	@ (8003d5c <HAL_ADC_MspInit+0x84>)
 8003d0a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003d0c:	2380      	movs	r3, #128	@ 0x80
 8003d0e:	035b      	lsls	r3, r3, #13
 8003d10:	4013      	ands	r3, r2
 8003d12:	613b      	str	r3, [r7, #16]
 8003d14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d16:	4b11      	ldr	r3, [pc, #68]	@ (8003d5c <HAL_ADC_MspInit+0x84>)
 8003d18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d1a:	4b10      	ldr	r3, [pc, #64]	@ (8003d5c <HAL_ADC_MspInit+0x84>)
 8003d1c:	2101      	movs	r1, #1
 8003d1e:	430a      	orrs	r2, r1
 8003d20:	635a      	str	r2, [r3, #52]	@ 0x34
 8003d22:	4b0e      	ldr	r3, [pc, #56]	@ (8003d5c <HAL_ADC_MspInit+0x84>)
 8003d24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d26:	2201      	movs	r2, #1
 8003d28:	4013      	ands	r3, r2
 8003d2a:	60fb      	str	r3, [r7, #12]
 8003d2c:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8003d2e:	193b      	adds	r3, r7, r4
 8003d30:	221e      	movs	r2, #30
 8003d32:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003d34:	193b      	adds	r3, r7, r4
 8003d36:	2203      	movs	r2, #3
 8003d38:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d3a:	193b      	adds	r3, r7, r4
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d40:	193a      	adds	r2, r7, r4
 8003d42:	23a0      	movs	r3, #160	@ 0xa0
 8003d44:	05db      	lsls	r3, r3, #23
 8003d46:	0011      	movs	r1, r2
 8003d48:	0018      	movs	r0, r3
 8003d4a:	f001 fc23 	bl	8005594 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8003d4e:	46c0      	nop			@ (mov r8, r8)
 8003d50:	46bd      	mov	sp, r7
 8003d52:	b00b      	add	sp, #44	@ 0x2c
 8003d54:	bd90      	pop	{r4, r7, pc}
 8003d56:	46c0      	nop			@ (mov r8, r8)
 8003d58:	40012400 	.word	0x40012400
 8003d5c:	40021000 	.word	0x40021000

08003d60 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003d60:	b590      	push	{r4, r7, lr}
 8003d62:	b08b      	sub	sp, #44	@ 0x2c
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d68:	2414      	movs	r4, #20
 8003d6a:	193b      	adds	r3, r7, r4
 8003d6c:	0018      	movs	r0, r3
 8003d6e:	2314      	movs	r3, #20
 8003d70:	001a      	movs	r2, r3
 8003d72:	2100      	movs	r1, #0
 8003d74:	f004 ffd0 	bl	8008d18 <memset>
  if(hspi->Instance==SPI2)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a2c      	ldr	r2, [pc, #176]	@ (8003e30 <HAL_SPI_MspInit+0xd0>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d151      	bne.n	8003e26 <HAL_SPI_MspInit+0xc6>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003d82:	4b2c      	ldr	r3, [pc, #176]	@ (8003e34 <HAL_SPI_MspInit+0xd4>)
 8003d84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003d86:	4b2b      	ldr	r3, [pc, #172]	@ (8003e34 <HAL_SPI_MspInit+0xd4>)
 8003d88:	2180      	movs	r1, #128	@ 0x80
 8003d8a:	01c9      	lsls	r1, r1, #7
 8003d8c:	430a      	orrs	r2, r1
 8003d8e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003d90:	4b28      	ldr	r3, [pc, #160]	@ (8003e34 <HAL_SPI_MspInit+0xd4>)
 8003d92:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003d94:	2380      	movs	r3, #128	@ 0x80
 8003d96:	01db      	lsls	r3, r3, #7
 8003d98:	4013      	ands	r3, r2
 8003d9a:	613b      	str	r3, [r7, #16]
 8003d9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d9e:	4b25      	ldr	r3, [pc, #148]	@ (8003e34 <HAL_SPI_MspInit+0xd4>)
 8003da0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003da2:	4b24      	ldr	r3, [pc, #144]	@ (8003e34 <HAL_SPI_MspInit+0xd4>)
 8003da4:	2104      	movs	r1, #4
 8003da6:	430a      	orrs	r2, r1
 8003da8:	635a      	str	r2, [r3, #52]	@ 0x34
 8003daa:	4b22      	ldr	r3, [pc, #136]	@ (8003e34 <HAL_SPI_MspInit+0xd4>)
 8003dac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dae:	2204      	movs	r2, #4
 8003db0:	4013      	ands	r3, r2
 8003db2:	60fb      	str	r3, [r7, #12]
 8003db4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003db6:	4b1f      	ldr	r3, [pc, #124]	@ (8003e34 <HAL_SPI_MspInit+0xd4>)
 8003db8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003dba:	4b1e      	ldr	r3, [pc, #120]	@ (8003e34 <HAL_SPI_MspInit+0xd4>)
 8003dbc:	2101      	movs	r1, #1
 8003dbe:	430a      	orrs	r2, r1
 8003dc0:	635a      	str	r2, [r3, #52]	@ 0x34
 8003dc2:	4b1c      	ldr	r3, [pc, #112]	@ (8003e34 <HAL_SPI_MspInit+0xd4>)
 8003dc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	4013      	ands	r3, r2
 8003dca:	60bb      	str	r3, [r7, #8]
 8003dcc:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PA0     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003dce:	193b      	adds	r3, r7, r4
 8003dd0:	220c      	movs	r2, #12
 8003dd2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dd4:	193b      	adds	r3, r7, r4
 8003dd6:	2202      	movs	r2, #2
 8003dd8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dda:	193b      	adds	r3, r7, r4
 8003ddc:	2200      	movs	r2, #0
 8003dde:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003de0:	193b      	adds	r3, r7, r4
 8003de2:	2200      	movs	r2, #0
 8003de4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8003de6:	193b      	adds	r3, r7, r4
 8003de8:	2201      	movs	r2, #1
 8003dea:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003dec:	193b      	adds	r3, r7, r4
 8003dee:	4a12      	ldr	r2, [pc, #72]	@ (8003e38 <HAL_SPI_MspInit+0xd8>)
 8003df0:	0019      	movs	r1, r3
 8003df2:	0010      	movs	r0, r2
 8003df4:	f001 fbce 	bl	8005594 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003df8:	0021      	movs	r1, r4
 8003dfa:	187b      	adds	r3, r7, r1
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e00:	187b      	adds	r3, r7, r1
 8003e02:	2202      	movs	r2, #2
 8003e04:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e06:	187b      	adds	r3, r7, r1
 8003e08:	2200      	movs	r2, #0
 8003e0a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e0c:	187b      	adds	r3, r7, r1
 8003e0e:	2200      	movs	r2, #0
 8003e10:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8003e12:	187b      	adds	r3, r7, r1
 8003e14:	2200      	movs	r2, #0
 8003e16:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e18:	187a      	adds	r2, r7, r1
 8003e1a:	23a0      	movs	r3, #160	@ 0xa0
 8003e1c:	05db      	lsls	r3, r3, #23
 8003e1e:	0011      	movs	r1, r2
 8003e20:	0018      	movs	r0, r3
 8003e22:	f001 fbb7 	bl	8005594 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 8003e26:	46c0      	nop			@ (mov r8, r8)
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	b00b      	add	sp, #44	@ 0x2c
 8003e2c:	bd90      	pop	{r4, r7, pc}
 8003e2e:	46c0      	nop			@ (mov r8, r8)
 8003e30:	40003800 	.word	0x40003800
 8003e34:	40021000 	.word	0x40021000
 8003e38:	50000800 	.word	0x50000800

08003e3c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003e3c:	b590      	push	{r4, r7, lr}
 8003e3e:	b093      	sub	sp, #76	@ 0x4c
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003e44:	2414      	movs	r4, #20
 8003e46:	193b      	adds	r3, r7, r4
 8003e48:	0018      	movs	r0, r3
 8003e4a:	2334      	movs	r3, #52	@ 0x34
 8003e4c:	001a      	movs	r2, r3
 8003e4e:	2100      	movs	r1, #0
 8003e50:	f004 ff62 	bl	8008d18 <memset>
  if(htim_pwm->Instance==TIM1)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a1a      	ldr	r2, [pc, #104]	@ (8003ec4 <HAL_TIM_PWM_MspInit+0x88>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d11d      	bne.n	8003e9a <HAL_TIM_PWM_MspInit+0x5e>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8003e5e:	193b      	adds	r3, r7, r4
 8003e60:	2280      	movs	r2, #128	@ 0x80
 8003e62:	0392      	lsls	r2, r2, #14
 8003e64:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 8003e66:	193b      	adds	r3, r7, r4
 8003e68:	2200      	movs	r2, #0
 8003e6a:	629a      	str	r2, [r3, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e6c:	193b      	adds	r3, r7, r4
 8003e6e:	0018      	movs	r0, r3
 8003e70:	f002 fa3e 	bl	80062f0 <HAL_RCCEx_PeriphCLKConfig>
 8003e74:	1e03      	subs	r3, r0, #0
 8003e76:	d001      	beq.n	8003e7c <HAL_TIM_PWM_MspInit+0x40>
    {
      Error_Handler();
 8003e78:	f7ff fed4 	bl	8003c24 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003e7c:	4b12      	ldr	r3, [pc, #72]	@ (8003ec8 <HAL_TIM_PWM_MspInit+0x8c>)
 8003e7e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003e80:	4b11      	ldr	r3, [pc, #68]	@ (8003ec8 <HAL_TIM_PWM_MspInit+0x8c>)
 8003e82:	2180      	movs	r1, #128	@ 0x80
 8003e84:	0109      	lsls	r1, r1, #4
 8003e86:	430a      	orrs	r2, r1
 8003e88:	641a      	str	r2, [r3, #64]	@ 0x40
 8003e8a:	4b0f      	ldr	r3, [pc, #60]	@ (8003ec8 <HAL_TIM_PWM_MspInit+0x8c>)
 8003e8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003e8e:	2380      	movs	r3, #128	@ 0x80
 8003e90:	011b      	lsls	r3, r3, #4
 8003e92:	4013      	ands	r3, r2
 8003e94:	613b      	str	r3, [r7, #16]
 8003e96:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003e98:	e010      	b.n	8003ebc <HAL_TIM_PWM_MspInit+0x80>
  else if(htim_pwm->Instance==TIM3)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a0b      	ldr	r2, [pc, #44]	@ (8003ecc <HAL_TIM_PWM_MspInit+0x90>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d10b      	bne.n	8003ebc <HAL_TIM_PWM_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003ea4:	4b08      	ldr	r3, [pc, #32]	@ (8003ec8 <HAL_TIM_PWM_MspInit+0x8c>)
 8003ea6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ea8:	4b07      	ldr	r3, [pc, #28]	@ (8003ec8 <HAL_TIM_PWM_MspInit+0x8c>)
 8003eaa:	2102      	movs	r1, #2
 8003eac:	430a      	orrs	r2, r1
 8003eae:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003eb0:	4b05      	ldr	r3, [pc, #20]	@ (8003ec8 <HAL_TIM_PWM_MspInit+0x8c>)
 8003eb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eb4:	2202      	movs	r2, #2
 8003eb6:	4013      	ands	r3, r2
 8003eb8:	60fb      	str	r3, [r7, #12]
 8003eba:	68fb      	ldr	r3, [r7, #12]
}
 8003ebc:	46c0      	nop			@ (mov r8, r8)
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	b013      	add	sp, #76	@ 0x4c
 8003ec2:	bd90      	pop	{r4, r7, pc}
 8003ec4:	40012c00 	.word	0x40012c00
 8003ec8:	40021000 	.word	0x40021000
 8003ecc:	40000400 	.word	0x40000400

08003ed0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003ed0:	b590      	push	{r4, r7, lr}
 8003ed2:	b08b      	sub	sp, #44	@ 0x2c
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ed8:	2414      	movs	r4, #20
 8003eda:	193b      	adds	r3, r7, r4
 8003edc:	0018      	movs	r0, r3
 8003ede:	2314      	movs	r3, #20
 8003ee0:	001a      	movs	r2, r3
 8003ee2:	2100      	movs	r1, #0
 8003ee4:	f004 ff18 	bl	8008d18 <memset>
  if(htim->Instance==TIM1)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a39      	ldr	r2, [pc, #228]	@ (8003fd4 <HAL_TIM_MspPostInit+0x104>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d145      	bne.n	8003f7e <HAL_TIM_MspPostInit+0xae>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ef2:	4b39      	ldr	r3, [pc, #228]	@ (8003fd8 <HAL_TIM_MspPostInit+0x108>)
 8003ef4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003ef6:	4b38      	ldr	r3, [pc, #224]	@ (8003fd8 <HAL_TIM_MspPostInit+0x108>)
 8003ef8:	2101      	movs	r1, #1
 8003efa:	430a      	orrs	r2, r1
 8003efc:	635a      	str	r2, [r3, #52]	@ 0x34
 8003efe:	4b36      	ldr	r3, [pc, #216]	@ (8003fd8 <HAL_TIM_MspPostInit+0x108>)
 8003f00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f02:	2201      	movs	r2, #1
 8003f04:	4013      	ands	r3, r2
 8003f06:	613b      	str	r3, [r7, #16]
 8003f08:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f0a:	4b33      	ldr	r3, [pc, #204]	@ (8003fd8 <HAL_TIM_MspPostInit+0x108>)
 8003f0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003f0e:	4b32      	ldr	r3, [pc, #200]	@ (8003fd8 <HAL_TIM_MspPostInit+0x108>)
 8003f10:	2108      	movs	r1, #8
 8003f12:	430a      	orrs	r2, r1
 8003f14:	635a      	str	r2, [r3, #52]	@ 0x34
 8003f16:	4b30      	ldr	r3, [pc, #192]	@ (8003fd8 <HAL_TIM_MspPostInit+0x108>)
 8003f18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f1a:	2208      	movs	r2, #8
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	60fb      	str	r3, [r7, #12]
 8003f20:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    PD4     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003f22:	193b      	adds	r3, r7, r4
 8003f24:	2280      	movs	r2, #128	@ 0x80
 8003f26:	00d2      	lsls	r2, r2, #3
 8003f28:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f2a:	193b      	adds	r3, r7, r4
 8003f2c:	2202      	movs	r2, #2
 8003f2e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f30:	193b      	adds	r3, r7, r4
 8003f32:	2200      	movs	r2, #0
 8003f34:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f36:	193b      	adds	r3, r7, r4
 8003f38:	2200      	movs	r2, #0
 8003f3a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003f3c:	193b      	adds	r3, r7, r4
 8003f3e:	2202      	movs	r2, #2
 8003f40:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f42:	193a      	adds	r2, r7, r4
 8003f44:	23a0      	movs	r3, #160	@ 0xa0
 8003f46:	05db      	lsls	r3, r3, #23
 8003f48:	0011      	movs	r1, r2
 8003f4a:	0018      	movs	r0, r3
 8003f4c:	f001 fb22 	bl	8005594 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003f50:	0021      	movs	r1, r4
 8003f52:	187b      	adds	r3, r7, r1
 8003f54:	2210      	movs	r2, #16
 8003f56:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f58:	187b      	adds	r3, r7, r1
 8003f5a:	2202      	movs	r2, #2
 8003f5c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f5e:	187b      	adds	r3, r7, r1
 8003f60:	2200      	movs	r2, #0
 8003f62:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f64:	187b      	adds	r3, r7, r1
 8003f66:	2200      	movs	r2, #0
 8003f68:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003f6a:	187b      	adds	r3, r7, r1
 8003f6c:	2202      	movs	r2, #2
 8003f6e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003f70:	187b      	adds	r3, r7, r1
 8003f72:	4a1a      	ldr	r2, [pc, #104]	@ (8003fdc <HAL_TIM_MspPostInit+0x10c>)
 8003f74:	0019      	movs	r1, r3
 8003f76:	0010      	movs	r0, r2
 8003f78:	f001 fb0c 	bl	8005594 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003f7c:	e026      	b.n	8003fcc <HAL_TIM_MspPostInit+0xfc>
  else if(htim->Instance==TIM3)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4a17      	ldr	r2, [pc, #92]	@ (8003fe0 <HAL_TIM_MspPostInit+0x110>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d121      	bne.n	8003fcc <HAL_TIM_MspPostInit+0xfc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f88:	4b13      	ldr	r3, [pc, #76]	@ (8003fd8 <HAL_TIM_MspPostInit+0x108>)
 8003f8a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003f8c:	4b12      	ldr	r3, [pc, #72]	@ (8003fd8 <HAL_TIM_MspPostInit+0x108>)
 8003f8e:	2102      	movs	r1, #2
 8003f90:	430a      	orrs	r2, r1
 8003f92:	635a      	str	r2, [r3, #52]	@ 0x34
 8003f94:	4b10      	ldr	r3, [pc, #64]	@ (8003fd8 <HAL_TIM_MspPostInit+0x108>)
 8003f96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f98:	2202      	movs	r2, #2
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	60bb      	str	r3, [r7, #8]
 8003f9e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003fa0:	2114      	movs	r1, #20
 8003fa2:	187b      	adds	r3, r7, r1
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fa8:	187b      	adds	r3, r7, r1
 8003faa:	2202      	movs	r2, #2
 8003fac:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fae:	187b      	adds	r3, r7, r1
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fb4:	187b      	adds	r3, r7, r1
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8003fba:	187b      	adds	r3, r7, r1
 8003fbc:	2201      	movs	r2, #1
 8003fbe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fc0:	187b      	adds	r3, r7, r1
 8003fc2:	4a08      	ldr	r2, [pc, #32]	@ (8003fe4 <HAL_TIM_MspPostInit+0x114>)
 8003fc4:	0019      	movs	r1, r3
 8003fc6:	0010      	movs	r0, r2
 8003fc8:	f001 fae4 	bl	8005594 <HAL_GPIO_Init>
}
 8003fcc:	46c0      	nop			@ (mov r8, r8)
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	b00b      	add	sp, #44	@ 0x2c
 8003fd2:	bd90      	pop	{r4, r7, pc}
 8003fd4:	40012c00 	.word	0x40012c00
 8003fd8:	40021000 	.word	0x40021000
 8003fdc:	50000c00 	.word	0x50000c00
 8003fe0:	40000400 	.word	0x40000400
 8003fe4:	50000400 	.word	0x50000400

08003fe8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003fe8:	b590      	push	{r4, r7, lr}
 8003fea:	b097      	sub	sp, #92	@ 0x5c
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ff0:	2344      	movs	r3, #68	@ 0x44
 8003ff2:	18fb      	adds	r3, r7, r3
 8003ff4:	0018      	movs	r0, r3
 8003ff6:	2314      	movs	r3, #20
 8003ff8:	001a      	movs	r2, r3
 8003ffa:	2100      	movs	r1, #0
 8003ffc:	f004 fe8c 	bl	8008d18 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004000:	2410      	movs	r4, #16
 8004002:	193b      	adds	r3, r7, r4
 8004004:	0018      	movs	r0, r3
 8004006:	2334      	movs	r3, #52	@ 0x34
 8004008:	001a      	movs	r2, r3
 800400a:	2100      	movs	r1, #0
 800400c:	f004 fe84 	bl	8008d18 <memset>
  if(huart->Instance==USART1)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a22      	ldr	r2, [pc, #136]	@ (80040a0 <HAL_UART_MspInit+0xb8>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d13d      	bne.n	8004096 <HAL_UART_MspInit+0xae>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800401a:	193b      	adds	r3, r7, r4
 800401c:	2201      	movs	r2, #1
 800401e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8004020:	193b      	adds	r3, r7, r4
 8004022:	2200      	movs	r2, #0
 8004024:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004026:	193b      	adds	r3, r7, r4
 8004028:	0018      	movs	r0, r3
 800402a:	f002 f961 	bl	80062f0 <HAL_RCCEx_PeriphCLKConfig>
 800402e:	1e03      	subs	r3, r0, #0
 8004030:	d001      	beq.n	8004036 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004032:	f7ff fdf7 	bl	8003c24 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004036:	4b1b      	ldr	r3, [pc, #108]	@ (80040a4 <HAL_UART_MspInit+0xbc>)
 8004038:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800403a:	4b1a      	ldr	r3, [pc, #104]	@ (80040a4 <HAL_UART_MspInit+0xbc>)
 800403c:	2180      	movs	r1, #128	@ 0x80
 800403e:	01c9      	lsls	r1, r1, #7
 8004040:	430a      	orrs	r2, r1
 8004042:	641a      	str	r2, [r3, #64]	@ 0x40
 8004044:	4b17      	ldr	r3, [pc, #92]	@ (80040a4 <HAL_UART_MspInit+0xbc>)
 8004046:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004048:	2380      	movs	r3, #128	@ 0x80
 800404a:	01db      	lsls	r3, r3, #7
 800404c:	4013      	ands	r3, r2
 800404e:	60fb      	str	r3, [r7, #12]
 8004050:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004052:	4b14      	ldr	r3, [pc, #80]	@ (80040a4 <HAL_UART_MspInit+0xbc>)
 8004054:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004056:	4b13      	ldr	r3, [pc, #76]	@ (80040a4 <HAL_UART_MspInit+0xbc>)
 8004058:	2104      	movs	r1, #4
 800405a:	430a      	orrs	r2, r1
 800405c:	635a      	str	r2, [r3, #52]	@ 0x34
 800405e:	4b11      	ldr	r3, [pc, #68]	@ (80040a4 <HAL_UART_MspInit+0xbc>)
 8004060:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004062:	2204      	movs	r2, #4
 8004064:	4013      	ands	r3, r2
 8004066:	60bb      	str	r3, [r7, #8]
 8004068:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800406a:	2144      	movs	r1, #68	@ 0x44
 800406c:	187b      	adds	r3, r7, r1
 800406e:	2230      	movs	r2, #48	@ 0x30
 8004070:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004072:	187b      	adds	r3, r7, r1
 8004074:	2202      	movs	r2, #2
 8004076:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004078:	187b      	adds	r3, r7, r1
 800407a:	2200      	movs	r2, #0
 800407c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800407e:	187b      	adds	r3, r7, r1
 8004080:	2200      	movs	r2, #0
 8004082:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8004084:	187b      	adds	r3, r7, r1
 8004086:	2201      	movs	r2, #1
 8004088:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800408a:	187b      	adds	r3, r7, r1
 800408c:	4a06      	ldr	r2, [pc, #24]	@ (80040a8 <HAL_UART_MspInit+0xc0>)
 800408e:	0019      	movs	r1, r3
 8004090:	0010      	movs	r0, r2
 8004092:	f001 fa7f 	bl	8005594 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8004096:	46c0      	nop			@ (mov r8, r8)
 8004098:	46bd      	mov	sp, r7
 800409a:	b017      	add	sp, #92	@ 0x5c
 800409c:	bd90      	pop	{r4, r7, pc}
 800409e:	46c0      	nop			@ (mov r8, r8)
 80040a0:	40013800 	.word	0x40013800
 80040a4:	40021000 	.word	0x40021000
 80040a8:	50000800 	.word	0x50000800

080040ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80040b0:	46c0      	nop			@ (mov r8, r8)
 80040b2:	e7fd      	b.n	80040b0 <NMI_Handler+0x4>

080040b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80040b8:	46c0      	nop			@ (mov r8, r8)
 80040ba:	e7fd      	b.n	80040b8 <HardFault_Handler+0x4>

080040bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80040c0:	46c0      	nop			@ (mov r8, r8)
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}

080040c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80040c6:	b580      	push	{r7, lr}
 80040c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80040ca:	46c0      	nop			@ (mov r8, r8)
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}

080040d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80040d4:	f000 f89c 	bl	8004210 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80040d8:	46c0      	nop			@ (mov r8, r8)
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}

080040de <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80040de:	b580      	push	{r7, lr}
 80040e0:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80040e2:	46c0      	nop			@ (mov r8, r8)
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}

080040e8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80040e8:	480d      	ldr	r0, [pc, #52]	@ (8004120 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80040ea:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80040ec:	f7ff fff7 	bl	80040de <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80040f0:	480c      	ldr	r0, [pc, #48]	@ (8004124 <LoopForever+0x6>)
  ldr r1, =_edata
 80040f2:	490d      	ldr	r1, [pc, #52]	@ (8004128 <LoopForever+0xa>)
  ldr r2, =_sidata
 80040f4:	4a0d      	ldr	r2, [pc, #52]	@ (800412c <LoopForever+0xe>)
  movs r3, #0
 80040f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80040f8:	e002      	b.n	8004100 <LoopCopyDataInit>

080040fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80040fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80040fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80040fe:	3304      	adds	r3, #4

08004100 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004100:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004102:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004104:	d3f9      	bcc.n	80040fa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004106:	4a0a      	ldr	r2, [pc, #40]	@ (8004130 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004108:	4c0a      	ldr	r4, [pc, #40]	@ (8004134 <LoopForever+0x16>)
  movs r3, #0
 800410a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800410c:	e001      	b.n	8004112 <LoopFillZerobss>

0800410e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800410e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004110:	3204      	adds	r2, #4

08004112 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004112:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004114:	d3fb      	bcc.n	800410e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8004116:	f004 fe0d 	bl	8008d34 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800411a:	f7ff f9b7 	bl	800348c <main>

0800411e <LoopForever>:

LoopForever:
  b LoopForever
 800411e:	e7fe      	b.n	800411e <LoopForever>
  ldr   r0, =_estack
 8004120:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8004124:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004128:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 800412c:	08009024 	.word	0x08009024
  ldr r2, =_sbss
 8004130:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8004134:	200003ec 	.word	0x200003ec

08004138 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004138:	e7fe      	b.n	8004138 <ADC1_COMP_IRQHandler>
	...

0800413c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b082      	sub	sp, #8
 8004140:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004142:	1dfb      	adds	r3, r7, #7
 8004144:	2200      	movs	r2, #0
 8004146:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004148:	4b0b      	ldr	r3, [pc, #44]	@ (8004178 <HAL_Init+0x3c>)
 800414a:	681a      	ldr	r2, [r3, #0]
 800414c:	4b0a      	ldr	r3, [pc, #40]	@ (8004178 <HAL_Init+0x3c>)
 800414e:	2180      	movs	r1, #128	@ 0x80
 8004150:	0049      	lsls	r1, r1, #1
 8004152:	430a      	orrs	r2, r1
 8004154:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004156:	2003      	movs	r0, #3
 8004158:	f000 f810 	bl	800417c <HAL_InitTick>
 800415c:	1e03      	subs	r3, r0, #0
 800415e:	d003      	beq.n	8004168 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8004160:	1dfb      	adds	r3, r7, #7
 8004162:	2201      	movs	r2, #1
 8004164:	701a      	strb	r2, [r3, #0]
 8004166:	e001      	b.n	800416c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8004168:	f7ff fd92 	bl	8003c90 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800416c:	1dfb      	adds	r3, r7, #7
 800416e:	781b      	ldrb	r3, [r3, #0]
}
 8004170:	0018      	movs	r0, r3
 8004172:	46bd      	mov	sp, r7
 8004174:	b002      	add	sp, #8
 8004176:	bd80      	pop	{r7, pc}
 8004178:	40022000 	.word	0x40022000

0800417c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800417c:	b590      	push	{r4, r7, lr}
 800417e:	b085      	sub	sp, #20
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004184:	230f      	movs	r3, #15
 8004186:	18fb      	adds	r3, r7, r3
 8004188:	2200      	movs	r2, #0
 800418a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800418c:	4b1d      	ldr	r3, [pc, #116]	@ (8004204 <HAL_InitTick+0x88>)
 800418e:	781b      	ldrb	r3, [r3, #0]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d02b      	beq.n	80041ec <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8004194:	4b1c      	ldr	r3, [pc, #112]	@ (8004208 <HAL_InitTick+0x8c>)
 8004196:	681c      	ldr	r4, [r3, #0]
 8004198:	4b1a      	ldr	r3, [pc, #104]	@ (8004204 <HAL_InitTick+0x88>)
 800419a:	781b      	ldrb	r3, [r3, #0]
 800419c:	0019      	movs	r1, r3
 800419e:	23fa      	movs	r3, #250	@ 0xfa
 80041a0:	0098      	lsls	r0, r3, #2
 80041a2:	f7fb ffaf 	bl	8000104 <__udivsi3>
 80041a6:	0003      	movs	r3, r0
 80041a8:	0019      	movs	r1, r3
 80041aa:	0020      	movs	r0, r4
 80041ac:	f7fb ffaa 	bl	8000104 <__udivsi3>
 80041b0:	0003      	movs	r3, r0
 80041b2:	0018      	movs	r0, r3
 80041b4:	f001 f9e1 	bl	800557a <HAL_SYSTICK_Config>
 80041b8:	1e03      	subs	r3, r0, #0
 80041ba:	d112      	bne.n	80041e2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2b03      	cmp	r3, #3
 80041c0:	d80a      	bhi.n	80041d8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80041c2:	6879      	ldr	r1, [r7, #4]
 80041c4:	2301      	movs	r3, #1
 80041c6:	425b      	negs	r3, r3
 80041c8:	2200      	movs	r2, #0
 80041ca:	0018      	movs	r0, r3
 80041cc:	f001 f9c0 	bl	8005550 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80041d0:	4b0e      	ldr	r3, [pc, #56]	@ (800420c <HAL_InitTick+0x90>)
 80041d2:	687a      	ldr	r2, [r7, #4]
 80041d4:	601a      	str	r2, [r3, #0]
 80041d6:	e00d      	b.n	80041f4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80041d8:	230f      	movs	r3, #15
 80041da:	18fb      	adds	r3, r7, r3
 80041dc:	2201      	movs	r2, #1
 80041de:	701a      	strb	r2, [r3, #0]
 80041e0:	e008      	b.n	80041f4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80041e2:	230f      	movs	r3, #15
 80041e4:	18fb      	adds	r3, r7, r3
 80041e6:	2201      	movs	r2, #1
 80041e8:	701a      	strb	r2, [r3, #0]
 80041ea:	e003      	b.n	80041f4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80041ec:	230f      	movs	r3, #15
 80041ee:	18fb      	adds	r3, r7, r3
 80041f0:	2201      	movs	r2, #1
 80041f2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80041f4:	230f      	movs	r3, #15
 80041f6:	18fb      	adds	r3, r7, r3
 80041f8:	781b      	ldrb	r3, [r3, #0]
}
 80041fa:	0018      	movs	r0, r3
 80041fc:	46bd      	mov	sp, r7
 80041fe:	b005      	add	sp, #20
 8004200:	bd90      	pop	{r4, r7, pc}
 8004202:	46c0      	nop			@ (mov r8, r8)
 8004204:	20000008 	.word	0x20000008
 8004208:	20000000 	.word	0x20000000
 800420c:	20000004 	.word	0x20000004

08004210 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004214:	4b05      	ldr	r3, [pc, #20]	@ (800422c <HAL_IncTick+0x1c>)
 8004216:	781b      	ldrb	r3, [r3, #0]
 8004218:	001a      	movs	r2, r3
 800421a:	4b05      	ldr	r3, [pc, #20]	@ (8004230 <HAL_IncTick+0x20>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	18d2      	adds	r2, r2, r3
 8004220:	4b03      	ldr	r3, [pc, #12]	@ (8004230 <HAL_IncTick+0x20>)
 8004222:	601a      	str	r2, [r3, #0]
}
 8004224:	46c0      	nop			@ (mov r8, r8)
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	46c0      	nop			@ (mov r8, r8)
 800422c:	20000008 	.word	0x20000008
 8004230:	200002b0 	.word	0x200002b0

08004234 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	af00      	add	r7, sp, #0
  return uwTick;
 8004238:	4b02      	ldr	r3, [pc, #8]	@ (8004244 <HAL_GetTick+0x10>)
 800423a:	681b      	ldr	r3, [r3, #0]
}
 800423c:	0018      	movs	r0, r3
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
 8004242:	46c0      	nop			@ (mov r8, r8)
 8004244:	200002b0 	.word	0x200002b0

08004248 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b084      	sub	sp, #16
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004250:	f7ff fff0 	bl	8004234 <HAL_GetTick>
 8004254:	0003      	movs	r3, r0
 8004256:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	3301      	adds	r3, #1
 8004260:	d005      	beq.n	800426e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004262:	4b0a      	ldr	r3, [pc, #40]	@ (800428c <HAL_Delay+0x44>)
 8004264:	781b      	ldrb	r3, [r3, #0]
 8004266:	001a      	movs	r2, r3
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	189b      	adds	r3, r3, r2
 800426c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800426e:	46c0      	nop			@ (mov r8, r8)
 8004270:	f7ff ffe0 	bl	8004234 <HAL_GetTick>
 8004274:	0002      	movs	r2, r0
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	1ad3      	subs	r3, r2, r3
 800427a:	68fa      	ldr	r2, [r7, #12]
 800427c:	429a      	cmp	r2, r3
 800427e:	d8f7      	bhi.n	8004270 <HAL_Delay+0x28>
  {
  }
}
 8004280:	46c0      	nop			@ (mov r8, r8)
 8004282:	46c0      	nop			@ (mov r8, r8)
 8004284:	46bd      	mov	sp, r7
 8004286:	b004      	add	sp, #16
 8004288:	bd80      	pop	{r7, pc}
 800428a:	46c0      	nop			@ (mov r8, r8)
 800428c:	20000008 	.word	0x20000008

08004290 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b082      	sub	sp, #8
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
 8004298:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a05      	ldr	r2, [pc, #20]	@ (80042b4 <LL_ADC_SetCommonPathInternalCh+0x24>)
 80042a0:	401a      	ands	r2, r3
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	431a      	orrs	r2, r3
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	601a      	str	r2, [r3, #0]
}
 80042aa:	46c0      	nop			@ (mov r8, r8)
 80042ac:	46bd      	mov	sp, r7
 80042ae:	b002      	add	sp, #8
 80042b0:	bd80      	pop	{r7, pc}
 80042b2:	46c0      	nop			@ (mov r8, r8)
 80042b4:	fe3fffff 	.word	0xfe3fffff

080042b8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b082      	sub	sp, #8
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	23e0      	movs	r3, #224	@ 0xe0
 80042c6:	045b      	lsls	r3, r3, #17
 80042c8:	4013      	ands	r3, r2
}
 80042ca:	0018      	movs	r0, r3
 80042cc:	46bd      	mov	sp, r7
 80042ce:	b002      	add	sp, #8
 80042d0:	bd80      	pop	{r7, pc}

080042d2 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 80042d2:	b580      	push	{r7, lr}
 80042d4:	b084      	sub	sp, #16
 80042d6:	af00      	add	r7, sp, #0
 80042d8:	60f8      	str	r0, [r7, #12]
 80042da:	60b9      	str	r1, [r7, #8]
 80042dc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	695b      	ldr	r3, [r3, #20]
 80042e2:	68ba      	ldr	r2, [r7, #8]
 80042e4:	2104      	movs	r1, #4
 80042e6:	400a      	ands	r2, r1
 80042e8:	2107      	movs	r1, #7
 80042ea:	4091      	lsls	r1, r2
 80042ec:	000a      	movs	r2, r1
 80042ee:	43d2      	mvns	r2, r2
 80042f0:	401a      	ands	r2, r3
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	2104      	movs	r1, #4
 80042f6:	400b      	ands	r3, r1
 80042f8:	6879      	ldr	r1, [r7, #4]
 80042fa:	4099      	lsls	r1, r3
 80042fc:	000b      	movs	r3, r1
 80042fe:	431a      	orrs	r2, r3
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8004304:	46c0      	nop			@ (mov r8, r8)
 8004306:	46bd      	mov	sp, r7
 8004308:	b004      	add	sp, #16
 800430a:	bd80      	pop	{r7, pc}

0800430c <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b082      	sub	sp, #8
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
 8004314:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	695b      	ldr	r3, [r3, #20]
 800431a:	683a      	ldr	r2, [r7, #0]
 800431c:	2104      	movs	r1, #4
 800431e:	400a      	ands	r2, r1
 8004320:	2107      	movs	r1, #7
 8004322:	4091      	lsls	r1, r2
 8004324:	000a      	movs	r2, r1
 8004326:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	2104      	movs	r1, #4
 800432c:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800432e:	40da      	lsrs	r2, r3
 8004330:	0013      	movs	r3, r2
}
 8004332:	0018      	movs	r0, r3
 8004334:	46bd      	mov	sp, r7
 8004336:	b002      	add	sp, #8
 8004338:	bd80      	pop	{r7, pc}

0800433a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800433a:	b580      	push	{r7, lr}
 800433c:	b082      	sub	sp, #8
 800433e:	af00      	add	r7, sp, #0
 8004340:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	68da      	ldr	r2, [r3, #12]
 8004346:	23c0      	movs	r3, #192	@ 0xc0
 8004348:	011b      	lsls	r3, r3, #4
 800434a:	4013      	ands	r3, r2
 800434c:	d101      	bne.n	8004352 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800434e:	2301      	movs	r3, #1
 8004350:	e000      	b.n	8004354 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004352:	2300      	movs	r3, #0
}
 8004354:	0018      	movs	r0, r3
 8004356:	46bd      	mov	sp, r7
 8004358:	b002      	add	sp, #8
 800435a:	bd80      	pop	{r7, pc}

0800435c <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b084      	sub	sp, #16
 8004360:	af00      	add	r7, sp, #0
 8004362:	60f8      	str	r0, [r7, #12]
 8004364:	60b9      	str	r1, [r7, #8]
 8004366:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800436c:	68ba      	ldr	r2, [r7, #8]
 800436e:	211f      	movs	r1, #31
 8004370:	400a      	ands	r2, r1
 8004372:	210f      	movs	r1, #15
 8004374:	4091      	lsls	r1, r2
 8004376:	000a      	movs	r2, r1
 8004378:	43d2      	mvns	r2, r2
 800437a:	401a      	ands	r2, r3
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	0e9b      	lsrs	r3, r3, #26
 8004380:	210f      	movs	r1, #15
 8004382:	4019      	ands	r1, r3
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	201f      	movs	r0, #31
 8004388:	4003      	ands	r3, r0
 800438a:	4099      	lsls	r1, r3
 800438c:	000b      	movs	r3, r1
 800438e:	431a      	orrs	r2, r3
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004394:	46c0      	nop			@ (mov r8, r8)
 8004396:	46bd      	mov	sp, r7
 8004398:	b004      	add	sp, #16
 800439a:	bd80      	pop	{r7, pc}

0800439c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b082      	sub	sp, #8
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
 80043a4:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	035b      	lsls	r3, r3, #13
 80043ae:	0b5b      	lsrs	r3, r3, #13
 80043b0:	431a      	orrs	r2, r3
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80043b6:	46c0      	nop			@ (mov r8, r8)
 80043b8:	46bd      	mov	sp, r7
 80043ba:	b002      	add	sp, #8
 80043bc:	bd80      	pop	{r7, pc}

080043be <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80043be:	b580      	push	{r7, lr}
 80043c0:	b082      	sub	sp, #8
 80043c2:	af00      	add	r7, sp, #0
 80043c4:	6078      	str	r0, [r7, #4]
 80043c6:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043cc:	683a      	ldr	r2, [r7, #0]
 80043ce:	0352      	lsls	r2, r2, #13
 80043d0:	0b52      	lsrs	r2, r2, #13
 80043d2:	43d2      	mvns	r2, r2
 80043d4:	401a      	ands	r2, r3
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80043da:	46c0      	nop			@ (mov r8, r8)
 80043dc:	46bd      	mov	sp, r7
 80043de:	b002      	add	sp, #8
 80043e0:	bd80      	pop	{r7, pc}
	...

080043e4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b084      	sub	sp, #16
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	60f8      	str	r0, [r7, #12]
 80043ec:	60b9      	str	r1, [r7, #8]
 80043ee:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	695b      	ldr	r3, [r3, #20]
 80043f4:	68ba      	ldr	r2, [r7, #8]
 80043f6:	0212      	lsls	r2, r2, #8
 80043f8:	43d2      	mvns	r2, r2
 80043fa:	401a      	ands	r2, r3
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	021b      	lsls	r3, r3, #8
 8004400:	6879      	ldr	r1, [r7, #4]
 8004402:	400b      	ands	r3, r1
 8004404:	4904      	ldr	r1, [pc, #16]	@ (8004418 <LL_ADC_SetChannelSamplingTime+0x34>)
 8004406:	400b      	ands	r3, r1
 8004408:	431a      	orrs	r2, r3
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800440e:	46c0      	nop			@ (mov r8, r8)
 8004410:	46bd      	mov	sp, r7
 8004412:	b004      	add	sp, #16
 8004414:	bd80      	pop	{r7, pc}
 8004416:	46c0      	nop			@ (mov r8, r8)
 8004418:	07ffff00 	.word	0x07ffff00

0800441c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b082      	sub	sp, #8
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	4a05      	ldr	r2, [pc, #20]	@ (8004440 <LL_ADC_EnableInternalRegulator+0x24>)
 800442a:	4013      	ands	r3, r2
 800442c:	2280      	movs	r2, #128	@ 0x80
 800442e:	0552      	lsls	r2, r2, #21
 8004430:	431a      	orrs	r2, r3
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004436:	46c0      	nop			@ (mov r8, r8)
 8004438:	46bd      	mov	sp, r7
 800443a:	b002      	add	sp, #8
 800443c:	bd80      	pop	{r7, pc}
 800443e:	46c0      	nop			@ (mov r8, r8)
 8004440:	6fffffe8 	.word	0x6fffffe8

08004444 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b082      	sub	sp, #8
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	689a      	ldr	r2, [r3, #8]
 8004450:	2380      	movs	r3, #128	@ 0x80
 8004452:	055b      	lsls	r3, r3, #21
 8004454:	401a      	ands	r2, r3
 8004456:	2380      	movs	r3, #128	@ 0x80
 8004458:	055b      	lsls	r3, r3, #21
 800445a:	429a      	cmp	r2, r3
 800445c:	d101      	bne.n	8004462 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800445e:	2301      	movs	r3, #1
 8004460:	e000      	b.n	8004464 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8004462:	2300      	movs	r3, #0
}
 8004464:	0018      	movs	r0, r3
 8004466:	46bd      	mov	sp, r7
 8004468:	b002      	add	sp, #8
 800446a:	bd80      	pop	{r7, pc}

0800446c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b082      	sub	sp, #8
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	4a04      	ldr	r2, [pc, #16]	@ (800448c <LL_ADC_Enable+0x20>)
 800447a:	4013      	ands	r3, r2
 800447c:	2201      	movs	r2, #1
 800447e:	431a      	orrs	r2, r3
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004484:	46c0      	nop			@ (mov r8, r8)
 8004486:	46bd      	mov	sp, r7
 8004488:	b002      	add	sp, #8
 800448a:	bd80      	pop	{r7, pc}
 800448c:	7fffffe8 	.word	0x7fffffe8

08004490 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b082      	sub	sp, #8
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	4a04      	ldr	r2, [pc, #16]	@ (80044b0 <LL_ADC_Disable+0x20>)
 800449e:	4013      	ands	r3, r2
 80044a0:	2202      	movs	r2, #2
 80044a2:	431a      	orrs	r2, r3
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80044a8:	46c0      	nop			@ (mov r8, r8)
 80044aa:	46bd      	mov	sp, r7
 80044ac:	b002      	add	sp, #8
 80044ae:	bd80      	pop	{r7, pc}
 80044b0:	7fffffe8 	.word	0x7fffffe8

080044b4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b082      	sub	sp, #8
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	2201      	movs	r2, #1
 80044c2:	4013      	ands	r3, r2
 80044c4:	2b01      	cmp	r3, #1
 80044c6:	d101      	bne.n	80044cc <LL_ADC_IsEnabled+0x18>
 80044c8:	2301      	movs	r3, #1
 80044ca:	e000      	b.n	80044ce <LL_ADC_IsEnabled+0x1a>
 80044cc:	2300      	movs	r3, #0
}
 80044ce:	0018      	movs	r0, r3
 80044d0:	46bd      	mov	sp, r7
 80044d2:	b002      	add	sp, #8
 80044d4:	bd80      	pop	{r7, pc}

080044d6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80044d6:	b580      	push	{r7, lr}
 80044d8:	b082      	sub	sp, #8
 80044da:	af00      	add	r7, sp, #0
 80044dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	689b      	ldr	r3, [r3, #8]
 80044e2:	2202      	movs	r2, #2
 80044e4:	4013      	ands	r3, r2
 80044e6:	2b02      	cmp	r3, #2
 80044e8:	d101      	bne.n	80044ee <LL_ADC_IsDisableOngoing+0x18>
 80044ea:	2301      	movs	r3, #1
 80044ec:	e000      	b.n	80044f0 <LL_ADC_IsDisableOngoing+0x1a>
 80044ee:	2300      	movs	r3, #0
}
 80044f0:	0018      	movs	r0, r3
 80044f2:	46bd      	mov	sp, r7
 80044f4:	b002      	add	sp, #8
 80044f6:	bd80      	pop	{r7, pc}

080044f8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b082      	sub	sp, #8
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	4a04      	ldr	r2, [pc, #16]	@ (8004518 <LL_ADC_REG_StartConversion+0x20>)
 8004506:	4013      	ands	r3, r2
 8004508:	2204      	movs	r2, #4
 800450a:	431a      	orrs	r2, r3
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004510:	46c0      	nop			@ (mov r8, r8)
 8004512:	46bd      	mov	sp, r7
 8004514:	b002      	add	sp, #8
 8004516:	bd80      	pop	{r7, pc}
 8004518:	7fffffe8 	.word	0x7fffffe8

0800451c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b082      	sub	sp, #8
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	4a04      	ldr	r2, [pc, #16]	@ (800453c <LL_ADC_REG_StopConversion+0x20>)
 800452a:	4013      	ands	r3, r2
 800452c:	2210      	movs	r2, #16
 800452e:	431a      	orrs	r2, r3
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8004534:	46c0      	nop			@ (mov r8, r8)
 8004536:	46bd      	mov	sp, r7
 8004538:	b002      	add	sp, #8
 800453a:	bd80      	pop	{r7, pc}
 800453c:	7fffffe8 	.word	0x7fffffe8

08004540 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b082      	sub	sp, #8
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	2204      	movs	r2, #4
 800454e:	4013      	ands	r3, r2
 8004550:	2b04      	cmp	r3, #4
 8004552:	d101      	bne.n	8004558 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004554:	2301      	movs	r3, #1
 8004556:	e000      	b.n	800455a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004558:	2300      	movs	r3, #0
}
 800455a:	0018      	movs	r0, r3
 800455c:	46bd      	mov	sp, r7
 800455e:	b002      	add	sp, #8
 8004560:	bd80      	pop	{r7, pc}
	...

08004564 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b088      	sub	sp, #32
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800456c:	231f      	movs	r3, #31
 800456e:	18fb      	adds	r3, r7, r3
 8004570:	2200      	movs	r2, #0
 8004572:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8004574:	2300      	movs	r3, #0
 8004576:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8004578:	2300      	movs	r3, #0
 800457a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800457c:	2300      	movs	r3, #0
 800457e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d101      	bne.n	800458a <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e17f      	b.n	800488a <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800458e:	2b00      	cmp	r3, #0
 8004590:	d10a      	bne.n	80045a8 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	0018      	movs	r0, r3
 8004596:	f7ff fb9f 	bl	8003cd8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2200      	movs	r2, #0
 800459e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2254      	movs	r2, #84	@ 0x54
 80045a4:	2100      	movs	r1, #0
 80045a6:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	0018      	movs	r0, r3
 80045ae:	f7ff ff49 	bl	8004444 <LL_ADC_IsInternalRegulatorEnabled>
 80045b2:	1e03      	subs	r3, r0, #0
 80045b4:	d115      	bne.n	80045e2 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	0018      	movs	r0, r3
 80045bc:	f7ff ff2e 	bl	800441c <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80045c0:	4bb4      	ldr	r3, [pc, #720]	@ (8004894 <HAL_ADC_Init+0x330>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	49b4      	ldr	r1, [pc, #720]	@ (8004898 <HAL_ADC_Init+0x334>)
 80045c6:	0018      	movs	r0, r3
 80045c8:	f7fb fd9c 	bl	8000104 <__udivsi3>
 80045cc:	0003      	movs	r3, r0
 80045ce:	3301      	adds	r3, #1
 80045d0:	005b      	lsls	r3, r3, #1
 80045d2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80045d4:	e002      	b.n	80045dc <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	3b01      	subs	r3, #1
 80045da:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d1f9      	bne.n	80045d6 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	0018      	movs	r0, r3
 80045e8:	f7ff ff2c 	bl	8004444 <LL_ADC_IsInternalRegulatorEnabled>
 80045ec:	1e03      	subs	r3, r0, #0
 80045ee:	d10f      	bne.n	8004610 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045f4:	2210      	movs	r2, #16
 80045f6:	431a      	orrs	r2, r3
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004600:	2201      	movs	r2, #1
 8004602:	431a      	orrs	r2, r3
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004608:	231f      	movs	r3, #31
 800460a:	18fb      	adds	r3, r7, r3
 800460c:	2201      	movs	r2, #1
 800460e:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	0018      	movs	r0, r3
 8004616:	f7ff ff93 	bl	8004540 <LL_ADC_REG_IsConversionOngoing>
 800461a:	0003      	movs	r3, r0
 800461c:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004622:	2210      	movs	r2, #16
 8004624:	4013      	ands	r3, r2
 8004626:	d000      	beq.n	800462a <HAL_ADC_Init+0xc6>
 8004628:	e122      	b.n	8004870 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d000      	beq.n	8004632 <HAL_ADC_Init+0xce>
 8004630:	e11e      	b.n	8004870 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004636:	4a99      	ldr	r2, [pc, #612]	@ (800489c <HAL_ADC_Init+0x338>)
 8004638:	4013      	ands	r3, r2
 800463a:	2202      	movs	r2, #2
 800463c:	431a      	orrs	r2, r3
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	0018      	movs	r0, r3
 8004648:	f7ff ff34 	bl	80044b4 <LL_ADC_IsEnabled>
 800464c:	1e03      	subs	r3, r0, #0
 800464e:	d000      	beq.n	8004652 <HAL_ADC_Init+0xee>
 8004650:	e0ad      	b.n	80047ae <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	7e1b      	ldrb	r3, [r3, #24]
 800465a:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800465c:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	7e5b      	ldrb	r3, [r3, #25]
 8004662:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8004664:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	7e9b      	ldrb	r3, [r3, #26]
 800466a:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800466c:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004672:	2b00      	cmp	r3, #0
 8004674:	d002      	beq.n	800467c <HAL_ADC_Init+0x118>
 8004676:	2380      	movs	r3, #128	@ 0x80
 8004678:	015b      	lsls	r3, r3, #5
 800467a:	e000      	b.n	800467e <HAL_ADC_Init+0x11a>
 800467c:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800467e:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8004684:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	691b      	ldr	r3, [r3, #16]
 800468a:	2b00      	cmp	r3, #0
 800468c:	da04      	bge.n	8004698 <HAL_ADC_Init+0x134>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	691b      	ldr	r3, [r3, #16]
 8004692:	005b      	lsls	r3, r3, #1
 8004694:	085b      	lsrs	r3, r3, #1
 8004696:	e001      	b.n	800469c <HAL_ADC_Init+0x138>
 8004698:	2380      	movs	r3, #128	@ 0x80
 800469a:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 800469c:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	212c      	movs	r1, #44	@ 0x2c
 80046a2:	5c5b      	ldrb	r3, [r3, r1]
 80046a4:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80046a6:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80046a8:	69ba      	ldr	r2, [r7, #24]
 80046aa:	4313      	orrs	r3, r2
 80046ac:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2220      	movs	r2, #32
 80046b2:	5c9b      	ldrb	r3, [r3, r2]
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d115      	bne.n	80046e4 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	7e9b      	ldrb	r3, [r3, #26]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d105      	bne.n	80046cc <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80046c0:	69bb      	ldr	r3, [r7, #24]
 80046c2:	2280      	movs	r2, #128	@ 0x80
 80046c4:	0252      	lsls	r2, r2, #9
 80046c6:	4313      	orrs	r3, r2
 80046c8:	61bb      	str	r3, [r7, #24]
 80046ca:	e00b      	b.n	80046e4 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046d0:	2220      	movs	r2, #32
 80046d2:	431a      	orrs	r2, r3
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046dc:	2201      	movs	r2, #1
 80046de:	431a      	orrs	r2, r3
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d00a      	beq.n	8004702 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80046f0:	23e0      	movs	r3, #224	@ 0xe0
 80046f2:	005b      	lsls	r3, r3, #1
 80046f4:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80046fa:	4313      	orrs	r3, r2
 80046fc:	69ba      	ldr	r2, [r7, #24]
 80046fe:	4313      	orrs	r3, r2
 8004700:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	68db      	ldr	r3, [r3, #12]
 8004708:	4a65      	ldr	r2, [pc, #404]	@ (80048a0 <HAL_ADC_Init+0x33c>)
 800470a:	4013      	ands	r3, r2
 800470c:	0019      	movs	r1, r3
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	69ba      	ldr	r2, [r7, #24]
 8004714:	430a      	orrs	r2, r1
 8004716:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	0f9b      	lsrs	r3, r3, #30
 800471e:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004724:	4313      	orrs	r3, r2
 8004726:	697a      	ldr	r2, [r7, #20]
 8004728:	4313      	orrs	r3, r2
 800472a:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	223c      	movs	r2, #60	@ 0x3c
 8004730:	5c9b      	ldrb	r3, [r3, r2]
 8004732:	2b01      	cmp	r3, #1
 8004734:	d111      	bne.n	800475a <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	0f9b      	lsrs	r3, r3, #30
 800473c:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8004742:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8004748:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 800474e:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	4313      	orrs	r3, r2
 8004754:	2201      	movs	r2, #1
 8004756:	4313      	orrs	r3, r2
 8004758:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	691b      	ldr	r3, [r3, #16]
 8004760:	4a50      	ldr	r2, [pc, #320]	@ (80048a4 <HAL_ADC_Init+0x340>)
 8004762:	4013      	ands	r3, r2
 8004764:	0019      	movs	r1, r3
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	697a      	ldr	r2, [r7, #20]
 800476c:	430a      	orrs	r2, r1
 800476e:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	685a      	ldr	r2, [r3, #4]
 8004774:	23c0      	movs	r3, #192	@ 0xc0
 8004776:	061b      	lsls	r3, r3, #24
 8004778:	429a      	cmp	r2, r3
 800477a:	d018      	beq.n	80047ae <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8004780:	2380      	movs	r3, #128	@ 0x80
 8004782:	05db      	lsls	r3, r3, #23
 8004784:	429a      	cmp	r2, r3
 8004786:	d012      	beq.n	80047ae <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800478c:	2380      	movs	r3, #128	@ 0x80
 800478e:	061b      	lsls	r3, r3, #24
 8004790:	429a      	cmp	r2, r3
 8004792:	d00c      	beq.n	80047ae <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8004794:	4b44      	ldr	r3, [pc, #272]	@ (80048a8 <HAL_ADC_Init+0x344>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a44      	ldr	r2, [pc, #272]	@ (80048ac <HAL_ADC_Init+0x348>)
 800479a:	4013      	ands	r3, r2
 800479c:	0019      	movs	r1, r3
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	685a      	ldr	r2, [r3, #4]
 80047a2:	23f0      	movs	r3, #240	@ 0xf0
 80047a4:	039b      	lsls	r3, r3, #14
 80047a6:	401a      	ands	r2, r3
 80047a8:	4b3f      	ldr	r3, [pc, #252]	@ (80048a8 <HAL_ADC_Init+0x344>)
 80047aa:	430a      	orrs	r2, r1
 80047ac:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6818      	ldr	r0, [r3, #0]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047b6:	001a      	movs	r2, r3
 80047b8:	2100      	movs	r1, #0
 80047ba:	f7ff fd8a 	bl	80042d2 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6818      	ldr	r0, [r3, #0]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047c6:	493a      	ldr	r1, [pc, #232]	@ (80048b0 <HAL_ADC_Init+0x34c>)
 80047c8:	001a      	movs	r2, r3
 80047ca:	f7ff fd82 	bl	80042d2 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	691b      	ldr	r3, [r3, #16]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d109      	bne.n	80047ea <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	2110      	movs	r1, #16
 80047e2:	4249      	negs	r1, r1
 80047e4:	430a      	orrs	r2, r1
 80047e6:	629a      	str	r2, [r3, #40]	@ 0x28
 80047e8:	e018      	b.n	800481c <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	691a      	ldr	r2, [r3, #16]
 80047ee:	2380      	movs	r3, #128	@ 0x80
 80047f0:	039b      	lsls	r3, r3, #14
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d112      	bne.n	800481c <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	69db      	ldr	r3, [r3, #28]
 8004800:	3b01      	subs	r3, #1
 8004802:	009b      	lsls	r3, r3, #2
 8004804:	221c      	movs	r2, #28
 8004806:	4013      	ands	r3, r2
 8004808:	2210      	movs	r2, #16
 800480a:	4252      	negs	r2, r2
 800480c:	409a      	lsls	r2, r3
 800480e:	0011      	movs	r1, r2
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	430a      	orrs	r2, r1
 800481a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	2100      	movs	r1, #0
 8004822:	0018      	movs	r0, r3
 8004824:	f7ff fd72 	bl	800430c <LL_ADC_GetSamplingTimeCommonChannels>
 8004828:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800482e:	429a      	cmp	r2, r3
 8004830:	d10b      	bne.n	800484a <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2200      	movs	r2, #0
 8004836:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800483c:	2203      	movs	r2, #3
 800483e:	4393      	bics	r3, r2
 8004840:	2201      	movs	r2, #1
 8004842:	431a      	orrs	r2, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004848:	e01c      	b.n	8004884 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800484e:	2212      	movs	r2, #18
 8004850:	4393      	bics	r3, r2
 8004852:	2210      	movs	r2, #16
 8004854:	431a      	orrs	r2, r3
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800485e:	2201      	movs	r2, #1
 8004860:	431a      	orrs	r2, r3
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8004866:	231f      	movs	r3, #31
 8004868:	18fb      	adds	r3, r7, r3
 800486a:	2201      	movs	r2, #1
 800486c:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800486e:	e009      	b.n	8004884 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004874:	2210      	movs	r2, #16
 8004876:	431a      	orrs	r2, r3
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800487c:	231f      	movs	r3, #31
 800487e:	18fb      	adds	r3, r7, r3
 8004880:	2201      	movs	r2, #1
 8004882:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8004884:	231f      	movs	r3, #31
 8004886:	18fb      	adds	r3, r7, r3
 8004888:	781b      	ldrb	r3, [r3, #0]
}
 800488a:	0018      	movs	r0, r3
 800488c:	46bd      	mov	sp, r7
 800488e:	b008      	add	sp, #32
 8004890:	bd80      	pop	{r7, pc}
 8004892:	46c0      	nop			@ (mov r8, r8)
 8004894:	20000000 	.word	0x20000000
 8004898:	00030d40 	.word	0x00030d40
 800489c:	fffffefd 	.word	0xfffffefd
 80048a0:	ffde0201 	.word	0xffde0201
 80048a4:	1ffffc02 	.word	0x1ffffc02
 80048a8:	40012708 	.word	0x40012708
 80048ac:	ffc3ffff 	.word	0xffc3ffff
 80048b0:	07ffff04 	.word	0x07ffff04

080048b4 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80048b4:	b5b0      	push	{r4, r5, r7, lr}
 80048b6:	b084      	sub	sp, #16
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	0018      	movs	r0, r3
 80048c2:	f7ff fe3d 	bl	8004540 <LL_ADC_REG_IsConversionOngoing>
 80048c6:	1e03      	subs	r3, r0, #0
 80048c8:	d135      	bne.n	8004936 <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2254      	movs	r2, #84	@ 0x54
 80048ce:	5c9b      	ldrb	r3, [r3, r2]
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d101      	bne.n	80048d8 <HAL_ADC_Start+0x24>
 80048d4:	2302      	movs	r3, #2
 80048d6:	e035      	b.n	8004944 <HAL_ADC_Start+0x90>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2254      	movs	r2, #84	@ 0x54
 80048dc:	2101      	movs	r1, #1
 80048de:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80048e0:	250f      	movs	r5, #15
 80048e2:	197c      	adds	r4, r7, r5
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	0018      	movs	r0, r3
 80048e8:	f000 fb28 	bl	8004f3c <ADC_Enable>
 80048ec:	0003      	movs	r3, r0
 80048ee:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80048f0:	197b      	adds	r3, r7, r5
 80048f2:	781b      	ldrb	r3, [r3, #0]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d119      	bne.n	800492c <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048fc:	4a13      	ldr	r2, [pc, #76]	@ (800494c <HAL_ADC_Start+0x98>)
 80048fe:	4013      	ands	r3, r2
 8004900:	2280      	movs	r2, #128	@ 0x80
 8004902:	0052      	lsls	r2, r2, #1
 8004904:	431a      	orrs	r2, r3
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2200      	movs	r2, #0
 800490e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	221c      	movs	r2, #28
 8004916:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2254      	movs	r2, #84	@ 0x54
 800491c:	2100      	movs	r1, #0
 800491e:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	0018      	movs	r0, r3
 8004926:	f7ff fde7 	bl	80044f8 <LL_ADC_REG_StartConversion>
 800492a:	e008      	b.n	800493e <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2254      	movs	r2, #84	@ 0x54
 8004930:	2100      	movs	r1, #0
 8004932:	5499      	strb	r1, [r3, r2]
 8004934:	e003      	b.n	800493e <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004936:	230f      	movs	r3, #15
 8004938:	18fb      	adds	r3, r7, r3
 800493a:	2202      	movs	r2, #2
 800493c:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800493e:	230f      	movs	r3, #15
 8004940:	18fb      	adds	r3, r7, r3
 8004942:	781b      	ldrb	r3, [r3, #0]
}
 8004944:	0018      	movs	r0, r3
 8004946:	46bd      	mov	sp, r7
 8004948:	b004      	add	sp, #16
 800494a:	bdb0      	pop	{r4, r5, r7, pc}
 800494c:	fffff0fe 	.word	0xfffff0fe

08004950 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004950:	b5b0      	push	{r4, r5, r7, lr}
 8004952:	b084      	sub	sp, #16
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2254      	movs	r2, #84	@ 0x54
 800495c:	5c9b      	ldrb	r3, [r3, r2]
 800495e:	2b01      	cmp	r3, #1
 8004960:	d101      	bne.n	8004966 <HAL_ADC_Stop+0x16>
 8004962:	2302      	movs	r3, #2
 8004964:	e029      	b.n	80049ba <HAL_ADC_Stop+0x6a>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2254      	movs	r2, #84	@ 0x54
 800496a:	2101      	movs	r1, #1
 800496c:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800496e:	250f      	movs	r5, #15
 8004970:	197c      	adds	r4, r7, r5
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	0018      	movs	r0, r3
 8004976:	f000 fa9f 	bl	8004eb8 <ADC_ConversionStop>
 800497a:	0003      	movs	r3, r0
 800497c:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800497e:	197b      	adds	r3, r7, r5
 8004980:	781b      	ldrb	r3, [r3, #0]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d112      	bne.n	80049ac <HAL_ADC_Stop+0x5c>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8004986:	197c      	adds	r4, r7, r5
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	0018      	movs	r0, r3
 800498c:	f000 fb5c 	bl	8005048 <ADC_Disable>
 8004990:	0003      	movs	r3, r0
 8004992:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004994:	197b      	adds	r3, r7, r5
 8004996:	781b      	ldrb	r3, [r3, #0]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d107      	bne.n	80049ac <HAL_ADC_Stop+0x5c>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049a0:	4a08      	ldr	r2, [pc, #32]	@ (80049c4 <HAL_ADC_Stop+0x74>)
 80049a2:	4013      	ands	r3, r2
 80049a4:	2201      	movs	r2, #1
 80049a6:	431a      	orrs	r2, r3
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2254      	movs	r2, #84	@ 0x54
 80049b0:	2100      	movs	r1, #0
 80049b2:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80049b4:	230f      	movs	r3, #15
 80049b6:	18fb      	adds	r3, r7, r3
 80049b8:	781b      	ldrb	r3, [r3, #0]
}
 80049ba:	0018      	movs	r0, r3
 80049bc:	46bd      	mov	sp, r7
 80049be:	b004      	add	sp, #16
 80049c0:	bdb0      	pop	{r4, r5, r7, pc}
 80049c2:	46c0      	nop			@ (mov r8, r8)
 80049c4:	fffffefe 	.word	0xfffffefe

080049c8 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b084      	sub	sp, #16
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
 80049d0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	695b      	ldr	r3, [r3, #20]
 80049d6:	2b08      	cmp	r3, #8
 80049d8:	d102      	bne.n	80049e0 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 80049da:	2308      	movs	r3, #8
 80049dc:	60fb      	str	r3, [r7, #12]
 80049de:	e00f      	b.n	8004a00 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	68db      	ldr	r3, [r3, #12]
 80049e6:	2201      	movs	r2, #1
 80049e8:	4013      	ands	r3, r2
 80049ea:	d007      	beq.n	80049fc <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049f0:	2220      	movs	r2, #32
 80049f2:	431a      	orrs	r2, r3
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	e072      	b.n	8004ae2 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 80049fc:	2304      	movs	r3, #4
 80049fe:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8004a00:	f7ff fc18 	bl	8004234 <HAL_GetTick>
 8004a04:	0003      	movs	r3, r0
 8004a06:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004a08:	e01f      	b.n	8004a4a <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	3301      	adds	r3, #1
 8004a0e:	d01c      	beq.n	8004a4a <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004a10:	f7ff fc10 	bl	8004234 <HAL_GetTick>
 8004a14:	0002      	movs	r2, r0
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	1ad3      	subs	r3, r2, r3
 8004a1a:	683a      	ldr	r2, [r7, #0]
 8004a1c:	429a      	cmp	r2, r3
 8004a1e:	d302      	bcc.n	8004a26 <HAL_ADC_PollForConversion+0x5e>
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d111      	bne.n	8004a4a <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	68fa      	ldr	r2, [r7, #12]
 8004a2e:	4013      	ands	r3, r2
 8004a30:	d10b      	bne.n	8004a4a <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a36:	2204      	movs	r2, #4
 8004a38:	431a      	orrs	r2, r3
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2254      	movs	r2, #84	@ 0x54
 8004a42:	2100      	movs	r1, #0
 8004a44:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004a46:	2303      	movs	r3, #3
 8004a48:	e04b      	b.n	8004ae2 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	68fa      	ldr	r2, [r7, #12]
 8004a52:	4013      	ands	r3, r2
 8004a54:	d0d9      	beq.n	8004a0a <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a5a:	2280      	movs	r2, #128	@ 0x80
 8004a5c:	0092      	lsls	r2, r2, #2
 8004a5e:	431a      	orrs	r2, r3
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	0018      	movs	r0, r3
 8004a6a:	f7ff fc66 	bl	800433a <LL_ADC_REG_IsTriggerSourceSWStart>
 8004a6e:	1e03      	subs	r3, r0, #0
 8004a70:	d02e      	beq.n	8004ad0 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	7e9b      	ldrb	r3, [r3, #26]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d12a      	bne.n	8004ad0 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	2208      	movs	r2, #8
 8004a82:	4013      	ands	r3, r2
 8004a84:	2b08      	cmp	r3, #8
 8004a86:	d123      	bne.n	8004ad0 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	0018      	movs	r0, r3
 8004a8e:	f7ff fd57 	bl	8004540 <LL_ADC_REG_IsConversionOngoing>
 8004a92:	1e03      	subs	r3, r0, #0
 8004a94:	d110      	bne.n	8004ab8 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	685a      	ldr	r2, [r3, #4]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	210c      	movs	r1, #12
 8004aa2:	438a      	bics	r2, r1
 8004aa4:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aaa:	4a10      	ldr	r2, [pc, #64]	@ (8004aec <HAL_ADC_PollForConversion+0x124>)
 8004aac:	4013      	ands	r3, r2
 8004aae:	2201      	movs	r2, #1
 8004ab0:	431a      	orrs	r2, r3
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	659a      	str	r2, [r3, #88]	@ 0x58
 8004ab6:	e00b      	b.n	8004ad0 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004abc:	2220      	movs	r2, #32
 8004abe:	431a      	orrs	r2, r3
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ac8:	2201      	movs	r2, #1
 8004aca:	431a      	orrs	r2, r3
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	7e1b      	ldrb	r3, [r3, #24]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d103      	bne.n	8004ae0 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	220c      	movs	r2, #12
 8004ade:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004ae0:	2300      	movs	r3, #0
}
 8004ae2:	0018      	movs	r0, r3
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	b004      	add	sp, #16
 8004ae8:	bd80      	pop	{r7, pc}
 8004aea:	46c0      	nop			@ (mov r8, r8)
 8004aec:	fffffefe 	.word	0xfffffefe

08004af0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b082      	sub	sp, #8
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8004afe:	0018      	movs	r0, r3
 8004b00:	46bd      	mov	sp, r7
 8004b02:	b002      	add	sp, #8
 8004b04:	bd80      	pop	{r7, pc}
	...

08004b08 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b086      	sub	sp, #24
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
 8004b10:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b12:	2317      	movs	r3, #23
 8004b14:	18fb      	adds	r3, r7, r3
 8004b16:	2200      	movs	r2, #0
 8004b18:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2254      	movs	r2, #84	@ 0x54
 8004b22:	5c9b      	ldrb	r3, [r3, r2]
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	d101      	bne.n	8004b2c <HAL_ADC_ConfigChannel+0x24>
 8004b28:	2302      	movs	r3, #2
 8004b2a:	e1c0      	b.n	8004eae <HAL_ADC_ConfigChannel+0x3a6>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2254      	movs	r2, #84	@ 0x54
 8004b30:	2101      	movs	r1, #1
 8004b32:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	0018      	movs	r0, r3
 8004b3a:	f7ff fd01 	bl	8004540 <LL_ADC_REG_IsConversionOngoing>
 8004b3e:	1e03      	subs	r3, r0, #0
 8004b40:	d000      	beq.n	8004b44 <HAL_ADC_ConfigChannel+0x3c>
 8004b42:	e1a3      	b.n	8004e8c <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	2b02      	cmp	r3, #2
 8004b4a:	d100      	bne.n	8004b4e <HAL_ADC_ConfigChannel+0x46>
 8004b4c:	e143      	b.n	8004dd6 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	691a      	ldr	r2, [r3, #16]
 8004b52:	2380      	movs	r3, #128	@ 0x80
 8004b54:	061b      	lsls	r3, r3, #24
 8004b56:	429a      	cmp	r2, r3
 8004b58:	d004      	beq.n	8004b64 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004b5e:	4ac1      	ldr	r2, [pc, #772]	@ (8004e64 <HAL_ADC_ConfigChannel+0x35c>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d108      	bne.n	8004b76 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	0019      	movs	r1, r3
 8004b6e:	0010      	movs	r0, r2
 8004b70:	f7ff fc14 	bl	800439c <LL_ADC_REG_SetSequencerChAdd>
 8004b74:	e0c9      	b.n	8004d0a <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	211f      	movs	r1, #31
 8004b80:	400b      	ands	r3, r1
 8004b82:	210f      	movs	r1, #15
 8004b84:	4099      	lsls	r1, r3
 8004b86:	000b      	movs	r3, r1
 8004b88:	43db      	mvns	r3, r3
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	0019      	movs	r1, r3
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	035b      	lsls	r3, r3, #13
 8004b94:	0b5b      	lsrs	r3, r3, #13
 8004b96:	d105      	bne.n	8004ba4 <HAL_ADC_ConfigChannel+0x9c>
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	0e9b      	lsrs	r3, r3, #26
 8004b9e:	221f      	movs	r2, #31
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	e098      	b.n	8004cd6 <HAL_ADC_ConfigChannel+0x1ce>
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	2201      	movs	r2, #1
 8004baa:	4013      	ands	r3, r2
 8004bac:	d000      	beq.n	8004bb0 <HAL_ADC_ConfigChannel+0xa8>
 8004bae:	e091      	b.n	8004cd4 <HAL_ADC_ConfigChannel+0x1cc>
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	2202      	movs	r2, #2
 8004bb6:	4013      	ands	r3, r2
 8004bb8:	d000      	beq.n	8004bbc <HAL_ADC_ConfigChannel+0xb4>
 8004bba:	e089      	b.n	8004cd0 <HAL_ADC_ConfigChannel+0x1c8>
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	2204      	movs	r2, #4
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	d000      	beq.n	8004bc8 <HAL_ADC_ConfigChannel+0xc0>
 8004bc6:	e081      	b.n	8004ccc <HAL_ADC_ConfigChannel+0x1c4>
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	2208      	movs	r2, #8
 8004bce:	4013      	ands	r3, r2
 8004bd0:	d000      	beq.n	8004bd4 <HAL_ADC_ConfigChannel+0xcc>
 8004bd2:	e079      	b.n	8004cc8 <HAL_ADC_ConfigChannel+0x1c0>
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	2210      	movs	r2, #16
 8004bda:	4013      	ands	r3, r2
 8004bdc:	d000      	beq.n	8004be0 <HAL_ADC_ConfigChannel+0xd8>
 8004bde:	e071      	b.n	8004cc4 <HAL_ADC_ConfigChannel+0x1bc>
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	2220      	movs	r2, #32
 8004be6:	4013      	ands	r3, r2
 8004be8:	d000      	beq.n	8004bec <HAL_ADC_ConfigChannel+0xe4>
 8004bea:	e069      	b.n	8004cc0 <HAL_ADC_ConfigChannel+0x1b8>
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	2240      	movs	r2, #64	@ 0x40
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	d000      	beq.n	8004bf8 <HAL_ADC_ConfigChannel+0xf0>
 8004bf6:	e061      	b.n	8004cbc <HAL_ADC_ConfigChannel+0x1b4>
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	2280      	movs	r2, #128	@ 0x80
 8004bfe:	4013      	ands	r3, r2
 8004c00:	d000      	beq.n	8004c04 <HAL_ADC_ConfigChannel+0xfc>
 8004c02:	e059      	b.n	8004cb8 <HAL_ADC_ConfigChannel+0x1b0>
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	681a      	ldr	r2, [r3, #0]
 8004c08:	2380      	movs	r3, #128	@ 0x80
 8004c0a:	005b      	lsls	r3, r3, #1
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	d151      	bne.n	8004cb4 <HAL_ADC_ConfigChannel+0x1ac>
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	681a      	ldr	r2, [r3, #0]
 8004c14:	2380      	movs	r3, #128	@ 0x80
 8004c16:	009b      	lsls	r3, r3, #2
 8004c18:	4013      	ands	r3, r2
 8004c1a:	d149      	bne.n	8004cb0 <HAL_ADC_ConfigChannel+0x1a8>
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	2380      	movs	r3, #128	@ 0x80
 8004c22:	00db      	lsls	r3, r3, #3
 8004c24:	4013      	ands	r3, r2
 8004c26:	d141      	bne.n	8004cac <HAL_ADC_ConfigChannel+0x1a4>
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	681a      	ldr	r2, [r3, #0]
 8004c2c:	2380      	movs	r3, #128	@ 0x80
 8004c2e:	011b      	lsls	r3, r3, #4
 8004c30:	4013      	ands	r3, r2
 8004c32:	d139      	bne.n	8004ca8 <HAL_ADC_ConfigChannel+0x1a0>
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	2380      	movs	r3, #128	@ 0x80
 8004c3a:	015b      	lsls	r3, r3, #5
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	d131      	bne.n	8004ca4 <HAL_ADC_ConfigChannel+0x19c>
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	2380      	movs	r3, #128	@ 0x80
 8004c46:	019b      	lsls	r3, r3, #6
 8004c48:	4013      	ands	r3, r2
 8004c4a:	d129      	bne.n	8004ca0 <HAL_ADC_ConfigChannel+0x198>
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	681a      	ldr	r2, [r3, #0]
 8004c50:	2380      	movs	r3, #128	@ 0x80
 8004c52:	01db      	lsls	r3, r3, #7
 8004c54:	4013      	ands	r3, r2
 8004c56:	d121      	bne.n	8004c9c <HAL_ADC_ConfigChannel+0x194>
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	681a      	ldr	r2, [r3, #0]
 8004c5c:	2380      	movs	r3, #128	@ 0x80
 8004c5e:	021b      	lsls	r3, r3, #8
 8004c60:	4013      	ands	r3, r2
 8004c62:	d119      	bne.n	8004c98 <HAL_ADC_ConfigChannel+0x190>
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	2380      	movs	r3, #128	@ 0x80
 8004c6a:	025b      	lsls	r3, r3, #9
 8004c6c:	4013      	ands	r3, r2
 8004c6e:	d111      	bne.n	8004c94 <HAL_ADC_ConfigChannel+0x18c>
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	2380      	movs	r3, #128	@ 0x80
 8004c76:	029b      	lsls	r3, r3, #10
 8004c78:	4013      	ands	r3, r2
 8004c7a:	d109      	bne.n	8004c90 <HAL_ADC_ConfigChannel+0x188>
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	2380      	movs	r3, #128	@ 0x80
 8004c82:	02db      	lsls	r3, r3, #11
 8004c84:	4013      	ands	r3, r2
 8004c86:	d001      	beq.n	8004c8c <HAL_ADC_ConfigChannel+0x184>
 8004c88:	2312      	movs	r3, #18
 8004c8a:	e024      	b.n	8004cd6 <HAL_ADC_ConfigChannel+0x1ce>
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	e022      	b.n	8004cd6 <HAL_ADC_ConfigChannel+0x1ce>
 8004c90:	2311      	movs	r3, #17
 8004c92:	e020      	b.n	8004cd6 <HAL_ADC_ConfigChannel+0x1ce>
 8004c94:	2310      	movs	r3, #16
 8004c96:	e01e      	b.n	8004cd6 <HAL_ADC_ConfigChannel+0x1ce>
 8004c98:	230f      	movs	r3, #15
 8004c9a:	e01c      	b.n	8004cd6 <HAL_ADC_ConfigChannel+0x1ce>
 8004c9c:	230e      	movs	r3, #14
 8004c9e:	e01a      	b.n	8004cd6 <HAL_ADC_ConfigChannel+0x1ce>
 8004ca0:	230d      	movs	r3, #13
 8004ca2:	e018      	b.n	8004cd6 <HAL_ADC_ConfigChannel+0x1ce>
 8004ca4:	230c      	movs	r3, #12
 8004ca6:	e016      	b.n	8004cd6 <HAL_ADC_ConfigChannel+0x1ce>
 8004ca8:	230b      	movs	r3, #11
 8004caa:	e014      	b.n	8004cd6 <HAL_ADC_ConfigChannel+0x1ce>
 8004cac:	230a      	movs	r3, #10
 8004cae:	e012      	b.n	8004cd6 <HAL_ADC_ConfigChannel+0x1ce>
 8004cb0:	2309      	movs	r3, #9
 8004cb2:	e010      	b.n	8004cd6 <HAL_ADC_ConfigChannel+0x1ce>
 8004cb4:	2308      	movs	r3, #8
 8004cb6:	e00e      	b.n	8004cd6 <HAL_ADC_ConfigChannel+0x1ce>
 8004cb8:	2307      	movs	r3, #7
 8004cba:	e00c      	b.n	8004cd6 <HAL_ADC_ConfigChannel+0x1ce>
 8004cbc:	2306      	movs	r3, #6
 8004cbe:	e00a      	b.n	8004cd6 <HAL_ADC_ConfigChannel+0x1ce>
 8004cc0:	2305      	movs	r3, #5
 8004cc2:	e008      	b.n	8004cd6 <HAL_ADC_ConfigChannel+0x1ce>
 8004cc4:	2304      	movs	r3, #4
 8004cc6:	e006      	b.n	8004cd6 <HAL_ADC_ConfigChannel+0x1ce>
 8004cc8:	2303      	movs	r3, #3
 8004cca:	e004      	b.n	8004cd6 <HAL_ADC_ConfigChannel+0x1ce>
 8004ccc:	2302      	movs	r3, #2
 8004cce:	e002      	b.n	8004cd6 <HAL_ADC_ConfigChannel+0x1ce>
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e000      	b.n	8004cd6 <HAL_ADC_ConfigChannel+0x1ce>
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	683a      	ldr	r2, [r7, #0]
 8004cd8:	6852      	ldr	r2, [r2, #4]
 8004cda:	201f      	movs	r0, #31
 8004cdc:	4002      	ands	r2, r0
 8004cde:	4093      	lsls	r3, r2
 8004ce0:	000a      	movs	r2, r1
 8004ce2:	431a      	orrs	r2, r3
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	089b      	lsrs	r3, r3, #2
 8004cee:	1c5a      	adds	r2, r3, #1
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	69db      	ldr	r3, [r3, #28]
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d808      	bhi.n	8004d0a <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6818      	ldr	r0, [r3, #0]
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	6859      	ldr	r1, [r3, #4]
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	001a      	movs	r2, r3
 8004d06:	f7ff fb29 	bl	800435c <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6818      	ldr	r0, [r3, #0]
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	6819      	ldr	r1, [r3, #0]
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	001a      	movs	r2, r3
 8004d18:	f7ff fb64 	bl	80043e4 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	db00      	blt.n	8004d26 <HAL_ADC_ConfigChannel+0x21e>
 8004d24:	e0bc      	b.n	8004ea0 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004d26:	4b50      	ldr	r3, [pc, #320]	@ (8004e68 <HAL_ADC_ConfigChannel+0x360>)
 8004d28:	0018      	movs	r0, r3
 8004d2a:	f7ff fac5 	bl	80042b8 <LL_ADC_GetCommonPathInternalCh>
 8004d2e:	0003      	movs	r3, r0
 8004d30:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a4d      	ldr	r2, [pc, #308]	@ (8004e6c <HAL_ADC_ConfigChannel+0x364>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d122      	bne.n	8004d82 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004d3c:	693a      	ldr	r2, [r7, #16]
 8004d3e:	2380      	movs	r3, #128	@ 0x80
 8004d40:	041b      	lsls	r3, r3, #16
 8004d42:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004d44:	d11d      	bne.n	8004d82 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004d46:	693b      	ldr	r3, [r7, #16]
 8004d48:	2280      	movs	r2, #128	@ 0x80
 8004d4a:	0412      	lsls	r2, r2, #16
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	4a46      	ldr	r2, [pc, #280]	@ (8004e68 <HAL_ADC_ConfigChannel+0x360>)
 8004d50:	0019      	movs	r1, r3
 8004d52:	0010      	movs	r0, r2
 8004d54:	f7ff fa9c 	bl	8004290 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004d58:	4b45      	ldr	r3, [pc, #276]	@ (8004e70 <HAL_ADC_ConfigChannel+0x368>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4945      	ldr	r1, [pc, #276]	@ (8004e74 <HAL_ADC_ConfigChannel+0x36c>)
 8004d5e:	0018      	movs	r0, r3
 8004d60:	f7fb f9d0 	bl	8000104 <__udivsi3>
 8004d64:	0003      	movs	r3, r0
 8004d66:	1c5a      	adds	r2, r3, #1
 8004d68:	0013      	movs	r3, r2
 8004d6a:	005b      	lsls	r3, r3, #1
 8004d6c:	189b      	adds	r3, r3, r2
 8004d6e:	009b      	lsls	r3, r3, #2
 8004d70:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004d72:	e002      	b.n	8004d7a <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	3b01      	subs	r3, #1
 8004d78:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d1f9      	bne.n	8004d74 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004d80:	e08e      	b.n	8004ea0 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a3c      	ldr	r2, [pc, #240]	@ (8004e78 <HAL_ADC_ConfigChannel+0x370>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d10e      	bne.n	8004daa <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004d8c:	693a      	ldr	r2, [r7, #16]
 8004d8e:	2380      	movs	r3, #128	@ 0x80
 8004d90:	045b      	lsls	r3, r3, #17
 8004d92:	4013      	ands	r3, r2
 8004d94:	d109      	bne.n	8004daa <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	2280      	movs	r2, #128	@ 0x80
 8004d9a:	0452      	lsls	r2, r2, #17
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	4a32      	ldr	r2, [pc, #200]	@ (8004e68 <HAL_ADC_ConfigChannel+0x360>)
 8004da0:	0019      	movs	r1, r3
 8004da2:	0010      	movs	r0, r2
 8004da4:	f7ff fa74 	bl	8004290 <LL_ADC_SetCommonPathInternalCh>
 8004da8:	e07a      	b.n	8004ea0 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a33      	ldr	r2, [pc, #204]	@ (8004e7c <HAL_ADC_ConfigChannel+0x374>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d000      	beq.n	8004db6 <HAL_ADC_ConfigChannel+0x2ae>
 8004db4:	e074      	b.n	8004ea0 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004db6:	693a      	ldr	r2, [r7, #16]
 8004db8:	2380      	movs	r3, #128	@ 0x80
 8004dba:	03db      	lsls	r3, r3, #15
 8004dbc:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004dbe:	d000      	beq.n	8004dc2 <HAL_ADC_ConfigChannel+0x2ba>
 8004dc0:	e06e      	b.n	8004ea0 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	2280      	movs	r2, #128	@ 0x80
 8004dc6:	03d2      	lsls	r2, r2, #15
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	4a27      	ldr	r2, [pc, #156]	@ (8004e68 <HAL_ADC_ConfigChannel+0x360>)
 8004dcc:	0019      	movs	r1, r3
 8004dce:	0010      	movs	r0, r2
 8004dd0:	f7ff fa5e 	bl	8004290 <LL_ADC_SetCommonPathInternalCh>
 8004dd4:	e064      	b.n	8004ea0 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	691a      	ldr	r2, [r3, #16]
 8004dda:	2380      	movs	r3, #128	@ 0x80
 8004ddc:	061b      	lsls	r3, r3, #24
 8004dde:	429a      	cmp	r2, r3
 8004de0:	d004      	beq.n	8004dec <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004de6:	4a1f      	ldr	r2, [pc, #124]	@ (8004e64 <HAL_ADC_ConfigChannel+0x35c>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d107      	bne.n	8004dfc <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	0019      	movs	r1, r3
 8004df6:	0010      	movs	r0, r2
 8004df8:	f7ff fae1 	bl	80043be <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	da4d      	bge.n	8004ea0 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004e04:	4b18      	ldr	r3, [pc, #96]	@ (8004e68 <HAL_ADC_ConfigChannel+0x360>)
 8004e06:	0018      	movs	r0, r3
 8004e08:	f7ff fa56 	bl	80042b8 <LL_ADC_GetCommonPathInternalCh>
 8004e0c:	0003      	movs	r3, r0
 8004e0e:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a15      	ldr	r2, [pc, #84]	@ (8004e6c <HAL_ADC_ConfigChannel+0x364>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d108      	bne.n	8004e2c <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	4a18      	ldr	r2, [pc, #96]	@ (8004e80 <HAL_ADC_ConfigChannel+0x378>)
 8004e1e:	4013      	ands	r3, r2
 8004e20:	4a11      	ldr	r2, [pc, #68]	@ (8004e68 <HAL_ADC_ConfigChannel+0x360>)
 8004e22:	0019      	movs	r1, r3
 8004e24:	0010      	movs	r0, r2
 8004e26:	f7ff fa33 	bl	8004290 <LL_ADC_SetCommonPathInternalCh>
 8004e2a:	e039      	b.n	8004ea0 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a11      	ldr	r2, [pc, #68]	@ (8004e78 <HAL_ADC_ConfigChannel+0x370>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d108      	bne.n	8004e48 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	4a12      	ldr	r2, [pc, #72]	@ (8004e84 <HAL_ADC_ConfigChannel+0x37c>)
 8004e3a:	4013      	ands	r3, r2
 8004e3c:	4a0a      	ldr	r2, [pc, #40]	@ (8004e68 <HAL_ADC_ConfigChannel+0x360>)
 8004e3e:	0019      	movs	r1, r3
 8004e40:	0010      	movs	r0, r2
 8004e42:	f7ff fa25 	bl	8004290 <LL_ADC_SetCommonPathInternalCh>
 8004e46:	e02b      	b.n	8004ea0 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a0b      	ldr	r2, [pc, #44]	@ (8004e7c <HAL_ADC_ConfigChannel+0x374>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d126      	bne.n	8004ea0 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	4a0c      	ldr	r2, [pc, #48]	@ (8004e88 <HAL_ADC_ConfigChannel+0x380>)
 8004e56:	4013      	ands	r3, r2
 8004e58:	4a03      	ldr	r2, [pc, #12]	@ (8004e68 <HAL_ADC_ConfigChannel+0x360>)
 8004e5a:	0019      	movs	r1, r3
 8004e5c:	0010      	movs	r0, r2
 8004e5e:	f7ff fa17 	bl	8004290 <LL_ADC_SetCommonPathInternalCh>
 8004e62:	e01d      	b.n	8004ea0 <HAL_ADC_ConfigChannel+0x398>
 8004e64:	80000004 	.word	0x80000004
 8004e68:	40012708 	.word	0x40012708
 8004e6c:	b0001000 	.word	0xb0001000
 8004e70:	20000000 	.word	0x20000000
 8004e74:	00030d40 	.word	0x00030d40
 8004e78:	b8004000 	.word	0xb8004000
 8004e7c:	b4002000 	.word	0xb4002000
 8004e80:	ff7fffff 	.word	0xff7fffff
 8004e84:	feffffff 	.word	0xfeffffff
 8004e88:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e90:	2220      	movs	r2, #32
 8004e92:	431a      	orrs	r2, r3
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004e98:	2317      	movs	r3, #23
 8004e9a:	18fb      	adds	r3, r7, r3
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2254      	movs	r2, #84	@ 0x54
 8004ea4:	2100      	movs	r1, #0
 8004ea6:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8004ea8:	2317      	movs	r3, #23
 8004eaa:	18fb      	adds	r3, r7, r3
 8004eac:	781b      	ldrb	r3, [r3, #0]
}
 8004eae:	0018      	movs	r0, r3
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	b006      	add	sp, #24
 8004eb4:	bd80      	pop	{r7, pc}
 8004eb6:	46c0      	nop			@ (mov r8, r8)

08004eb8 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b084      	sub	sp, #16
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	0018      	movs	r0, r3
 8004ec6:	f7ff fb3b 	bl	8004540 <LL_ADC_REG_IsConversionOngoing>
 8004eca:	1e03      	subs	r3, r0, #0
 8004ecc:	d031      	beq.n	8004f32 <ADC_ConversionStop+0x7a>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	0018      	movs	r0, r3
 8004ed4:	f7ff faff 	bl	80044d6 <LL_ADC_IsDisableOngoing>
 8004ed8:	1e03      	subs	r3, r0, #0
 8004eda:	d104      	bne.n	8004ee6 <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	0018      	movs	r0, r3
 8004ee2:	f7ff fb1b 	bl	800451c <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004ee6:	f7ff f9a5 	bl	8004234 <HAL_GetTick>
 8004eea:	0003      	movs	r3, r0
 8004eec:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8004eee:	e01a      	b.n	8004f26 <ADC_ConversionStop+0x6e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004ef0:	f7ff f9a0 	bl	8004234 <HAL_GetTick>
 8004ef4:	0002      	movs	r2, r0
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	1ad3      	subs	r3, r2, r3
 8004efa:	2b02      	cmp	r3, #2
 8004efc:	d913      	bls.n	8004f26 <ADC_ConversionStop+0x6e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	2204      	movs	r2, #4
 8004f06:	4013      	ands	r3, r2
 8004f08:	d00d      	beq.n	8004f26 <ADC_ConversionStop+0x6e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f0e:	2210      	movs	r2, #16
 8004f10:	431a      	orrs	r2, r3
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	431a      	orrs	r2, r3
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	e006      	b.n	8004f34 <ADC_ConversionStop+0x7c>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	2204      	movs	r2, #4
 8004f2e:	4013      	ands	r3, r2
 8004f30:	d1de      	bne.n	8004ef0 <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8004f32:	2300      	movs	r3, #0
}
 8004f34:	0018      	movs	r0, r3
 8004f36:	46bd      	mov	sp, r7
 8004f38:	b004      	add	sp, #16
 8004f3a:	bd80      	pop	{r7, pc}

08004f3c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b084      	sub	sp, #16
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004f44:	2300      	movs	r3, #0
 8004f46:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	0018      	movs	r0, r3
 8004f4e:	f7ff fab1 	bl	80044b4 <LL_ADC_IsEnabled>
 8004f52:	1e03      	subs	r3, r0, #0
 8004f54:	d000      	beq.n	8004f58 <ADC_Enable+0x1c>
 8004f56:	e069      	b.n	800502c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	4a36      	ldr	r2, [pc, #216]	@ (8005038 <ADC_Enable+0xfc>)
 8004f60:	4013      	ands	r3, r2
 8004f62:	d00d      	beq.n	8004f80 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f68:	2210      	movs	r2, #16
 8004f6a:	431a      	orrs	r2, r3
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f74:	2201      	movs	r2, #1
 8004f76:	431a      	orrs	r2, r3
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	e056      	b.n	800502e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	0018      	movs	r0, r3
 8004f86:	f7ff fa71 	bl	800446c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8004f8a:	4b2c      	ldr	r3, [pc, #176]	@ (800503c <ADC_Enable+0x100>)
 8004f8c:	0018      	movs	r0, r3
 8004f8e:	f7ff f993 	bl	80042b8 <LL_ADC_GetCommonPathInternalCh>
 8004f92:	0002      	movs	r2, r0
 8004f94:	2380      	movs	r3, #128	@ 0x80
 8004f96:	041b      	lsls	r3, r3, #16
 8004f98:	4013      	ands	r3, r2
 8004f9a:	d00f      	beq.n	8004fbc <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004f9c:	4b28      	ldr	r3, [pc, #160]	@ (8005040 <ADC_Enable+0x104>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4928      	ldr	r1, [pc, #160]	@ (8005044 <ADC_Enable+0x108>)
 8004fa2:	0018      	movs	r0, r3
 8004fa4:	f7fb f8ae 	bl	8000104 <__udivsi3>
 8004fa8:	0003      	movs	r3, r0
 8004faa:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8004fac:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004fae:	e002      	b.n	8004fb6 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	3b01      	subs	r3, #1
 8004fb4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d1f9      	bne.n	8004fb0 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	7e5b      	ldrb	r3, [r3, #25]
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d033      	beq.n	800502c <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8004fc4:	f7ff f936 	bl	8004234 <HAL_GetTick>
 8004fc8:	0003      	movs	r3, r0
 8004fca:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004fcc:	e027      	b.n	800501e <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	0018      	movs	r0, r3
 8004fd4:	f7ff fa6e 	bl	80044b4 <LL_ADC_IsEnabled>
 8004fd8:	1e03      	subs	r3, r0, #0
 8004fda:	d104      	bne.n	8004fe6 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	0018      	movs	r0, r3
 8004fe2:	f7ff fa43 	bl	800446c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004fe6:	f7ff f925 	bl	8004234 <HAL_GetTick>
 8004fea:	0002      	movs	r2, r0
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	1ad3      	subs	r3, r2, r3
 8004ff0:	2b02      	cmp	r3, #2
 8004ff2:	d914      	bls.n	800501e <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	4013      	ands	r3, r2
 8004ffe:	2b01      	cmp	r3, #1
 8005000:	d00d      	beq.n	800501e <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005006:	2210      	movs	r2, #16
 8005008:	431a      	orrs	r2, r3
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005012:	2201      	movs	r2, #1
 8005014:	431a      	orrs	r2, r3
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	e007      	b.n	800502e <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	2201      	movs	r2, #1
 8005026:	4013      	ands	r3, r2
 8005028:	2b01      	cmp	r3, #1
 800502a:	d1d0      	bne.n	8004fce <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800502c:	2300      	movs	r3, #0
}
 800502e:	0018      	movs	r0, r3
 8005030:	46bd      	mov	sp, r7
 8005032:	b004      	add	sp, #16
 8005034:	bd80      	pop	{r7, pc}
 8005036:	46c0      	nop			@ (mov r8, r8)
 8005038:	80000017 	.word	0x80000017
 800503c:	40012708 	.word	0x40012708
 8005040:	20000000 	.word	0x20000000
 8005044:	00030d40 	.word	0x00030d40

08005048 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b084      	sub	sp, #16
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	0018      	movs	r0, r3
 8005056:	f7ff fa3e 	bl	80044d6 <LL_ADC_IsDisableOngoing>
 800505a:	0003      	movs	r3, r0
 800505c:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	0018      	movs	r0, r3
 8005064:	f7ff fa26 	bl	80044b4 <LL_ADC_IsEnabled>
 8005068:	1e03      	subs	r3, r0, #0
 800506a:	d046      	beq.n	80050fa <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d143      	bne.n	80050fa <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	2205      	movs	r2, #5
 800507a:	4013      	ands	r3, r2
 800507c:	2b01      	cmp	r3, #1
 800507e:	d10d      	bne.n	800509c <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	0018      	movs	r0, r3
 8005086:	f7ff fa03 	bl	8004490 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	2203      	movs	r2, #3
 8005090:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005092:	f7ff f8cf 	bl	8004234 <HAL_GetTick>
 8005096:	0003      	movs	r3, r0
 8005098:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800509a:	e028      	b.n	80050ee <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050a0:	2210      	movs	r2, #16
 80050a2:	431a      	orrs	r2, r3
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050ac:	2201      	movs	r2, #1
 80050ae:	431a      	orrs	r2, r3
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	e021      	b.n	80050fc <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80050b8:	f7ff f8bc 	bl	8004234 <HAL_GetTick>
 80050bc:	0002      	movs	r2, r0
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	1ad3      	subs	r3, r2, r3
 80050c2:	2b02      	cmp	r3, #2
 80050c4:	d913      	bls.n	80050ee <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	2201      	movs	r2, #1
 80050ce:	4013      	ands	r3, r2
 80050d0:	d00d      	beq.n	80050ee <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050d6:	2210      	movs	r2, #16
 80050d8:	431a      	orrs	r2, r3
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050e2:	2201      	movs	r2, #1
 80050e4:	431a      	orrs	r2, r3
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	e006      	b.n	80050fc <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	2201      	movs	r2, #1
 80050f6:	4013      	ands	r3, r2
 80050f8:	d1de      	bne.n	80050b8 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80050fa:	2300      	movs	r3, #0
}
 80050fc:	0018      	movs	r0, r3
 80050fe:	46bd      	mov	sp, r7
 8005100:	b004      	add	sp, #16
 8005102:	bd80      	pop	{r7, pc}

08005104 <LL_ADC_GetCommonClock>:
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b082      	sub	sp, #8
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	23f0      	movs	r3, #240	@ 0xf0
 8005112:	039b      	lsls	r3, r3, #14
 8005114:	4013      	ands	r3, r2
}
 8005116:	0018      	movs	r0, r3
 8005118:	46bd      	mov	sp, r7
 800511a:	b002      	add	sp, #8
 800511c:	bd80      	pop	{r7, pc}

0800511e <LL_ADC_GetClock>:
{
 800511e:	b580      	push	{r7, lr}
 8005120:	b082      	sub	sp, #8
 8005122:	af00      	add	r7, sp, #0
 8005124:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	691b      	ldr	r3, [r3, #16]
 800512a:	0f9b      	lsrs	r3, r3, #30
 800512c:	079b      	lsls	r3, r3, #30
}
 800512e:	0018      	movs	r0, r3
 8005130:	46bd      	mov	sp, r7
 8005132:	b002      	add	sp, #8
 8005134:	bd80      	pop	{r7, pc}

08005136 <LL_ADC_SetCalibrationFactor>:
{
 8005136:	b580      	push	{r7, lr}
 8005138:	b082      	sub	sp, #8
 800513a:	af00      	add	r7, sp, #0
 800513c:	6078      	str	r0, [r7, #4]
 800513e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	22b4      	movs	r2, #180	@ 0xb4
 8005144:	589b      	ldr	r3, [r3, r2]
 8005146:	227f      	movs	r2, #127	@ 0x7f
 8005148:	4393      	bics	r3, r2
 800514a:	001a      	movs	r2, r3
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	431a      	orrs	r2, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	21b4      	movs	r1, #180	@ 0xb4
 8005154:	505a      	str	r2, [r3, r1]
}
 8005156:	46c0      	nop			@ (mov r8, r8)
 8005158:	46bd      	mov	sp, r7
 800515a:	b002      	add	sp, #8
 800515c:	bd80      	pop	{r7, pc}

0800515e <LL_ADC_GetCalibrationFactor>:
{
 800515e:	b580      	push	{r7, lr}
 8005160:	b082      	sub	sp, #8
 8005162:	af00      	add	r7, sp, #0
 8005164:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	22b4      	movs	r2, #180	@ 0xb4
 800516a:	589b      	ldr	r3, [r3, r2]
 800516c:	227f      	movs	r2, #127	@ 0x7f
 800516e:	4013      	ands	r3, r2
}
 8005170:	0018      	movs	r0, r3
 8005172:	46bd      	mov	sp, r7
 8005174:	b002      	add	sp, #8
 8005176:	bd80      	pop	{r7, pc}

08005178 <LL_ADC_Enable>:
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b082      	sub	sp, #8
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	689b      	ldr	r3, [r3, #8]
 8005184:	4a04      	ldr	r2, [pc, #16]	@ (8005198 <LL_ADC_Enable+0x20>)
 8005186:	4013      	ands	r3, r2
 8005188:	2201      	movs	r2, #1
 800518a:	431a      	orrs	r2, r3
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	609a      	str	r2, [r3, #8]
}
 8005190:	46c0      	nop			@ (mov r8, r8)
 8005192:	46bd      	mov	sp, r7
 8005194:	b002      	add	sp, #8
 8005196:	bd80      	pop	{r7, pc}
 8005198:	7fffffe8 	.word	0x7fffffe8

0800519c <LL_ADC_Disable>:
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b082      	sub	sp, #8
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	4a04      	ldr	r2, [pc, #16]	@ (80051bc <LL_ADC_Disable+0x20>)
 80051aa:	4013      	ands	r3, r2
 80051ac:	2202      	movs	r2, #2
 80051ae:	431a      	orrs	r2, r3
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	609a      	str	r2, [r3, #8]
}
 80051b4:	46c0      	nop			@ (mov r8, r8)
 80051b6:	46bd      	mov	sp, r7
 80051b8:	b002      	add	sp, #8
 80051ba:	bd80      	pop	{r7, pc}
 80051bc:	7fffffe8 	.word	0x7fffffe8

080051c0 <LL_ADC_IsEnabled>:
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b082      	sub	sp, #8
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	2201      	movs	r2, #1
 80051ce:	4013      	ands	r3, r2
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d101      	bne.n	80051d8 <LL_ADC_IsEnabled+0x18>
 80051d4:	2301      	movs	r3, #1
 80051d6:	e000      	b.n	80051da <LL_ADC_IsEnabled+0x1a>
 80051d8:	2300      	movs	r3, #0
}
 80051da:	0018      	movs	r0, r3
 80051dc:	46bd      	mov	sp, r7
 80051de:	b002      	add	sp, #8
 80051e0:	bd80      	pop	{r7, pc}
	...

080051e4 <LL_ADC_StartCalibration>:
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b082      	sub	sp, #8
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	689b      	ldr	r3, [r3, #8]
 80051f0:	4a05      	ldr	r2, [pc, #20]	@ (8005208 <LL_ADC_StartCalibration+0x24>)
 80051f2:	4013      	ands	r3, r2
 80051f4:	2280      	movs	r2, #128	@ 0x80
 80051f6:	0612      	lsls	r2, r2, #24
 80051f8:	431a      	orrs	r2, r3
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	609a      	str	r2, [r3, #8]
}
 80051fe:	46c0      	nop			@ (mov r8, r8)
 8005200:	46bd      	mov	sp, r7
 8005202:	b002      	add	sp, #8
 8005204:	bd80      	pop	{r7, pc}
 8005206:	46c0      	nop			@ (mov r8, r8)
 8005208:	7fffffe8 	.word	0x7fffffe8

0800520c <LL_ADC_IsCalibrationOnGoing>:
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b082      	sub	sp, #8
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	0fdb      	lsrs	r3, r3, #31
 800521a:	07da      	lsls	r2, r3, #31
 800521c:	2380      	movs	r3, #128	@ 0x80
 800521e:	061b      	lsls	r3, r3, #24
 8005220:	429a      	cmp	r2, r3
 8005222:	d101      	bne.n	8005228 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005224:	2301      	movs	r3, #1
 8005226:	e000      	b.n	800522a <LL_ADC_IsCalibrationOnGoing+0x1e>
 8005228:	2300      	movs	r3, #0
}
 800522a:	0018      	movs	r0, r3
 800522c:	46bd      	mov	sp, r7
 800522e:	b002      	add	sp, #8
 8005230:	bd80      	pop	{r7, pc}
	...

08005234 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8005234:	b590      	push	{r4, r7, lr}
 8005236:	b08b      	sub	sp, #44	@ 0x2c
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800523c:	2300      	movs	r3, #0
 800523e:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8005240:	2300      	movs	r3, #0
 8005242:	623b      	str	r3, [r7, #32]
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2254      	movs	r2, #84	@ 0x54
 8005248:	5c9b      	ldrb	r3, [r3, r2]
 800524a:	2b01      	cmp	r3, #1
 800524c:	d101      	bne.n	8005252 <HAL_ADCEx_Calibration_Start+0x1e>
 800524e:	2302      	movs	r3, #2
 8005250:	e0dd      	b.n	800540e <HAL_ADCEx_Calibration_Start+0x1da>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2254      	movs	r2, #84	@ 0x54
 8005256:	2101      	movs	r1, #1
 8005258:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800525a:	231f      	movs	r3, #31
 800525c:	18fc      	adds	r4, r7, r3
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	0018      	movs	r0, r3
 8005262:	f7ff fef1 	bl	8005048 <ADC_Disable>
 8005266:	0003      	movs	r3, r0
 8005268:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	0018      	movs	r0, r3
 8005270:	f7ff ffa6 	bl	80051c0 <LL_ADC_IsEnabled>
 8005274:	1e03      	subs	r3, r0, #0
 8005276:	d000      	beq.n	800527a <HAL_ADCEx_Calibration_Start+0x46>
 8005278:	e0bc      	b.n	80053f4 <HAL_ADCEx_Calibration_Start+0x1c0>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800527e:	4a66      	ldr	r2, [pc, #408]	@ (8005418 <HAL_ADCEx_Calibration_Start+0x1e4>)
 8005280:	4013      	ands	r3, r2
 8005282:	2202      	movs	r2, #2
 8005284:	431a      	orrs	r2, r3
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	4a62      	ldr	r2, [pc, #392]	@ (800541c <HAL_ADCEx_Calibration_Start+0x1e8>)
 8005292:	4013      	ands	r3, r2
 8005294:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	68da      	ldr	r2, [r3, #12]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	495f      	ldr	r1, [pc, #380]	@ (8005420 <HAL_ADCEx_Calibration_Start+0x1ec>)
 80052a2:	400a      	ands	r2, r1
 80052a4:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80052a6:	2300      	movs	r3, #0
 80052a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80052aa:	e02d      	b.n	8005308 <HAL_ADCEx_Calibration_Start+0xd4>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	0018      	movs	r0, r3
 80052b2:	f7ff ff97 	bl	80051e4 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80052b6:	e014      	b.n	80052e2 <HAL_ADCEx_Calibration_Start+0xae>
      {
        wait_loop_index++;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	3301      	adds	r3, #1
 80052bc:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	4a58      	ldr	r2, [pc, #352]	@ (8005424 <HAL_ADCEx_Calibration_Start+0x1f0>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d90d      	bls.n	80052e2 <HAL_ADCEx_Calibration_Start+0xae>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052ca:	2212      	movs	r2, #18
 80052cc:	4393      	bics	r3, r2
 80052ce:	2210      	movs	r2, #16
 80052d0:	431a      	orrs	r2, r3
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2254      	movs	r2, #84	@ 0x54
 80052da:	2100      	movs	r1, #0
 80052dc:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	e095      	b.n	800540e <HAL_ADCEx_Calibration_Start+0x1da>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	0018      	movs	r0, r3
 80052e8:	f7ff ff90 	bl	800520c <LL_ADC_IsCalibrationOnGoing>
 80052ec:	1e03      	subs	r3, r0, #0
 80052ee:	d1e3      	bne.n	80052b8 <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	0018      	movs	r0, r3
 80052f6:	f7ff ff32 	bl	800515e <LL_ADC_GetCalibrationFactor>
 80052fa:	0002      	movs	r2, r0
 80052fc:	6a3b      	ldr	r3, [r7, #32]
 80052fe:	189b      	adds	r3, r3, r2
 8005300:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8005302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005304:	3301      	adds	r3, #1
 8005306:	627b      	str	r3, [r7, #36]	@ 0x24
 8005308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800530a:	2b07      	cmp	r3, #7
 800530c:	d9ce      	bls.n	80052ac <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 800530e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005310:	6a38      	ldr	r0, [r7, #32]
 8005312:	f7fa fef7 	bl	8000104 <__udivsi3>
 8005316:	0003      	movs	r3, r0
 8005318:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	0018      	movs	r0, r3
 8005320:	f7ff ff2a 	bl	8005178 <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	0018      	movs	r0, r3
 800532a:	f7ff fef8 	bl	800511e <LL_ADC_GetClock>
 800532e:	1e03      	subs	r3, r0, #0
 8005330:	d11b      	bne.n	800536a <HAL_ADCEx_Calibration_Start+0x136>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005332:	4b3d      	ldr	r3, [pc, #244]	@ (8005428 <HAL_ADCEx_Calibration_Start+0x1f4>)
 8005334:	0018      	movs	r0, r3
 8005336:	f7ff fee5 	bl	8005104 <LL_ADC_GetCommonClock>
 800533a:	0003      	movs	r3, r0
 800533c:	617b      	str	r3, [r7, #20]

      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 800533e:	697a      	ldr	r2, [r7, #20]
 8005340:	23e0      	movs	r3, #224	@ 0xe0
 8005342:	035b      	lsls	r3, r3, #13
 8005344:	429a      	cmp	r2, r3
 8005346:	d310      	bcc.n	800536a <HAL_ADCEx_Calibration_Start+0x136>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	0c9b      	lsrs	r3, r3, #18
 800534c:	3b03      	subs	r3, #3
 800534e:	2201      	movs	r2, #1
 8005350:	409a      	lsls	r2, r3
 8005352:	0013      	movs	r3, r2
 8005354:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	085b      	lsrs	r3, r3, #1
 800535a:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 800535c:	e002      	b.n	8005364 <HAL_ADCEx_Calibration_Start+0x130>
        {
          delay_cpu_cycles--;
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	3b01      	subs	r3, #1
 8005362:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d1f9      	bne.n	800535e <HAL_ADCEx_Calibration_Start+0x12a>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	6a3a      	ldr	r2, [r7, #32]
 8005370:	0011      	movs	r1, r2
 8005372:	0018      	movs	r0, r3
 8005374:	f7ff fedf 	bl	8005136 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	0018      	movs	r0, r3
 800537e:	f7ff ff0d 	bl	800519c <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005382:	f7fe ff57 	bl	8004234 <HAL_GetTick>
 8005386:	0003      	movs	r3, r0
 8005388:	613b      	str	r3, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800538a:	e01b      	b.n	80053c4 <HAL_ADCEx_Calibration_Start+0x190>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800538c:	f7fe ff52 	bl	8004234 <HAL_GetTick>
 8005390:	0002      	movs	r2, r0
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	1ad3      	subs	r3, r2, r3
 8005396:	2b02      	cmp	r3, #2
 8005398:	d914      	bls.n	80053c4 <HAL_ADCEx_Calibration_Start+0x190>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	0018      	movs	r0, r3
 80053a0:	f7ff ff0e 	bl	80051c0 <LL_ADC_IsEnabled>
 80053a4:	1e03      	subs	r3, r0, #0
 80053a6:	d00d      	beq.n	80053c4 <HAL_ADCEx_Calibration_Start+0x190>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053ac:	2210      	movs	r2, #16
 80053ae:	431a      	orrs	r2, r3
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053b8:	2201      	movs	r2, #1
 80053ba:	431a      	orrs	r2, r3
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
 80053c2:	e024      	b.n	800540e <HAL_ADCEx_Calibration_Start+0x1da>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	0018      	movs	r0, r3
 80053ca:	f7ff fef9 	bl	80051c0 <LL_ADC_IsEnabled>
 80053ce:	1e03      	subs	r3, r0, #0
 80053d0:	d1dc      	bne.n	800538c <HAL_ADCEx_Calibration_Start+0x158>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	68d9      	ldr	r1, [r3, #12]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	69ba      	ldr	r2, [r7, #24]
 80053de:	430a      	orrs	r2, r1
 80053e0:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053e6:	2203      	movs	r2, #3
 80053e8:	4393      	bics	r3, r2
 80053ea:	2201      	movs	r2, #1
 80053ec:	431a      	orrs	r2, r3
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	659a      	str	r2, [r3, #88]	@ 0x58
 80053f2:	e005      	b.n	8005400 <HAL_ADCEx_Calibration_Start+0x1cc>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053f8:	2210      	movs	r2, #16
 80053fa:	431a      	orrs	r2, r3
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2254      	movs	r2, #84	@ 0x54
 8005404:	2100      	movs	r1, #0
 8005406:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8005408:	231f      	movs	r3, #31
 800540a:	18fb      	adds	r3, r7, r3
 800540c:	781b      	ldrb	r3, [r3, #0]
}
 800540e:	0018      	movs	r0, r3
 8005410:	46bd      	mov	sp, r7
 8005412:	b00b      	add	sp, #44	@ 0x2c
 8005414:	bd90      	pop	{r4, r7, pc}
 8005416:	46c0      	nop			@ (mov r8, r8)
 8005418:	fffffefd 	.word	0xfffffefd
 800541c:	00008003 	.word	0x00008003
 8005420:	ffff7ffc 	.word	0xffff7ffc
 8005424:	0002f1ff 	.word	0x0002f1ff
 8005428:	40012708 	.word	0x40012708

0800542c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800542c:	b590      	push	{r4, r7, lr}
 800542e:	b083      	sub	sp, #12
 8005430:	af00      	add	r7, sp, #0
 8005432:	0002      	movs	r2, r0
 8005434:	6039      	str	r1, [r7, #0]
 8005436:	1dfb      	adds	r3, r7, #7
 8005438:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800543a:	1dfb      	adds	r3, r7, #7
 800543c:	781b      	ldrb	r3, [r3, #0]
 800543e:	2b7f      	cmp	r3, #127	@ 0x7f
 8005440:	d828      	bhi.n	8005494 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005442:	4a2f      	ldr	r2, [pc, #188]	@ (8005500 <__NVIC_SetPriority+0xd4>)
 8005444:	1dfb      	adds	r3, r7, #7
 8005446:	781b      	ldrb	r3, [r3, #0]
 8005448:	b25b      	sxtb	r3, r3
 800544a:	089b      	lsrs	r3, r3, #2
 800544c:	33c0      	adds	r3, #192	@ 0xc0
 800544e:	009b      	lsls	r3, r3, #2
 8005450:	589b      	ldr	r3, [r3, r2]
 8005452:	1dfa      	adds	r2, r7, #7
 8005454:	7812      	ldrb	r2, [r2, #0]
 8005456:	0011      	movs	r1, r2
 8005458:	2203      	movs	r2, #3
 800545a:	400a      	ands	r2, r1
 800545c:	00d2      	lsls	r2, r2, #3
 800545e:	21ff      	movs	r1, #255	@ 0xff
 8005460:	4091      	lsls	r1, r2
 8005462:	000a      	movs	r2, r1
 8005464:	43d2      	mvns	r2, r2
 8005466:	401a      	ands	r2, r3
 8005468:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	019b      	lsls	r3, r3, #6
 800546e:	22ff      	movs	r2, #255	@ 0xff
 8005470:	401a      	ands	r2, r3
 8005472:	1dfb      	adds	r3, r7, #7
 8005474:	781b      	ldrb	r3, [r3, #0]
 8005476:	0018      	movs	r0, r3
 8005478:	2303      	movs	r3, #3
 800547a:	4003      	ands	r3, r0
 800547c:	00db      	lsls	r3, r3, #3
 800547e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005480:	481f      	ldr	r0, [pc, #124]	@ (8005500 <__NVIC_SetPriority+0xd4>)
 8005482:	1dfb      	adds	r3, r7, #7
 8005484:	781b      	ldrb	r3, [r3, #0]
 8005486:	b25b      	sxtb	r3, r3
 8005488:	089b      	lsrs	r3, r3, #2
 800548a:	430a      	orrs	r2, r1
 800548c:	33c0      	adds	r3, #192	@ 0xc0
 800548e:	009b      	lsls	r3, r3, #2
 8005490:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8005492:	e031      	b.n	80054f8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005494:	4a1b      	ldr	r2, [pc, #108]	@ (8005504 <__NVIC_SetPriority+0xd8>)
 8005496:	1dfb      	adds	r3, r7, #7
 8005498:	781b      	ldrb	r3, [r3, #0]
 800549a:	0019      	movs	r1, r3
 800549c:	230f      	movs	r3, #15
 800549e:	400b      	ands	r3, r1
 80054a0:	3b08      	subs	r3, #8
 80054a2:	089b      	lsrs	r3, r3, #2
 80054a4:	3306      	adds	r3, #6
 80054a6:	009b      	lsls	r3, r3, #2
 80054a8:	18d3      	adds	r3, r2, r3
 80054aa:	3304      	adds	r3, #4
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	1dfa      	adds	r2, r7, #7
 80054b0:	7812      	ldrb	r2, [r2, #0]
 80054b2:	0011      	movs	r1, r2
 80054b4:	2203      	movs	r2, #3
 80054b6:	400a      	ands	r2, r1
 80054b8:	00d2      	lsls	r2, r2, #3
 80054ba:	21ff      	movs	r1, #255	@ 0xff
 80054bc:	4091      	lsls	r1, r2
 80054be:	000a      	movs	r2, r1
 80054c0:	43d2      	mvns	r2, r2
 80054c2:	401a      	ands	r2, r3
 80054c4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	019b      	lsls	r3, r3, #6
 80054ca:	22ff      	movs	r2, #255	@ 0xff
 80054cc:	401a      	ands	r2, r3
 80054ce:	1dfb      	adds	r3, r7, #7
 80054d0:	781b      	ldrb	r3, [r3, #0]
 80054d2:	0018      	movs	r0, r3
 80054d4:	2303      	movs	r3, #3
 80054d6:	4003      	ands	r3, r0
 80054d8:	00db      	lsls	r3, r3, #3
 80054da:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80054dc:	4809      	ldr	r0, [pc, #36]	@ (8005504 <__NVIC_SetPriority+0xd8>)
 80054de:	1dfb      	adds	r3, r7, #7
 80054e0:	781b      	ldrb	r3, [r3, #0]
 80054e2:	001c      	movs	r4, r3
 80054e4:	230f      	movs	r3, #15
 80054e6:	4023      	ands	r3, r4
 80054e8:	3b08      	subs	r3, #8
 80054ea:	089b      	lsrs	r3, r3, #2
 80054ec:	430a      	orrs	r2, r1
 80054ee:	3306      	adds	r3, #6
 80054f0:	009b      	lsls	r3, r3, #2
 80054f2:	18c3      	adds	r3, r0, r3
 80054f4:	3304      	adds	r3, #4
 80054f6:	601a      	str	r2, [r3, #0]
}
 80054f8:	46c0      	nop			@ (mov r8, r8)
 80054fa:	46bd      	mov	sp, r7
 80054fc:	b003      	add	sp, #12
 80054fe:	bd90      	pop	{r4, r7, pc}
 8005500:	e000e100 	.word	0xe000e100
 8005504:	e000ed00 	.word	0xe000ed00

08005508 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b082      	sub	sp, #8
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	1e5a      	subs	r2, r3, #1
 8005514:	2380      	movs	r3, #128	@ 0x80
 8005516:	045b      	lsls	r3, r3, #17
 8005518:	429a      	cmp	r2, r3
 800551a:	d301      	bcc.n	8005520 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800551c:	2301      	movs	r3, #1
 800551e:	e010      	b.n	8005542 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005520:	4b0a      	ldr	r3, [pc, #40]	@ (800554c <SysTick_Config+0x44>)
 8005522:	687a      	ldr	r2, [r7, #4]
 8005524:	3a01      	subs	r2, #1
 8005526:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005528:	2301      	movs	r3, #1
 800552a:	425b      	negs	r3, r3
 800552c:	2103      	movs	r1, #3
 800552e:	0018      	movs	r0, r3
 8005530:	f7ff ff7c 	bl	800542c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005534:	4b05      	ldr	r3, [pc, #20]	@ (800554c <SysTick_Config+0x44>)
 8005536:	2200      	movs	r2, #0
 8005538:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800553a:	4b04      	ldr	r3, [pc, #16]	@ (800554c <SysTick_Config+0x44>)
 800553c:	2207      	movs	r2, #7
 800553e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005540:	2300      	movs	r3, #0
}
 8005542:	0018      	movs	r0, r3
 8005544:	46bd      	mov	sp, r7
 8005546:	b002      	add	sp, #8
 8005548:	bd80      	pop	{r7, pc}
 800554a:	46c0      	nop			@ (mov r8, r8)
 800554c:	e000e010 	.word	0xe000e010

08005550 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b084      	sub	sp, #16
 8005554:	af00      	add	r7, sp, #0
 8005556:	60b9      	str	r1, [r7, #8]
 8005558:	607a      	str	r2, [r7, #4]
 800555a:	210f      	movs	r1, #15
 800555c:	187b      	adds	r3, r7, r1
 800555e:	1c02      	adds	r2, r0, #0
 8005560:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8005562:	68ba      	ldr	r2, [r7, #8]
 8005564:	187b      	adds	r3, r7, r1
 8005566:	781b      	ldrb	r3, [r3, #0]
 8005568:	b25b      	sxtb	r3, r3
 800556a:	0011      	movs	r1, r2
 800556c:	0018      	movs	r0, r3
 800556e:	f7ff ff5d 	bl	800542c <__NVIC_SetPriority>
}
 8005572:	46c0      	nop			@ (mov r8, r8)
 8005574:	46bd      	mov	sp, r7
 8005576:	b004      	add	sp, #16
 8005578:	bd80      	pop	{r7, pc}

0800557a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800557a:	b580      	push	{r7, lr}
 800557c:	b082      	sub	sp, #8
 800557e:	af00      	add	r7, sp, #0
 8005580:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	0018      	movs	r0, r3
 8005586:	f7ff ffbf 	bl	8005508 <SysTick_Config>
 800558a:	0003      	movs	r3, r0
}
 800558c:	0018      	movs	r0, r3
 800558e:	46bd      	mov	sp, r7
 8005590:	b002      	add	sp, #8
 8005592:	bd80      	pop	{r7, pc}

08005594 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b086      	sub	sp, #24
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
 800559c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800559e:	2300      	movs	r3, #0
 80055a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80055a2:	e147      	b.n	8005834 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	2101      	movs	r1, #1
 80055aa:	697a      	ldr	r2, [r7, #20]
 80055ac:	4091      	lsls	r1, r2
 80055ae:	000a      	movs	r2, r1
 80055b0:	4013      	ands	r3, r2
 80055b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d100      	bne.n	80055bc <HAL_GPIO_Init+0x28>
 80055ba:	e138      	b.n	800582e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	2203      	movs	r2, #3
 80055c2:	4013      	ands	r3, r2
 80055c4:	2b01      	cmp	r3, #1
 80055c6:	d005      	beq.n	80055d4 <HAL_GPIO_Init+0x40>
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	2203      	movs	r2, #3
 80055ce:	4013      	ands	r3, r2
 80055d0:	2b02      	cmp	r3, #2
 80055d2:	d130      	bne.n	8005636 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	005b      	lsls	r3, r3, #1
 80055de:	2203      	movs	r2, #3
 80055e0:	409a      	lsls	r2, r3
 80055e2:	0013      	movs	r3, r2
 80055e4:	43da      	mvns	r2, r3
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	4013      	ands	r3, r2
 80055ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	68da      	ldr	r2, [r3, #12]
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	005b      	lsls	r3, r3, #1
 80055f4:	409a      	lsls	r2, r3
 80055f6:	0013      	movs	r3, r2
 80055f8:	693a      	ldr	r2, [r7, #16]
 80055fa:	4313      	orrs	r3, r2
 80055fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	693a      	ldr	r2, [r7, #16]
 8005602:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	685b      	ldr	r3, [r3, #4]
 8005608:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800560a:	2201      	movs	r2, #1
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	409a      	lsls	r2, r3
 8005610:	0013      	movs	r3, r2
 8005612:	43da      	mvns	r2, r3
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	4013      	ands	r3, r2
 8005618:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	091b      	lsrs	r3, r3, #4
 8005620:	2201      	movs	r2, #1
 8005622:	401a      	ands	r2, r3
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	409a      	lsls	r2, r3
 8005628:	0013      	movs	r3, r2
 800562a:	693a      	ldr	r2, [r7, #16]
 800562c:	4313      	orrs	r3, r2
 800562e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	693a      	ldr	r2, [r7, #16]
 8005634:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	2203      	movs	r2, #3
 800563c:	4013      	ands	r3, r2
 800563e:	2b03      	cmp	r3, #3
 8005640:	d017      	beq.n	8005672 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	68db      	ldr	r3, [r3, #12]
 8005646:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	005b      	lsls	r3, r3, #1
 800564c:	2203      	movs	r2, #3
 800564e:	409a      	lsls	r2, r3
 8005650:	0013      	movs	r3, r2
 8005652:	43da      	mvns	r2, r3
 8005654:	693b      	ldr	r3, [r7, #16]
 8005656:	4013      	ands	r3, r2
 8005658:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	689a      	ldr	r2, [r3, #8]
 800565e:	697b      	ldr	r3, [r7, #20]
 8005660:	005b      	lsls	r3, r3, #1
 8005662:	409a      	lsls	r2, r3
 8005664:	0013      	movs	r3, r2
 8005666:	693a      	ldr	r2, [r7, #16]
 8005668:	4313      	orrs	r3, r2
 800566a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	693a      	ldr	r2, [r7, #16]
 8005670:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	2203      	movs	r2, #3
 8005678:	4013      	ands	r3, r2
 800567a:	2b02      	cmp	r3, #2
 800567c:	d123      	bne.n	80056c6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	08da      	lsrs	r2, r3, #3
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	3208      	adds	r2, #8
 8005686:	0092      	lsls	r2, r2, #2
 8005688:	58d3      	ldr	r3, [r2, r3]
 800568a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	2207      	movs	r2, #7
 8005690:	4013      	ands	r3, r2
 8005692:	009b      	lsls	r3, r3, #2
 8005694:	220f      	movs	r2, #15
 8005696:	409a      	lsls	r2, r3
 8005698:	0013      	movs	r3, r2
 800569a:	43da      	mvns	r2, r3
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	4013      	ands	r3, r2
 80056a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	691a      	ldr	r2, [r3, #16]
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	2107      	movs	r1, #7
 80056aa:	400b      	ands	r3, r1
 80056ac:	009b      	lsls	r3, r3, #2
 80056ae:	409a      	lsls	r2, r3
 80056b0:	0013      	movs	r3, r2
 80056b2:	693a      	ldr	r2, [r7, #16]
 80056b4:	4313      	orrs	r3, r2
 80056b6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	08da      	lsrs	r2, r3, #3
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	3208      	adds	r2, #8
 80056c0:	0092      	lsls	r2, r2, #2
 80056c2:	6939      	ldr	r1, [r7, #16]
 80056c4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	005b      	lsls	r3, r3, #1
 80056d0:	2203      	movs	r2, #3
 80056d2:	409a      	lsls	r2, r3
 80056d4:	0013      	movs	r3, r2
 80056d6:	43da      	mvns	r2, r3
 80056d8:	693b      	ldr	r3, [r7, #16]
 80056da:	4013      	ands	r3, r2
 80056dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	2203      	movs	r2, #3
 80056e4:	401a      	ands	r2, r3
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	005b      	lsls	r3, r3, #1
 80056ea:	409a      	lsls	r2, r3
 80056ec:	0013      	movs	r3, r2
 80056ee:	693a      	ldr	r2, [r7, #16]
 80056f0:	4313      	orrs	r3, r2
 80056f2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	693a      	ldr	r2, [r7, #16]
 80056f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	685a      	ldr	r2, [r3, #4]
 80056fe:	23c0      	movs	r3, #192	@ 0xc0
 8005700:	029b      	lsls	r3, r3, #10
 8005702:	4013      	ands	r3, r2
 8005704:	d100      	bne.n	8005708 <HAL_GPIO_Init+0x174>
 8005706:	e092      	b.n	800582e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8005708:	4a50      	ldr	r2, [pc, #320]	@ (800584c <HAL_GPIO_Init+0x2b8>)
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	089b      	lsrs	r3, r3, #2
 800570e:	3318      	adds	r3, #24
 8005710:	009b      	lsls	r3, r3, #2
 8005712:	589b      	ldr	r3, [r3, r2]
 8005714:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	2203      	movs	r2, #3
 800571a:	4013      	ands	r3, r2
 800571c:	00db      	lsls	r3, r3, #3
 800571e:	220f      	movs	r2, #15
 8005720:	409a      	lsls	r2, r3
 8005722:	0013      	movs	r3, r2
 8005724:	43da      	mvns	r2, r3
 8005726:	693b      	ldr	r3, [r7, #16]
 8005728:	4013      	ands	r3, r2
 800572a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800572c:	687a      	ldr	r2, [r7, #4]
 800572e:	23a0      	movs	r3, #160	@ 0xa0
 8005730:	05db      	lsls	r3, r3, #23
 8005732:	429a      	cmp	r2, r3
 8005734:	d013      	beq.n	800575e <HAL_GPIO_Init+0x1ca>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	4a45      	ldr	r2, [pc, #276]	@ (8005850 <HAL_GPIO_Init+0x2bc>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d00d      	beq.n	800575a <HAL_GPIO_Init+0x1c6>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	4a44      	ldr	r2, [pc, #272]	@ (8005854 <HAL_GPIO_Init+0x2c0>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d007      	beq.n	8005756 <HAL_GPIO_Init+0x1c2>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	4a43      	ldr	r2, [pc, #268]	@ (8005858 <HAL_GPIO_Init+0x2c4>)
 800574a:	4293      	cmp	r3, r2
 800574c:	d101      	bne.n	8005752 <HAL_GPIO_Init+0x1be>
 800574e:	2303      	movs	r3, #3
 8005750:	e006      	b.n	8005760 <HAL_GPIO_Init+0x1cc>
 8005752:	2305      	movs	r3, #5
 8005754:	e004      	b.n	8005760 <HAL_GPIO_Init+0x1cc>
 8005756:	2302      	movs	r3, #2
 8005758:	e002      	b.n	8005760 <HAL_GPIO_Init+0x1cc>
 800575a:	2301      	movs	r3, #1
 800575c:	e000      	b.n	8005760 <HAL_GPIO_Init+0x1cc>
 800575e:	2300      	movs	r3, #0
 8005760:	697a      	ldr	r2, [r7, #20]
 8005762:	2103      	movs	r1, #3
 8005764:	400a      	ands	r2, r1
 8005766:	00d2      	lsls	r2, r2, #3
 8005768:	4093      	lsls	r3, r2
 800576a:	693a      	ldr	r2, [r7, #16]
 800576c:	4313      	orrs	r3, r2
 800576e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8005770:	4936      	ldr	r1, [pc, #216]	@ (800584c <HAL_GPIO_Init+0x2b8>)
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	089b      	lsrs	r3, r3, #2
 8005776:	3318      	adds	r3, #24
 8005778:	009b      	lsls	r3, r3, #2
 800577a:	693a      	ldr	r2, [r7, #16]
 800577c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800577e:	4b33      	ldr	r3, [pc, #204]	@ (800584c <HAL_GPIO_Init+0x2b8>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	43da      	mvns	r2, r3
 8005788:	693b      	ldr	r3, [r7, #16]
 800578a:	4013      	ands	r3, r2
 800578c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	685a      	ldr	r2, [r3, #4]
 8005792:	2380      	movs	r3, #128	@ 0x80
 8005794:	035b      	lsls	r3, r3, #13
 8005796:	4013      	ands	r3, r2
 8005798:	d003      	beq.n	80057a2 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800579a:	693a      	ldr	r2, [r7, #16]
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	4313      	orrs	r3, r2
 80057a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80057a2:	4b2a      	ldr	r3, [pc, #168]	@ (800584c <HAL_GPIO_Init+0x2b8>)
 80057a4:	693a      	ldr	r2, [r7, #16]
 80057a6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80057a8:	4b28      	ldr	r3, [pc, #160]	@ (800584c <HAL_GPIO_Init+0x2b8>)
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	43da      	mvns	r2, r3
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	4013      	ands	r3, r2
 80057b6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	685a      	ldr	r2, [r3, #4]
 80057bc:	2380      	movs	r3, #128	@ 0x80
 80057be:	039b      	lsls	r3, r3, #14
 80057c0:	4013      	ands	r3, r2
 80057c2:	d003      	beq.n	80057cc <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80057c4:	693a      	ldr	r2, [r7, #16]
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	4313      	orrs	r3, r2
 80057ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80057cc:	4b1f      	ldr	r3, [pc, #124]	@ (800584c <HAL_GPIO_Init+0x2b8>)
 80057ce:	693a      	ldr	r2, [r7, #16]
 80057d0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80057d2:	4a1e      	ldr	r2, [pc, #120]	@ (800584c <HAL_GPIO_Init+0x2b8>)
 80057d4:	2384      	movs	r3, #132	@ 0x84
 80057d6:	58d3      	ldr	r3, [r2, r3]
 80057d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	43da      	mvns	r2, r3
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	4013      	ands	r3, r2
 80057e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	685a      	ldr	r2, [r3, #4]
 80057e8:	2380      	movs	r3, #128	@ 0x80
 80057ea:	029b      	lsls	r3, r3, #10
 80057ec:	4013      	ands	r3, r2
 80057ee:	d003      	beq.n	80057f8 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80057f0:	693a      	ldr	r2, [r7, #16]
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	4313      	orrs	r3, r2
 80057f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80057f8:	4914      	ldr	r1, [pc, #80]	@ (800584c <HAL_GPIO_Init+0x2b8>)
 80057fa:	2284      	movs	r2, #132	@ 0x84
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8005800:	4a12      	ldr	r2, [pc, #72]	@ (800584c <HAL_GPIO_Init+0x2b8>)
 8005802:	2380      	movs	r3, #128	@ 0x80
 8005804:	58d3      	ldr	r3, [r2, r3]
 8005806:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	43da      	mvns	r2, r3
 800580c:	693b      	ldr	r3, [r7, #16]
 800580e:	4013      	ands	r3, r2
 8005810:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	685a      	ldr	r2, [r3, #4]
 8005816:	2380      	movs	r3, #128	@ 0x80
 8005818:	025b      	lsls	r3, r3, #9
 800581a:	4013      	ands	r3, r2
 800581c:	d003      	beq.n	8005826 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800581e:	693a      	ldr	r2, [r7, #16]
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	4313      	orrs	r3, r2
 8005824:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005826:	4909      	ldr	r1, [pc, #36]	@ (800584c <HAL_GPIO_Init+0x2b8>)
 8005828:	2280      	movs	r2, #128	@ 0x80
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	3301      	adds	r3, #1
 8005832:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	681a      	ldr	r2, [r3, #0]
 8005838:	697b      	ldr	r3, [r7, #20]
 800583a:	40da      	lsrs	r2, r3
 800583c:	1e13      	subs	r3, r2, #0
 800583e:	d000      	beq.n	8005842 <HAL_GPIO_Init+0x2ae>
 8005840:	e6b0      	b.n	80055a4 <HAL_GPIO_Init+0x10>
  }
}
 8005842:	46c0      	nop			@ (mov r8, r8)
 8005844:	46c0      	nop			@ (mov r8, r8)
 8005846:	46bd      	mov	sp, r7
 8005848:	b006      	add	sp, #24
 800584a:	bd80      	pop	{r7, pc}
 800584c:	40021800 	.word	0x40021800
 8005850:	50000400 	.word	0x50000400
 8005854:	50000800 	.word	0x50000800
 8005858:	50000c00 	.word	0x50000c00

0800585c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b084      	sub	sp, #16
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
 8005864:	000a      	movs	r2, r1
 8005866:	1cbb      	adds	r3, r7, #2
 8005868:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	691b      	ldr	r3, [r3, #16]
 800586e:	1cba      	adds	r2, r7, #2
 8005870:	8812      	ldrh	r2, [r2, #0]
 8005872:	4013      	ands	r3, r2
 8005874:	d004      	beq.n	8005880 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8005876:	230f      	movs	r3, #15
 8005878:	18fb      	adds	r3, r7, r3
 800587a:	2201      	movs	r2, #1
 800587c:	701a      	strb	r2, [r3, #0]
 800587e:	e003      	b.n	8005888 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005880:	230f      	movs	r3, #15
 8005882:	18fb      	adds	r3, r7, r3
 8005884:	2200      	movs	r2, #0
 8005886:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8005888:	230f      	movs	r3, #15
 800588a:	18fb      	adds	r3, r7, r3
 800588c:	781b      	ldrb	r3, [r3, #0]
}
 800588e:	0018      	movs	r0, r3
 8005890:	46bd      	mov	sp, r7
 8005892:	b004      	add	sp, #16
 8005894:	bd80      	pop	{r7, pc}

08005896 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005896:	b580      	push	{r7, lr}
 8005898:	b082      	sub	sp, #8
 800589a:	af00      	add	r7, sp, #0
 800589c:	6078      	str	r0, [r7, #4]
 800589e:	0008      	movs	r0, r1
 80058a0:	0011      	movs	r1, r2
 80058a2:	1cbb      	adds	r3, r7, #2
 80058a4:	1c02      	adds	r2, r0, #0
 80058a6:	801a      	strh	r2, [r3, #0]
 80058a8:	1c7b      	adds	r3, r7, #1
 80058aa:	1c0a      	adds	r2, r1, #0
 80058ac:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80058ae:	1c7b      	adds	r3, r7, #1
 80058b0:	781b      	ldrb	r3, [r3, #0]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d004      	beq.n	80058c0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80058b6:	1cbb      	adds	r3, r7, #2
 80058b8:	881a      	ldrh	r2, [r3, #0]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80058be:	e003      	b.n	80058c8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80058c0:	1cbb      	adds	r3, r7, #2
 80058c2:	881a      	ldrh	r2, [r3, #0]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80058c8:	46c0      	nop			@ (mov r8, r8)
 80058ca:	46bd      	mov	sp, r7
 80058cc:	b002      	add	sp, #8
 80058ce:	bd80      	pop	{r7, pc}

080058d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b084      	sub	sp, #16
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80058d8:	4b19      	ldr	r3, [pc, #100]	@ (8005940 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a19      	ldr	r2, [pc, #100]	@ (8005944 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80058de:	4013      	ands	r3, r2
 80058e0:	0019      	movs	r1, r3
 80058e2:	4b17      	ldr	r3, [pc, #92]	@ (8005940 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80058e4:	687a      	ldr	r2, [r7, #4]
 80058e6:	430a      	orrs	r2, r1
 80058e8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80058ea:	687a      	ldr	r2, [r7, #4]
 80058ec:	2380      	movs	r3, #128	@ 0x80
 80058ee:	009b      	lsls	r3, r3, #2
 80058f0:	429a      	cmp	r2, r3
 80058f2:	d11f      	bne.n	8005934 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80058f4:	4b14      	ldr	r3, [pc, #80]	@ (8005948 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80058f6:	681a      	ldr	r2, [r3, #0]
 80058f8:	0013      	movs	r3, r2
 80058fa:	005b      	lsls	r3, r3, #1
 80058fc:	189b      	adds	r3, r3, r2
 80058fe:	005b      	lsls	r3, r3, #1
 8005900:	4912      	ldr	r1, [pc, #72]	@ (800594c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8005902:	0018      	movs	r0, r3
 8005904:	f7fa fbfe 	bl	8000104 <__udivsi3>
 8005908:	0003      	movs	r3, r0
 800590a:	3301      	adds	r3, #1
 800590c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800590e:	e008      	b.n	8005922 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d003      	beq.n	800591e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	3b01      	subs	r3, #1
 800591a:	60fb      	str	r3, [r7, #12]
 800591c:	e001      	b.n	8005922 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800591e:	2303      	movs	r3, #3
 8005920:	e009      	b.n	8005936 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005922:	4b07      	ldr	r3, [pc, #28]	@ (8005940 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005924:	695a      	ldr	r2, [r3, #20]
 8005926:	2380      	movs	r3, #128	@ 0x80
 8005928:	00db      	lsls	r3, r3, #3
 800592a:	401a      	ands	r2, r3
 800592c:	2380      	movs	r3, #128	@ 0x80
 800592e:	00db      	lsls	r3, r3, #3
 8005930:	429a      	cmp	r2, r3
 8005932:	d0ed      	beq.n	8005910 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8005934:	2300      	movs	r3, #0
}
 8005936:	0018      	movs	r0, r3
 8005938:	46bd      	mov	sp, r7
 800593a:	b004      	add	sp, #16
 800593c:	bd80      	pop	{r7, pc}
 800593e:	46c0      	nop			@ (mov r8, r8)
 8005940:	40007000 	.word	0x40007000
 8005944:	fffff9ff 	.word	0xfffff9ff
 8005948:	20000000 	.word	0x20000000
 800594c:	000f4240 	.word	0x000f4240

08005950 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8005954:	4b03      	ldr	r3, [pc, #12]	@ (8005964 <LL_RCC_GetAPB1Prescaler+0x14>)
 8005956:	689a      	ldr	r2, [r3, #8]
 8005958:	23e0      	movs	r3, #224	@ 0xe0
 800595a:	01db      	lsls	r3, r3, #7
 800595c:	4013      	ands	r3, r2
}
 800595e:	0018      	movs	r0, r3
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}
 8005964:	40021000 	.word	0x40021000

08005968 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b088      	sub	sp, #32
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d101      	bne.n	800597a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	e2fe      	b.n	8005f78 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	2201      	movs	r2, #1
 8005980:	4013      	ands	r3, r2
 8005982:	d100      	bne.n	8005986 <HAL_RCC_OscConfig+0x1e>
 8005984:	e07c      	b.n	8005a80 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005986:	4bc3      	ldr	r3, [pc, #780]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005988:	689b      	ldr	r3, [r3, #8]
 800598a:	2238      	movs	r2, #56	@ 0x38
 800598c:	4013      	ands	r3, r2
 800598e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005990:	4bc0      	ldr	r3, [pc, #768]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005992:	68db      	ldr	r3, [r3, #12]
 8005994:	2203      	movs	r2, #3
 8005996:	4013      	ands	r3, r2
 8005998:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800599a:	69bb      	ldr	r3, [r7, #24]
 800599c:	2b10      	cmp	r3, #16
 800599e:	d102      	bne.n	80059a6 <HAL_RCC_OscConfig+0x3e>
 80059a0:	697b      	ldr	r3, [r7, #20]
 80059a2:	2b03      	cmp	r3, #3
 80059a4:	d002      	beq.n	80059ac <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80059a6:	69bb      	ldr	r3, [r7, #24]
 80059a8:	2b08      	cmp	r3, #8
 80059aa:	d10b      	bne.n	80059c4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059ac:	4bb9      	ldr	r3, [pc, #740]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 80059ae:	681a      	ldr	r2, [r3, #0]
 80059b0:	2380      	movs	r3, #128	@ 0x80
 80059b2:	029b      	lsls	r3, r3, #10
 80059b4:	4013      	ands	r3, r2
 80059b6:	d062      	beq.n	8005a7e <HAL_RCC_OscConfig+0x116>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d15e      	bne.n	8005a7e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80059c0:	2301      	movs	r3, #1
 80059c2:	e2d9      	b.n	8005f78 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	685a      	ldr	r2, [r3, #4]
 80059c8:	2380      	movs	r3, #128	@ 0x80
 80059ca:	025b      	lsls	r3, r3, #9
 80059cc:	429a      	cmp	r2, r3
 80059ce:	d107      	bne.n	80059e0 <HAL_RCC_OscConfig+0x78>
 80059d0:	4bb0      	ldr	r3, [pc, #704]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 80059d2:	681a      	ldr	r2, [r3, #0]
 80059d4:	4baf      	ldr	r3, [pc, #700]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 80059d6:	2180      	movs	r1, #128	@ 0x80
 80059d8:	0249      	lsls	r1, r1, #9
 80059da:	430a      	orrs	r2, r1
 80059dc:	601a      	str	r2, [r3, #0]
 80059de:	e020      	b.n	8005a22 <HAL_RCC_OscConfig+0xba>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	685a      	ldr	r2, [r3, #4]
 80059e4:	23a0      	movs	r3, #160	@ 0xa0
 80059e6:	02db      	lsls	r3, r3, #11
 80059e8:	429a      	cmp	r2, r3
 80059ea:	d10e      	bne.n	8005a0a <HAL_RCC_OscConfig+0xa2>
 80059ec:	4ba9      	ldr	r3, [pc, #676]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 80059ee:	681a      	ldr	r2, [r3, #0]
 80059f0:	4ba8      	ldr	r3, [pc, #672]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 80059f2:	2180      	movs	r1, #128	@ 0x80
 80059f4:	02c9      	lsls	r1, r1, #11
 80059f6:	430a      	orrs	r2, r1
 80059f8:	601a      	str	r2, [r3, #0]
 80059fa:	4ba6      	ldr	r3, [pc, #664]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 80059fc:	681a      	ldr	r2, [r3, #0]
 80059fe:	4ba5      	ldr	r3, [pc, #660]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005a00:	2180      	movs	r1, #128	@ 0x80
 8005a02:	0249      	lsls	r1, r1, #9
 8005a04:	430a      	orrs	r2, r1
 8005a06:	601a      	str	r2, [r3, #0]
 8005a08:	e00b      	b.n	8005a22 <HAL_RCC_OscConfig+0xba>
 8005a0a:	4ba2      	ldr	r3, [pc, #648]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005a0c:	681a      	ldr	r2, [r3, #0]
 8005a0e:	4ba1      	ldr	r3, [pc, #644]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005a10:	49a1      	ldr	r1, [pc, #644]	@ (8005c98 <HAL_RCC_OscConfig+0x330>)
 8005a12:	400a      	ands	r2, r1
 8005a14:	601a      	str	r2, [r3, #0]
 8005a16:	4b9f      	ldr	r3, [pc, #636]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005a18:	681a      	ldr	r2, [r3, #0]
 8005a1a:	4b9e      	ldr	r3, [pc, #632]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005a1c:	499f      	ldr	r1, [pc, #636]	@ (8005c9c <HAL_RCC_OscConfig+0x334>)
 8005a1e:	400a      	ands	r2, r1
 8005a20:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d014      	beq.n	8005a54 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a2a:	f7fe fc03 	bl	8004234 <HAL_GetTick>
 8005a2e:	0003      	movs	r3, r0
 8005a30:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a32:	e008      	b.n	8005a46 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a34:	f7fe fbfe 	bl	8004234 <HAL_GetTick>
 8005a38:	0002      	movs	r2, r0
 8005a3a:	693b      	ldr	r3, [r7, #16]
 8005a3c:	1ad3      	subs	r3, r2, r3
 8005a3e:	2b64      	cmp	r3, #100	@ 0x64
 8005a40:	d901      	bls.n	8005a46 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	e298      	b.n	8005f78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a46:	4b93      	ldr	r3, [pc, #588]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005a48:	681a      	ldr	r2, [r3, #0]
 8005a4a:	2380      	movs	r3, #128	@ 0x80
 8005a4c:	029b      	lsls	r3, r3, #10
 8005a4e:	4013      	ands	r3, r2
 8005a50:	d0f0      	beq.n	8005a34 <HAL_RCC_OscConfig+0xcc>
 8005a52:	e015      	b.n	8005a80 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a54:	f7fe fbee 	bl	8004234 <HAL_GetTick>
 8005a58:	0003      	movs	r3, r0
 8005a5a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005a5c:	e008      	b.n	8005a70 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a5e:	f7fe fbe9 	bl	8004234 <HAL_GetTick>
 8005a62:	0002      	movs	r2, r0
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	1ad3      	subs	r3, r2, r3
 8005a68:	2b64      	cmp	r3, #100	@ 0x64
 8005a6a:	d901      	bls.n	8005a70 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005a6c:	2303      	movs	r3, #3
 8005a6e:	e283      	b.n	8005f78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005a70:	4b88      	ldr	r3, [pc, #544]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	2380      	movs	r3, #128	@ 0x80
 8005a76:	029b      	lsls	r3, r3, #10
 8005a78:	4013      	ands	r3, r2
 8005a7a:	d1f0      	bne.n	8005a5e <HAL_RCC_OscConfig+0xf6>
 8005a7c:	e000      	b.n	8005a80 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a7e:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	2202      	movs	r2, #2
 8005a86:	4013      	ands	r3, r2
 8005a88:	d100      	bne.n	8005a8c <HAL_RCC_OscConfig+0x124>
 8005a8a:	e099      	b.n	8005bc0 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a8c:	4b81      	ldr	r3, [pc, #516]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005a8e:	689b      	ldr	r3, [r3, #8]
 8005a90:	2238      	movs	r2, #56	@ 0x38
 8005a92:	4013      	ands	r3, r2
 8005a94:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005a96:	4b7f      	ldr	r3, [pc, #508]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005a98:	68db      	ldr	r3, [r3, #12]
 8005a9a:	2203      	movs	r2, #3
 8005a9c:	4013      	ands	r3, r2
 8005a9e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8005aa0:	69bb      	ldr	r3, [r7, #24]
 8005aa2:	2b10      	cmp	r3, #16
 8005aa4:	d102      	bne.n	8005aac <HAL_RCC_OscConfig+0x144>
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	2b02      	cmp	r3, #2
 8005aaa:	d002      	beq.n	8005ab2 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8005aac:	69bb      	ldr	r3, [r7, #24]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d135      	bne.n	8005b1e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005ab2:	4b78      	ldr	r3, [pc, #480]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005ab4:	681a      	ldr	r2, [r3, #0]
 8005ab6:	2380      	movs	r3, #128	@ 0x80
 8005ab8:	00db      	lsls	r3, r3, #3
 8005aba:	4013      	ands	r3, r2
 8005abc:	d005      	beq.n	8005aca <HAL_RCC_OscConfig+0x162>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	68db      	ldr	r3, [r3, #12]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d101      	bne.n	8005aca <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	e256      	b.n	8005f78 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005aca:	4b72      	ldr	r3, [pc, #456]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	4a74      	ldr	r2, [pc, #464]	@ (8005ca0 <HAL_RCC_OscConfig+0x338>)
 8005ad0:	4013      	ands	r3, r2
 8005ad2:	0019      	movs	r1, r3
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	695b      	ldr	r3, [r3, #20]
 8005ad8:	021a      	lsls	r2, r3, #8
 8005ada:	4b6e      	ldr	r3, [pc, #440]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005adc:	430a      	orrs	r2, r1
 8005ade:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005ae0:	69bb      	ldr	r3, [r7, #24]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d112      	bne.n	8005b0c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005ae6:	4b6b      	ldr	r3, [pc, #428]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4a6e      	ldr	r2, [pc, #440]	@ (8005ca4 <HAL_RCC_OscConfig+0x33c>)
 8005aec:	4013      	ands	r3, r2
 8005aee:	0019      	movs	r1, r3
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	691a      	ldr	r2, [r3, #16]
 8005af4:	4b67      	ldr	r3, [pc, #412]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005af6:	430a      	orrs	r2, r1
 8005af8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8005afa:	4b66      	ldr	r3, [pc, #408]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	0adb      	lsrs	r3, r3, #11
 8005b00:	2207      	movs	r2, #7
 8005b02:	4013      	ands	r3, r2
 8005b04:	4a68      	ldr	r2, [pc, #416]	@ (8005ca8 <HAL_RCC_OscConfig+0x340>)
 8005b06:	40da      	lsrs	r2, r3
 8005b08:	4b68      	ldr	r3, [pc, #416]	@ (8005cac <HAL_RCC_OscConfig+0x344>)
 8005b0a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005b0c:	4b68      	ldr	r3, [pc, #416]	@ (8005cb0 <HAL_RCC_OscConfig+0x348>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	0018      	movs	r0, r3
 8005b12:	f7fe fb33 	bl	800417c <HAL_InitTick>
 8005b16:	1e03      	subs	r3, r0, #0
 8005b18:	d051      	beq.n	8005bbe <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	e22c      	b.n	8005f78 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	68db      	ldr	r3, [r3, #12]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d030      	beq.n	8005b88 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005b26:	4b5b      	ldr	r3, [pc, #364]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a5e      	ldr	r2, [pc, #376]	@ (8005ca4 <HAL_RCC_OscConfig+0x33c>)
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	0019      	movs	r1, r3
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	691a      	ldr	r2, [r3, #16]
 8005b34:	4b57      	ldr	r3, [pc, #348]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005b36:	430a      	orrs	r2, r1
 8005b38:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8005b3a:	4b56      	ldr	r3, [pc, #344]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005b3c:	681a      	ldr	r2, [r3, #0]
 8005b3e:	4b55      	ldr	r3, [pc, #340]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005b40:	2180      	movs	r1, #128	@ 0x80
 8005b42:	0049      	lsls	r1, r1, #1
 8005b44:	430a      	orrs	r2, r1
 8005b46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b48:	f7fe fb74 	bl	8004234 <HAL_GetTick>
 8005b4c:	0003      	movs	r3, r0
 8005b4e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b50:	e008      	b.n	8005b64 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b52:	f7fe fb6f 	bl	8004234 <HAL_GetTick>
 8005b56:	0002      	movs	r2, r0
 8005b58:	693b      	ldr	r3, [r7, #16]
 8005b5a:	1ad3      	subs	r3, r2, r3
 8005b5c:	2b02      	cmp	r3, #2
 8005b5e:	d901      	bls.n	8005b64 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8005b60:	2303      	movs	r3, #3
 8005b62:	e209      	b.n	8005f78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b64:	4b4b      	ldr	r3, [pc, #300]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	2380      	movs	r3, #128	@ 0x80
 8005b6a:	00db      	lsls	r3, r3, #3
 8005b6c:	4013      	ands	r3, r2
 8005b6e:	d0f0      	beq.n	8005b52 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b70:	4b48      	ldr	r3, [pc, #288]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	4a4a      	ldr	r2, [pc, #296]	@ (8005ca0 <HAL_RCC_OscConfig+0x338>)
 8005b76:	4013      	ands	r3, r2
 8005b78:	0019      	movs	r1, r3
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	695b      	ldr	r3, [r3, #20]
 8005b7e:	021a      	lsls	r2, r3, #8
 8005b80:	4b44      	ldr	r3, [pc, #272]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005b82:	430a      	orrs	r2, r1
 8005b84:	605a      	str	r2, [r3, #4]
 8005b86:	e01b      	b.n	8005bc0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8005b88:	4b42      	ldr	r3, [pc, #264]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	4b41      	ldr	r3, [pc, #260]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005b8e:	4949      	ldr	r1, [pc, #292]	@ (8005cb4 <HAL_RCC_OscConfig+0x34c>)
 8005b90:	400a      	ands	r2, r1
 8005b92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b94:	f7fe fb4e 	bl	8004234 <HAL_GetTick>
 8005b98:	0003      	movs	r3, r0
 8005b9a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005b9c:	e008      	b.n	8005bb0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b9e:	f7fe fb49 	bl	8004234 <HAL_GetTick>
 8005ba2:	0002      	movs	r2, r0
 8005ba4:	693b      	ldr	r3, [r7, #16]
 8005ba6:	1ad3      	subs	r3, r2, r3
 8005ba8:	2b02      	cmp	r3, #2
 8005baa:	d901      	bls.n	8005bb0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005bac:	2303      	movs	r3, #3
 8005bae:	e1e3      	b.n	8005f78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005bb0:	4b38      	ldr	r3, [pc, #224]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005bb2:	681a      	ldr	r2, [r3, #0]
 8005bb4:	2380      	movs	r3, #128	@ 0x80
 8005bb6:	00db      	lsls	r3, r3, #3
 8005bb8:	4013      	ands	r3, r2
 8005bba:	d1f0      	bne.n	8005b9e <HAL_RCC_OscConfig+0x236>
 8005bbc:	e000      	b.n	8005bc0 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005bbe:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	2208      	movs	r2, #8
 8005bc6:	4013      	ands	r3, r2
 8005bc8:	d047      	beq.n	8005c5a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005bca:	4b32      	ldr	r3, [pc, #200]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005bcc:	689b      	ldr	r3, [r3, #8]
 8005bce:	2238      	movs	r2, #56	@ 0x38
 8005bd0:	4013      	ands	r3, r2
 8005bd2:	2b18      	cmp	r3, #24
 8005bd4:	d10a      	bne.n	8005bec <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8005bd6:	4b2f      	ldr	r3, [pc, #188]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005bd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bda:	2202      	movs	r2, #2
 8005bdc:	4013      	ands	r3, r2
 8005bde:	d03c      	beq.n	8005c5a <HAL_RCC_OscConfig+0x2f2>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	699b      	ldr	r3, [r3, #24]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d138      	bne.n	8005c5a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8005be8:	2301      	movs	r3, #1
 8005bea:	e1c5      	b.n	8005f78 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	699b      	ldr	r3, [r3, #24]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d019      	beq.n	8005c28 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8005bf4:	4b27      	ldr	r3, [pc, #156]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005bf6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005bf8:	4b26      	ldr	r3, [pc, #152]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005bfa:	2101      	movs	r1, #1
 8005bfc:	430a      	orrs	r2, r1
 8005bfe:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c00:	f7fe fb18 	bl	8004234 <HAL_GetTick>
 8005c04:	0003      	movs	r3, r0
 8005c06:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005c08:	e008      	b.n	8005c1c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c0a:	f7fe fb13 	bl	8004234 <HAL_GetTick>
 8005c0e:	0002      	movs	r2, r0
 8005c10:	693b      	ldr	r3, [r7, #16]
 8005c12:	1ad3      	subs	r3, r2, r3
 8005c14:	2b02      	cmp	r3, #2
 8005c16:	d901      	bls.n	8005c1c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8005c18:	2303      	movs	r3, #3
 8005c1a:	e1ad      	b.n	8005f78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005c1c:	4b1d      	ldr	r3, [pc, #116]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005c1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c20:	2202      	movs	r2, #2
 8005c22:	4013      	ands	r3, r2
 8005c24:	d0f1      	beq.n	8005c0a <HAL_RCC_OscConfig+0x2a2>
 8005c26:	e018      	b.n	8005c5a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8005c28:	4b1a      	ldr	r3, [pc, #104]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005c2a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005c2c:	4b19      	ldr	r3, [pc, #100]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005c2e:	2101      	movs	r1, #1
 8005c30:	438a      	bics	r2, r1
 8005c32:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c34:	f7fe fafe 	bl	8004234 <HAL_GetTick>
 8005c38:	0003      	movs	r3, r0
 8005c3a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005c3c:	e008      	b.n	8005c50 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c3e:	f7fe faf9 	bl	8004234 <HAL_GetTick>
 8005c42:	0002      	movs	r2, r0
 8005c44:	693b      	ldr	r3, [r7, #16]
 8005c46:	1ad3      	subs	r3, r2, r3
 8005c48:	2b02      	cmp	r3, #2
 8005c4a:	d901      	bls.n	8005c50 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8005c4c:	2303      	movs	r3, #3
 8005c4e:	e193      	b.n	8005f78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005c50:	4b10      	ldr	r3, [pc, #64]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005c52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c54:	2202      	movs	r2, #2
 8005c56:	4013      	ands	r3, r2
 8005c58:	d1f1      	bne.n	8005c3e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	2204      	movs	r2, #4
 8005c60:	4013      	ands	r3, r2
 8005c62:	d100      	bne.n	8005c66 <HAL_RCC_OscConfig+0x2fe>
 8005c64:	e0c6      	b.n	8005df4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c66:	231f      	movs	r3, #31
 8005c68:	18fb      	adds	r3, r7, r3
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005c6e:	4b09      	ldr	r3, [pc, #36]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	2238      	movs	r2, #56	@ 0x38
 8005c74:	4013      	ands	r3, r2
 8005c76:	2b20      	cmp	r3, #32
 8005c78:	d11e      	bne.n	8005cb8 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8005c7a:	4b06      	ldr	r3, [pc, #24]	@ (8005c94 <HAL_RCC_OscConfig+0x32c>)
 8005c7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c7e:	2202      	movs	r2, #2
 8005c80:	4013      	ands	r3, r2
 8005c82:	d100      	bne.n	8005c86 <HAL_RCC_OscConfig+0x31e>
 8005c84:	e0b6      	b.n	8005df4 <HAL_RCC_OscConfig+0x48c>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	689b      	ldr	r3, [r3, #8]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d000      	beq.n	8005c90 <HAL_RCC_OscConfig+0x328>
 8005c8e:	e0b1      	b.n	8005df4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8005c90:	2301      	movs	r3, #1
 8005c92:	e171      	b.n	8005f78 <HAL_RCC_OscConfig+0x610>
 8005c94:	40021000 	.word	0x40021000
 8005c98:	fffeffff 	.word	0xfffeffff
 8005c9c:	fffbffff 	.word	0xfffbffff
 8005ca0:	ffff80ff 	.word	0xffff80ff
 8005ca4:	ffffc7ff 	.word	0xffffc7ff
 8005ca8:	00f42400 	.word	0x00f42400
 8005cac:	20000000 	.word	0x20000000
 8005cb0:	20000004 	.word	0x20000004
 8005cb4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005cb8:	4bb1      	ldr	r3, [pc, #708]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005cba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005cbc:	2380      	movs	r3, #128	@ 0x80
 8005cbe:	055b      	lsls	r3, r3, #21
 8005cc0:	4013      	ands	r3, r2
 8005cc2:	d101      	bne.n	8005cc8 <HAL_RCC_OscConfig+0x360>
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	e000      	b.n	8005cca <HAL_RCC_OscConfig+0x362>
 8005cc8:	2300      	movs	r3, #0
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d011      	beq.n	8005cf2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8005cce:	4bac      	ldr	r3, [pc, #688]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005cd0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005cd2:	4bab      	ldr	r3, [pc, #684]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005cd4:	2180      	movs	r1, #128	@ 0x80
 8005cd6:	0549      	lsls	r1, r1, #21
 8005cd8:	430a      	orrs	r2, r1
 8005cda:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005cdc:	4ba8      	ldr	r3, [pc, #672]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005cde:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005ce0:	2380      	movs	r3, #128	@ 0x80
 8005ce2:	055b      	lsls	r3, r3, #21
 8005ce4:	4013      	ands	r3, r2
 8005ce6:	60fb      	str	r3, [r7, #12]
 8005ce8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8005cea:	231f      	movs	r3, #31
 8005cec:	18fb      	adds	r3, r7, r3
 8005cee:	2201      	movs	r2, #1
 8005cf0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005cf2:	4ba4      	ldr	r3, [pc, #656]	@ (8005f84 <HAL_RCC_OscConfig+0x61c>)
 8005cf4:	681a      	ldr	r2, [r3, #0]
 8005cf6:	2380      	movs	r3, #128	@ 0x80
 8005cf8:	005b      	lsls	r3, r3, #1
 8005cfa:	4013      	ands	r3, r2
 8005cfc:	d11a      	bne.n	8005d34 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005cfe:	4ba1      	ldr	r3, [pc, #644]	@ (8005f84 <HAL_RCC_OscConfig+0x61c>)
 8005d00:	681a      	ldr	r2, [r3, #0]
 8005d02:	4ba0      	ldr	r3, [pc, #640]	@ (8005f84 <HAL_RCC_OscConfig+0x61c>)
 8005d04:	2180      	movs	r1, #128	@ 0x80
 8005d06:	0049      	lsls	r1, r1, #1
 8005d08:	430a      	orrs	r2, r1
 8005d0a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8005d0c:	f7fe fa92 	bl	8004234 <HAL_GetTick>
 8005d10:	0003      	movs	r3, r0
 8005d12:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d14:	e008      	b.n	8005d28 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d16:	f7fe fa8d 	bl	8004234 <HAL_GetTick>
 8005d1a:	0002      	movs	r2, r0
 8005d1c:	693b      	ldr	r3, [r7, #16]
 8005d1e:	1ad3      	subs	r3, r2, r3
 8005d20:	2b02      	cmp	r3, #2
 8005d22:	d901      	bls.n	8005d28 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8005d24:	2303      	movs	r3, #3
 8005d26:	e127      	b.n	8005f78 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d28:	4b96      	ldr	r3, [pc, #600]	@ (8005f84 <HAL_RCC_OscConfig+0x61c>)
 8005d2a:	681a      	ldr	r2, [r3, #0]
 8005d2c:	2380      	movs	r3, #128	@ 0x80
 8005d2e:	005b      	lsls	r3, r3, #1
 8005d30:	4013      	ands	r3, r2
 8005d32:	d0f0      	beq.n	8005d16 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	d106      	bne.n	8005d4a <HAL_RCC_OscConfig+0x3e2>
 8005d3c:	4b90      	ldr	r3, [pc, #576]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005d3e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005d40:	4b8f      	ldr	r3, [pc, #572]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005d42:	2101      	movs	r1, #1
 8005d44:	430a      	orrs	r2, r1
 8005d46:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005d48:	e01c      	b.n	8005d84 <HAL_RCC_OscConfig+0x41c>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	2b05      	cmp	r3, #5
 8005d50:	d10c      	bne.n	8005d6c <HAL_RCC_OscConfig+0x404>
 8005d52:	4b8b      	ldr	r3, [pc, #556]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005d54:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005d56:	4b8a      	ldr	r3, [pc, #552]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005d58:	2104      	movs	r1, #4
 8005d5a:	430a      	orrs	r2, r1
 8005d5c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005d5e:	4b88      	ldr	r3, [pc, #544]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005d60:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005d62:	4b87      	ldr	r3, [pc, #540]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005d64:	2101      	movs	r1, #1
 8005d66:	430a      	orrs	r2, r1
 8005d68:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005d6a:	e00b      	b.n	8005d84 <HAL_RCC_OscConfig+0x41c>
 8005d6c:	4b84      	ldr	r3, [pc, #528]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005d6e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005d70:	4b83      	ldr	r3, [pc, #524]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005d72:	2101      	movs	r1, #1
 8005d74:	438a      	bics	r2, r1
 8005d76:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005d78:	4b81      	ldr	r3, [pc, #516]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005d7a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005d7c:	4b80      	ldr	r3, [pc, #512]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005d7e:	2104      	movs	r1, #4
 8005d80:	438a      	bics	r2, r1
 8005d82:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	689b      	ldr	r3, [r3, #8]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d014      	beq.n	8005db6 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d8c:	f7fe fa52 	bl	8004234 <HAL_GetTick>
 8005d90:	0003      	movs	r3, r0
 8005d92:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d94:	e009      	b.n	8005daa <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d96:	f7fe fa4d 	bl	8004234 <HAL_GetTick>
 8005d9a:	0002      	movs	r2, r0
 8005d9c:	693b      	ldr	r3, [r7, #16]
 8005d9e:	1ad3      	subs	r3, r2, r3
 8005da0:	4a79      	ldr	r2, [pc, #484]	@ (8005f88 <HAL_RCC_OscConfig+0x620>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d901      	bls.n	8005daa <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8005da6:	2303      	movs	r3, #3
 8005da8:	e0e6      	b.n	8005f78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005daa:	4b75      	ldr	r3, [pc, #468]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005dac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005dae:	2202      	movs	r2, #2
 8005db0:	4013      	ands	r3, r2
 8005db2:	d0f0      	beq.n	8005d96 <HAL_RCC_OscConfig+0x42e>
 8005db4:	e013      	b.n	8005dde <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005db6:	f7fe fa3d 	bl	8004234 <HAL_GetTick>
 8005dba:	0003      	movs	r3, r0
 8005dbc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005dbe:	e009      	b.n	8005dd4 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dc0:	f7fe fa38 	bl	8004234 <HAL_GetTick>
 8005dc4:	0002      	movs	r2, r0
 8005dc6:	693b      	ldr	r3, [r7, #16]
 8005dc8:	1ad3      	subs	r3, r2, r3
 8005dca:	4a6f      	ldr	r2, [pc, #444]	@ (8005f88 <HAL_RCC_OscConfig+0x620>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d901      	bls.n	8005dd4 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8005dd0:	2303      	movs	r3, #3
 8005dd2:	e0d1      	b.n	8005f78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005dd4:	4b6a      	ldr	r3, [pc, #424]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005dd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005dd8:	2202      	movs	r2, #2
 8005dda:	4013      	ands	r3, r2
 8005ddc:	d1f0      	bne.n	8005dc0 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005dde:	231f      	movs	r3, #31
 8005de0:	18fb      	adds	r3, r7, r3
 8005de2:	781b      	ldrb	r3, [r3, #0]
 8005de4:	2b01      	cmp	r3, #1
 8005de6:	d105      	bne.n	8005df4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005de8:	4b65      	ldr	r3, [pc, #404]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005dea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005dec:	4b64      	ldr	r3, [pc, #400]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005dee:	4967      	ldr	r1, [pc, #412]	@ (8005f8c <HAL_RCC_OscConfig+0x624>)
 8005df0:	400a      	ands	r2, r1
 8005df2:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	69db      	ldr	r3, [r3, #28]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d100      	bne.n	8005dfe <HAL_RCC_OscConfig+0x496>
 8005dfc:	e0bb      	b.n	8005f76 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005dfe:	4b60      	ldr	r3, [pc, #384]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005e00:	689b      	ldr	r3, [r3, #8]
 8005e02:	2238      	movs	r2, #56	@ 0x38
 8005e04:	4013      	ands	r3, r2
 8005e06:	2b10      	cmp	r3, #16
 8005e08:	d100      	bne.n	8005e0c <HAL_RCC_OscConfig+0x4a4>
 8005e0a:	e07b      	b.n	8005f04 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	69db      	ldr	r3, [r3, #28]
 8005e10:	2b02      	cmp	r3, #2
 8005e12:	d156      	bne.n	8005ec2 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e14:	4b5a      	ldr	r3, [pc, #360]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005e16:	681a      	ldr	r2, [r3, #0]
 8005e18:	4b59      	ldr	r3, [pc, #356]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005e1a:	495d      	ldr	r1, [pc, #372]	@ (8005f90 <HAL_RCC_OscConfig+0x628>)
 8005e1c:	400a      	ands	r2, r1
 8005e1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e20:	f7fe fa08 	bl	8004234 <HAL_GetTick>
 8005e24:	0003      	movs	r3, r0
 8005e26:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e28:	e008      	b.n	8005e3c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e2a:	f7fe fa03 	bl	8004234 <HAL_GetTick>
 8005e2e:	0002      	movs	r2, r0
 8005e30:	693b      	ldr	r3, [r7, #16]
 8005e32:	1ad3      	subs	r3, r2, r3
 8005e34:	2b02      	cmp	r3, #2
 8005e36:	d901      	bls.n	8005e3c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8005e38:	2303      	movs	r3, #3
 8005e3a:	e09d      	b.n	8005f78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e3c:	4b50      	ldr	r3, [pc, #320]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	2380      	movs	r3, #128	@ 0x80
 8005e42:	049b      	lsls	r3, r3, #18
 8005e44:	4013      	ands	r3, r2
 8005e46:	d1f0      	bne.n	8005e2a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005e48:	4b4d      	ldr	r3, [pc, #308]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005e4a:	68db      	ldr	r3, [r3, #12]
 8005e4c:	4a51      	ldr	r2, [pc, #324]	@ (8005f94 <HAL_RCC_OscConfig+0x62c>)
 8005e4e:	4013      	ands	r3, r2
 8005e50:	0019      	movs	r1, r3
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6a1a      	ldr	r2, [r3, #32]
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e5a:	431a      	orrs	r2, r3
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e60:	021b      	lsls	r3, r3, #8
 8005e62:	431a      	orrs	r2, r3
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e68:	431a      	orrs	r2, r3
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e6e:	431a      	orrs	r2, r3
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e74:	431a      	orrs	r2, r3
 8005e76:	4b42      	ldr	r3, [pc, #264]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005e78:	430a      	orrs	r2, r1
 8005e7a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e7c:	4b40      	ldr	r3, [pc, #256]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005e7e:	681a      	ldr	r2, [r3, #0]
 8005e80:	4b3f      	ldr	r3, [pc, #252]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005e82:	2180      	movs	r1, #128	@ 0x80
 8005e84:	0449      	lsls	r1, r1, #17
 8005e86:	430a      	orrs	r2, r1
 8005e88:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8005e8a:	4b3d      	ldr	r3, [pc, #244]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005e8c:	68da      	ldr	r2, [r3, #12]
 8005e8e:	4b3c      	ldr	r3, [pc, #240]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005e90:	2180      	movs	r1, #128	@ 0x80
 8005e92:	0549      	lsls	r1, r1, #21
 8005e94:	430a      	orrs	r2, r1
 8005e96:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e98:	f7fe f9cc 	bl	8004234 <HAL_GetTick>
 8005e9c:	0003      	movs	r3, r0
 8005e9e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ea0:	e008      	b.n	8005eb4 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ea2:	f7fe f9c7 	bl	8004234 <HAL_GetTick>
 8005ea6:	0002      	movs	r2, r0
 8005ea8:	693b      	ldr	r3, [r7, #16]
 8005eaa:	1ad3      	subs	r3, r2, r3
 8005eac:	2b02      	cmp	r3, #2
 8005eae:	d901      	bls.n	8005eb4 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8005eb0:	2303      	movs	r3, #3
 8005eb2:	e061      	b.n	8005f78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005eb4:	4b32      	ldr	r3, [pc, #200]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005eb6:	681a      	ldr	r2, [r3, #0]
 8005eb8:	2380      	movs	r3, #128	@ 0x80
 8005eba:	049b      	lsls	r3, r3, #18
 8005ebc:	4013      	ands	r3, r2
 8005ebe:	d0f0      	beq.n	8005ea2 <HAL_RCC_OscConfig+0x53a>
 8005ec0:	e059      	b.n	8005f76 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ec2:	4b2f      	ldr	r3, [pc, #188]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	4b2e      	ldr	r3, [pc, #184]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005ec8:	4931      	ldr	r1, [pc, #196]	@ (8005f90 <HAL_RCC_OscConfig+0x628>)
 8005eca:	400a      	ands	r2, r1
 8005ecc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ece:	f7fe f9b1 	bl	8004234 <HAL_GetTick>
 8005ed2:	0003      	movs	r3, r0
 8005ed4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ed6:	e008      	b.n	8005eea <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ed8:	f7fe f9ac 	bl	8004234 <HAL_GetTick>
 8005edc:	0002      	movs	r2, r0
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	2b02      	cmp	r3, #2
 8005ee4:	d901      	bls.n	8005eea <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	e046      	b.n	8005f78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005eea:	4b25      	ldr	r3, [pc, #148]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	2380      	movs	r3, #128	@ 0x80
 8005ef0:	049b      	lsls	r3, r3, #18
 8005ef2:	4013      	ands	r3, r2
 8005ef4:	d1f0      	bne.n	8005ed8 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8005ef6:	4b22      	ldr	r3, [pc, #136]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005ef8:	68da      	ldr	r2, [r3, #12]
 8005efa:	4b21      	ldr	r3, [pc, #132]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005efc:	4926      	ldr	r1, [pc, #152]	@ (8005f98 <HAL_RCC_OscConfig+0x630>)
 8005efe:	400a      	ands	r2, r1
 8005f00:	60da      	str	r2, [r3, #12]
 8005f02:	e038      	b.n	8005f76 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	69db      	ldr	r3, [r3, #28]
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d101      	bne.n	8005f10 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	e033      	b.n	8005f78 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8005f10:	4b1b      	ldr	r3, [pc, #108]	@ (8005f80 <HAL_RCC_OscConfig+0x618>)
 8005f12:	68db      	ldr	r3, [r3, #12]
 8005f14:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	2203      	movs	r2, #3
 8005f1a:	401a      	ands	r2, r3
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6a1b      	ldr	r3, [r3, #32]
 8005f20:	429a      	cmp	r2, r3
 8005f22:	d126      	bne.n	8005f72 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005f24:	697b      	ldr	r3, [r7, #20]
 8005f26:	2270      	movs	r2, #112	@ 0x70
 8005f28:	401a      	ands	r2, r3
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f2e:	429a      	cmp	r2, r3
 8005f30:	d11f      	bne.n	8005f72 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005f32:	697a      	ldr	r2, [r7, #20]
 8005f34:	23fe      	movs	r3, #254	@ 0xfe
 8005f36:	01db      	lsls	r3, r3, #7
 8005f38:	401a      	ands	r2, r3
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f3e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005f40:	429a      	cmp	r2, r3
 8005f42:	d116      	bne.n	8005f72 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005f44:	697a      	ldr	r2, [r7, #20]
 8005f46:	23f8      	movs	r3, #248	@ 0xf8
 8005f48:	039b      	lsls	r3, r3, #14
 8005f4a:	401a      	ands	r2, r3
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005f50:	429a      	cmp	r2, r3
 8005f52:	d10e      	bne.n	8005f72 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005f54:	697a      	ldr	r2, [r7, #20]
 8005f56:	23e0      	movs	r3, #224	@ 0xe0
 8005f58:	051b      	lsls	r3, r3, #20
 8005f5a:	401a      	ands	r2, r3
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005f60:	429a      	cmp	r2, r3
 8005f62:	d106      	bne.n	8005f72 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005f64:	697b      	ldr	r3, [r7, #20]
 8005f66:	0f5b      	lsrs	r3, r3, #29
 8005f68:	075a      	lsls	r2, r3, #29
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005f6e:	429a      	cmp	r2, r3
 8005f70:	d001      	beq.n	8005f76 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	e000      	b.n	8005f78 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8005f76:	2300      	movs	r3, #0
}
 8005f78:	0018      	movs	r0, r3
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	b008      	add	sp, #32
 8005f7e:	bd80      	pop	{r7, pc}
 8005f80:	40021000 	.word	0x40021000
 8005f84:	40007000 	.word	0x40007000
 8005f88:	00001388 	.word	0x00001388
 8005f8c:	efffffff 	.word	0xefffffff
 8005f90:	feffffff 	.word	0xfeffffff
 8005f94:	11c1808c 	.word	0x11c1808c
 8005f98:	eefefffc 	.word	0xeefefffc

08005f9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b084      	sub	sp, #16
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
 8005fa4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d101      	bne.n	8005fb0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005fac:	2301      	movs	r3, #1
 8005fae:	e0e9      	b.n	8006184 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005fb0:	4b76      	ldr	r3, [pc, #472]	@ (800618c <HAL_RCC_ClockConfig+0x1f0>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	2207      	movs	r2, #7
 8005fb6:	4013      	ands	r3, r2
 8005fb8:	683a      	ldr	r2, [r7, #0]
 8005fba:	429a      	cmp	r2, r3
 8005fbc:	d91e      	bls.n	8005ffc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fbe:	4b73      	ldr	r3, [pc, #460]	@ (800618c <HAL_RCC_ClockConfig+0x1f0>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	2207      	movs	r2, #7
 8005fc4:	4393      	bics	r3, r2
 8005fc6:	0019      	movs	r1, r3
 8005fc8:	4b70      	ldr	r3, [pc, #448]	@ (800618c <HAL_RCC_ClockConfig+0x1f0>)
 8005fca:	683a      	ldr	r2, [r7, #0]
 8005fcc:	430a      	orrs	r2, r1
 8005fce:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005fd0:	f7fe f930 	bl	8004234 <HAL_GetTick>
 8005fd4:	0003      	movs	r3, r0
 8005fd6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005fd8:	e009      	b.n	8005fee <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fda:	f7fe f92b 	bl	8004234 <HAL_GetTick>
 8005fde:	0002      	movs	r2, r0
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	1ad3      	subs	r3, r2, r3
 8005fe4:	4a6a      	ldr	r2, [pc, #424]	@ (8006190 <HAL_RCC_ClockConfig+0x1f4>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d901      	bls.n	8005fee <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005fea:	2303      	movs	r3, #3
 8005fec:	e0ca      	b.n	8006184 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005fee:	4b67      	ldr	r3, [pc, #412]	@ (800618c <HAL_RCC_ClockConfig+0x1f0>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	2207      	movs	r2, #7
 8005ff4:	4013      	ands	r3, r2
 8005ff6:	683a      	ldr	r2, [r7, #0]
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d1ee      	bne.n	8005fda <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	2202      	movs	r2, #2
 8006002:	4013      	ands	r3, r2
 8006004:	d015      	beq.n	8006032 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	2204      	movs	r2, #4
 800600c:	4013      	ands	r3, r2
 800600e:	d006      	beq.n	800601e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8006010:	4b60      	ldr	r3, [pc, #384]	@ (8006194 <HAL_RCC_ClockConfig+0x1f8>)
 8006012:	689a      	ldr	r2, [r3, #8]
 8006014:	4b5f      	ldr	r3, [pc, #380]	@ (8006194 <HAL_RCC_ClockConfig+0x1f8>)
 8006016:	21e0      	movs	r1, #224	@ 0xe0
 8006018:	01c9      	lsls	r1, r1, #7
 800601a:	430a      	orrs	r2, r1
 800601c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800601e:	4b5d      	ldr	r3, [pc, #372]	@ (8006194 <HAL_RCC_ClockConfig+0x1f8>)
 8006020:	689b      	ldr	r3, [r3, #8]
 8006022:	4a5d      	ldr	r2, [pc, #372]	@ (8006198 <HAL_RCC_ClockConfig+0x1fc>)
 8006024:	4013      	ands	r3, r2
 8006026:	0019      	movs	r1, r3
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	689a      	ldr	r2, [r3, #8]
 800602c:	4b59      	ldr	r3, [pc, #356]	@ (8006194 <HAL_RCC_ClockConfig+0x1f8>)
 800602e:	430a      	orrs	r2, r1
 8006030:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	2201      	movs	r2, #1
 8006038:	4013      	ands	r3, r2
 800603a:	d057      	beq.n	80060ec <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	2b01      	cmp	r3, #1
 8006042:	d107      	bne.n	8006054 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006044:	4b53      	ldr	r3, [pc, #332]	@ (8006194 <HAL_RCC_ClockConfig+0x1f8>)
 8006046:	681a      	ldr	r2, [r3, #0]
 8006048:	2380      	movs	r3, #128	@ 0x80
 800604a:	029b      	lsls	r3, r3, #10
 800604c:	4013      	ands	r3, r2
 800604e:	d12b      	bne.n	80060a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006050:	2301      	movs	r3, #1
 8006052:	e097      	b.n	8006184 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	2b02      	cmp	r3, #2
 800605a:	d107      	bne.n	800606c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800605c:	4b4d      	ldr	r3, [pc, #308]	@ (8006194 <HAL_RCC_ClockConfig+0x1f8>)
 800605e:	681a      	ldr	r2, [r3, #0]
 8006060:	2380      	movs	r3, #128	@ 0x80
 8006062:	049b      	lsls	r3, r3, #18
 8006064:	4013      	ands	r3, r2
 8006066:	d11f      	bne.n	80060a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006068:	2301      	movs	r3, #1
 800606a:	e08b      	b.n	8006184 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d107      	bne.n	8006084 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006074:	4b47      	ldr	r3, [pc, #284]	@ (8006194 <HAL_RCC_ClockConfig+0x1f8>)
 8006076:	681a      	ldr	r2, [r3, #0]
 8006078:	2380      	movs	r3, #128	@ 0x80
 800607a:	00db      	lsls	r3, r3, #3
 800607c:	4013      	ands	r3, r2
 800607e:	d113      	bne.n	80060a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006080:	2301      	movs	r3, #1
 8006082:	e07f      	b.n	8006184 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	2b03      	cmp	r3, #3
 800608a:	d106      	bne.n	800609a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800608c:	4b41      	ldr	r3, [pc, #260]	@ (8006194 <HAL_RCC_ClockConfig+0x1f8>)
 800608e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006090:	2202      	movs	r2, #2
 8006092:	4013      	ands	r3, r2
 8006094:	d108      	bne.n	80060a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006096:	2301      	movs	r3, #1
 8006098:	e074      	b.n	8006184 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800609a:	4b3e      	ldr	r3, [pc, #248]	@ (8006194 <HAL_RCC_ClockConfig+0x1f8>)
 800609c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800609e:	2202      	movs	r2, #2
 80060a0:	4013      	ands	r3, r2
 80060a2:	d101      	bne.n	80060a8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80060a4:	2301      	movs	r3, #1
 80060a6:	e06d      	b.n	8006184 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80060a8:	4b3a      	ldr	r3, [pc, #232]	@ (8006194 <HAL_RCC_ClockConfig+0x1f8>)
 80060aa:	689b      	ldr	r3, [r3, #8]
 80060ac:	2207      	movs	r2, #7
 80060ae:	4393      	bics	r3, r2
 80060b0:	0019      	movs	r1, r3
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	685a      	ldr	r2, [r3, #4]
 80060b6:	4b37      	ldr	r3, [pc, #220]	@ (8006194 <HAL_RCC_ClockConfig+0x1f8>)
 80060b8:	430a      	orrs	r2, r1
 80060ba:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80060bc:	f7fe f8ba 	bl	8004234 <HAL_GetTick>
 80060c0:	0003      	movs	r3, r0
 80060c2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060c4:	e009      	b.n	80060da <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80060c6:	f7fe f8b5 	bl	8004234 <HAL_GetTick>
 80060ca:	0002      	movs	r2, r0
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	1ad3      	subs	r3, r2, r3
 80060d0:	4a2f      	ldr	r2, [pc, #188]	@ (8006190 <HAL_RCC_ClockConfig+0x1f4>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d901      	bls.n	80060da <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80060d6:	2303      	movs	r3, #3
 80060d8:	e054      	b.n	8006184 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060da:	4b2e      	ldr	r3, [pc, #184]	@ (8006194 <HAL_RCC_ClockConfig+0x1f8>)
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	2238      	movs	r2, #56	@ 0x38
 80060e0:	401a      	ands	r2, r3
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	00db      	lsls	r3, r3, #3
 80060e8:	429a      	cmp	r2, r3
 80060ea:	d1ec      	bne.n	80060c6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80060ec:	4b27      	ldr	r3, [pc, #156]	@ (800618c <HAL_RCC_ClockConfig+0x1f0>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	2207      	movs	r2, #7
 80060f2:	4013      	ands	r3, r2
 80060f4:	683a      	ldr	r2, [r7, #0]
 80060f6:	429a      	cmp	r2, r3
 80060f8:	d21e      	bcs.n	8006138 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060fa:	4b24      	ldr	r3, [pc, #144]	@ (800618c <HAL_RCC_ClockConfig+0x1f0>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	2207      	movs	r2, #7
 8006100:	4393      	bics	r3, r2
 8006102:	0019      	movs	r1, r3
 8006104:	4b21      	ldr	r3, [pc, #132]	@ (800618c <HAL_RCC_ClockConfig+0x1f0>)
 8006106:	683a      	ldr	r2, [r7, #0]
 8006108:	430a      	orrs	r2, r1
 800610a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800610c:	f7fe f892 	bl	8004234 <HAL_GetTick>
 8006110:	0003      	movs	r3, r0
 8006112:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006114:	e009      	b.n	800612a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006116:	f7fe f88d 	bl	8004234 <HAL_GetTick>
 800611a:	0002      	movs	r2, r0
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	1ad3      	subs	r3, r2, r3
 8006120:	4a1b      	ldr	r2, [pc, #108]	@ (8006190 <HAL_RCC_ClockConfig+0x1f4>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d901      	bls.n	800612a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8006126:	2303      	movs	r3, #3
 8006128:	e02c      	b.n	8006184 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800612a:	4b18      	ldr	r3, [pc, #96]	@ (800618c <HAL_RCC_ClockConfig+0x1f0>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	2207      	movs	r2, #7
 8006130:	4013      	ands	r3, r2
 8006132:	683a      	ldr	r2, [r7, #0]
 8006134:	429a      	cmp	r2, r3
 8006136:	d1ee      	bne.n	8006116 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	2204      	movs	r2, #4
 800613e:	4013      	ands	r3, r2
 8006140:	d009      	beq.n	8006156 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8006142:	4b14      	ldr	r3, [pc, #80]	@ (8006194 <HAL_RCC_ClockConfig+0x1f8>)
 8006144:	689b      	ldr	r3, [r3, #8]
 8006146:	4a15      	ldr	r2, [pc, #84]	@ (800619c <HAL_RCC_ClockConfig+0x200>)
 8006148:	4013      	ands	r3, r2
 800614a:	0019      	movs	r1, r3
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	68da      	ldr	r2, [r3, #12]
 8006150:	4b10      	ldr	r3, [pc, #64]	@ (8006194 <HAL_RCC_ClockConfig+0x1f8>)
 8006152:	430a      	orrs	r2, r1
 8006154:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8006156:	f000 f829 	bl	80061ac <HAL_RCC_GetSysClockFreq>
 800615a:	0001      	movs	r1, r0
 800615c:	4b0d      	ldr	r3, [pc, #52]	@ (8006194 <HAL_RCC_ClockConfig+0x1f8>)
 800615e:	689b      	ldr	r3, [r3, #8]
 8006160:	0a1b      	lsrs	r3, r3, #8
 8006162:	220f      	movs	r2, #15
 8006164:	401a      	ands	r2, r3
 8006166:	4b0e      	ldr	r3, [pc, #56]	@ (80061a0 <HAL_RCC_ClockConfig+0x204>)
 8006168:	0092      	lsls	r2, r2, #2
 800616a:	58d3      	ldr	r3, [r2, r3]
 800616c:	221f      	movs	r2, #31
 800616e:	4013      	ands	r3, r2
 8006170:	000a      	movs	r2, r1
 8006172:	40da      	lsrs	r2, r3
 8006174:	4b0b      	ldr	r3, [pc, #44]	@ (80061a4 <HAL_RCC_ClockConfig+0x208>)
 8006176:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006178:	4b0b      	ldr	r3, [pc, #44]	@ (80061a8 <HAL_RCC_ClockConfig+0x20c>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	0018      	movs	r0, r3
 800617e:	f7fd fffd 	bl	800417c <HAL_InitTick>
 8006182:	0003      	movs	r3, r0
}
 8006184:	0018      	movs	r0, r3
 8006186:	46bd      	mov	sp, r7
 8006188:	b004      	add	sp, #16
 800618a:	bd80      	pop	{r7, pc}
 800618c:	40022000 	.word	0x40022000
 8006190:	00001388 	.word	0x00001388
 8006194:	40021000 	.word	0x40021000
 8006198:	fffff0ff 	.word	0xfffff0ff
 800619c:	ffff8fff 	.word	0xffff8fff
 80061a0:	08008f38 	.word	0x08008f38
 80061a4:	20000000 	.word	0x20000000
 80061a8:	20000004 	.word	0x20000004

080061ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b086      	sub	sp, #24
 80061b0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80061b2:	4b3c      	ldr	r3, [pc, #240]	@ (80062a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80061b4:	689b      	ldr	r3, [r3, #8]
 80061b6:	2238      	movs	r2, #56	@ 0x38
 80061b8:	4013      	ands	r3, r2
 80061ba:	d10f      	bne.n	80061dc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80061bc:	4b39      	ldr	r3, [pc, #228]	@ (80062a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	0adb      	lsrs	r3, r3, #11
 80061c2:	2207      	movs	r2, #7
 80061c4:	4013      	ands	r3, r2
 80061c6:	2201      	movs	r2, #1
 80061c8:	409a      	lsls	r2, r3
 80061ca:	0013      	movs	r3, r2
 80061cc:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80061ce:	6839      	ldr	r1, [r7, #0]
 80061d0:	4835      	ldr	r0, [pc, #212]	@ (80062a8 <HAL_RCC_GetSysClockFreq+0xfc>)
 80061d2:	f7f9 ff97 	bl	8000104 <__udivsi3>
 80061d6:	0003      	movs	r3, r0
 80061d8:	613b      	str	r3, [r7, #16]
 80061da:	e05d      	b.n	8006298 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80061dc:	4b31      	ldr	r3, [pc, #196]	@ (80062a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80061de:	689b      	ldr	r3, [r3, #8]
 80061e0:	2238      	movs	r2, #56	@ 0x38
 80061e2:	4013      	ands	r3, r2
 80061e4:	2b08      	cmp	r3, #8
 80061e6:	d102      	bne.n	80061ee <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80061e8:	4b30      	ldr	r3, [pc, #192]	@ (80062ac <HAL_RCC_GetSysClockFreq+0x100>)
 80061ea:	613b      	str	r3, [r7, #16]
 80061ec:	e054      	b.n	8006298 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80061ee:	4b2d      	ldr	r3, [pc, #180]	@ (80062a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	2238      	movs	r2, #56	@ 0x38
 80061f4:	4013      	ands	r3, r2
 80061f6:	2b10      	cmp	r3, #16
 80061f8:	d138      	bne.n	800626c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80061fa:	4b2a      	ldr	r3, [pc, #168]	@ (80062a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80061fc:	68db      	ldr	r3, [r3, #12]
 80061fe:	2203      	movs	r2, #3
 8006200:	4013      	ands	r3, r2
 8006202:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006204:	4b27      	ldr	r3, [pc, #156]	@ (80062a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006206:	68db      	ldr	r3, [r3, #12]
 8006208:	091b      	lsrs	r3, r3, #4
 800620a:	2207      	movs	r2, #7
 800620c:	4013      	ands	r3, r2
 800620e:	3301      	adds	r3, #1
 8006210:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	2b03      	cmp	r3, #3
 8006216:	d10d      	bne.n	8006234 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006218:	68b9      	ldr	r1, [r7, #8]
 800621a:	4824      	ldr	r0, [pc, #144]	@ (80062ac <HAL_RCC_GetSysClockFreq+0x100>)
 800621c:	f7f9 ff72 	bl	8000104 <__udivsi3>
 8006220:	0003      	movs	r3, r0
 8006222:	0019      	movs	r1, r3
 8006224:	4b1f      	ldr	r3, [pc, #124]	@ (80062a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006226:	68db      	ldr	r3, [r3, #12]
 8006228:	0a1b      	lsrs	r3, r3, #8
 800622a:	227f      	movs	r2, #127	@ 0x7f
 800622c:	4013      	ands	r3, r2
 800622e:	434b      	muls	r3, r1
 8006230:	617b      	str	r3, [r7, #20]
        break;
 8006232:	e00d      	b.n	8006250 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8006234:	68b9      	ldr	r1, [r7, #8]
 8006236:	481c      	ldr	r0, [pc, #112]	@ (80062a8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8006238:	f7f9 ff64 	bl	8000104 <__udivsi3>
 800623c:	0003      	movs	r3, r0
 800623e:	0019      	movs	r1, r3
 8006240:	4b18      	ldr	r3, [pc, #96]	@ (80062a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006242:	68db      	ldr	r3, [r3, #12]
 8006244:	0a1b      	lsrs	r3, r3, #8
 8006246:	227f      	movs	r2, #127	@ 0x7f
 8006248:	4013      	ands	r3, r2
 800624a:	434b      	muls	r3, r1
 800624c:	617b      	str	r3, [r7, #20]
        break;
 800624e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8006250:	4b14      	ldr	r3, [pc, #80]	@ (80062a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006252:	68db      	ldr	r3, [r3, #12]
 8006254:	0f5b      	lsrs	r3, r3, #29
 8006256:	2207      	movs	r2, #7
 8006258:	4013      	ands	r3, r2
 800625a:	3301      	adds	r3, #1
 800625c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800625e:	6879      	ldr	r1, [r7, #4]
 8006260:	6978      	ldr	r0, [r7, #20]
 8006262:	f7f9 ff4f 	bl	8000104 <__udivsi3>
 8006266:	0003      	movs	r3, r0
 8006268:	613b      	str	r3, [r7, #16]
 800626a:	e015      	b.n	8006298 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800626c:	4b0d      	ldr	r3, [pc, #52]	@ (80062a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800626e:	689b      	ldr	r3, [r3, #8]
 8006270:	2238      	movs	r2, #56	@ 0x38
 8006272:	4013      	ands	r3, r2
 8006274:	2b20      	cmp	r3, #32
 8006276:	d103      	bne.n	8006280 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8006278:	2380      	movs	r3, #128	@ 0x80
 800627a:	021b      	lsls	r3, r3, #8
 800627c:	613b      	str	r3, [r7, #16]
 800627e:	e00b      	b.n	8006298 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8006280:	4b08      	ldr	r3, [pc, #32]	@ (80062a4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	2238      	movs	r2, #56	@ 0x38
 8006286:	4013      	ands	r3, r2
 8006288:	2b18      	cmp	r3, #24
 800628a:	d103      	bne.n	8006294 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800628c:	23fa      	movs	r3, #250	@ 0xfa
 800628e:	01db      	lsls	r3, r3, #7
 8006290:	613b      	str	r3, [r7, #16]
 8006292:	e001      	b.n	8006298 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8006294:	2300      	movs	r3, #0
 8006296:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006298:	693b      	ldr	r3, [r7, #16]
}
 800629a:	0018      	movs	r0, r3
 800629c:	46bd      	mov	sp, r7
 800629e:	b006      	add	sp, #24
 80062a0:	bd80      	pop	{r7, pc}
 80062a2:	46c0      	nop			@ (mov r8, r8)
 80062a4:	40021000 	.word	0x40021000
 80062a8:	00f42400 	.word	0x00f42400
 80062ac:	007a1200 	.word	0x007a1200

080062b0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80062b4:	4b02      	ldr	r3, [pc, #8]	@ (80062c0 <HAL_RCC_GetHCLKFreq+0x10>)
 80062b6:	681b      	ldr	r3, [r3, #0]
}
 80062b8:	0018      	movs	r0, r3
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bd80      	pop	{r7, pc}
 80062be:	46c0      	nop			@ (mov r8, r8)
 80062c0:	20000000 	.word	0x20000000

080062c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80062c4:	b5b0      	push	{r4, r5, r7, lr}
 80062c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80062c8:	f7ff fff2 	bl	80062b0 <HAL_RCC_GetHCLKFreq>
 80062cc:	0004      	movs	r4, r0
 80062ce:	f7ff fb3f 	bl	8005950 <LL_RCC_GetAPB1Prescaler>
 80062d2:	0003      	movs	r3, r0
 80062d4:	0b1a      	lsrs	r2, r3, #12
 80062d6:	4b05      	ldr	r3, [pc, #20]	@ (80062ec <HAL_RCC_GetPCLK1Freq+0x28>)
 80062d8:	0092      	lsls	r2, r2, #2
 80062da:	58d3      	ldr	r3, [r2, r3]
 80062dc:	221f      	movs	r2, #31
 80062de:	4013      	ands	r3, r2
 80062e0:	40dc      	lsrs	r4, r3
 80062e2:	0023      	movs	r3, r4
}
 80062e4:	0018      	movs	r0, r3
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bdb0      	pop	{r4, r5, r7, pc}
 80062ea:	46c0      	nop			@ (mov r8, r8)
 80062ec:	08008f78 	.word	0x08008f78

080062f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b086      	sub	sp, #24
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80062f8:	2313      	movs	r3, #19
 80062fa:	18fb      	adds	r3, r7, r3
 80062fc:	2200      	movs	r2, #0
 80062fe:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006300:	2312      	movs	r3, #18
 8006302:	18fb      	adds	r3, r7, r3
 8006304:	2200      	movs	r2, #0
 8006306:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681a      	ldr	r2, [r3, #0]
 800630c:	2380      	movs	r3, #128	@ 0x80
 800630e:	029b      	lsls	r3, r3, #10
 8006310:	4013      	ands	r3, r2
 8006312:	d100      	bne.n	8006316 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8006314:	e0a3      	b.n	800645e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006316:	2011      	movs	r0, #17
 8006318:	183b      	adds	r3, r7, r0
 800631a:	2200      	movs	r2, #0
 800631c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800631e:	4bc3      	ldr	r3, [pc, #780]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006320:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006322:	2380      	movs	r3, #128	@ 0x80
 8006324:	055b      	lsls	r3, r3, #21
 8006326:	4013      	ands	r3, r2
 8006328:	d110      	bne.n	800634c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800632a:	4bc0      	ldr	r3, [pc, #768]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800632c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800632e:	4bbf      	ldr	r3, [pc, #764]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006330:	2180      	movs	r1, #128	@ 0x80
 8006332:	0549      	lsls	r1, r1, #21
 8006334:	430a      	orrs	r2, r1
 8006336:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006338:	4bbc      	ldr	r3, [pc, #752]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800633a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800633c:	2380      	movs	r3, #128	@ 0x80
 800633e:	055b      	lsls	r3, r3, #21
 8006340:	4013      	ands	r3, r2
 8006342:	60bb      	str	r3, [r7, #8]
 8006344:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006346:	183b      	adds	r3, r7, r0
 8006348:	2201      	movs	r2, #1
 800634a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800634c:	4bb8      	ldr	r3, [pc, #736]	@ (8006630 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800634e:	681a      	ldr	r2, [r3, #0]
 8006350:	4bb7      	ldr	r3, [pc, #732]	@ (8006630 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8006352:	2180      	movs	r1, #128	@ 0x80
 8006354:	0049      	lsls	r1, r1, #1
 8006356:	430a      	orrs	r2, r1
 8006358:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800635a:	f7fd ff6b 	bl	8004234 <HAL_GetTick>
 800635e:	0003      	movs	r3, r0
 8006360:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006362:	e00b      	b.n	800637c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006364:	f7fd ff66 	bl	8004234 <HAL_GetTick>
 8006368:	0002      	movs	r2, r0
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	1ad3      	subs	r3, r2, r3
 800636e:	2b02      	cmp	r3, #2
 8006370:	d904      	bls.n	800637c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8006372:	2313      	movs	r3, #19
 8006374:	18fb      	adds	r3, r7, r3
 8006376:	2203      	movs	r2, #3
 8006378:	701a      	strb	r2, [r3, #0]
        break;
 800637a:	e005      	b.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800637c:	4bac      	ldr	r3, [pc, #688]	@ (8006630 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800637e:	681a      	ldr	r2, [r3, #0]
 8006380:	2380      	movs	r3, #128	@ 0x80
 8006382:	005b      	lsls	r3, r3, #1
 8006384:	4013      	ands	r3, r2
 8006386:	d0ed      	beq.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8006388:	2313      	movs	r3, #19
 800638a:	18fb      	adds	r3, r7, r3
 800638c:	781b      	ldrb	r3, [r3, #0]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d154      	bne.n	800643c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006392:	4ba6      	ldr	r3, [pc, #664]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006394:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006396:	23c0      	movs	r3, #192	@ 0xc0
 8006398:	009b      	lsls	r3, r3, #2
 800639a:	4013      	ands	r3, r2
 800639c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d019      	beq.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063a8:	697a      	ldr	r2, [r7, #20]
 80063aa:	429a      	cmp	r2, r3
 80063ac:	d014      	beq.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80063ae:	4b9f      	ldr	r3, [pc, #636]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80063b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063b2:	4aa0      	ldr	r2, [pc, #640]	@ (8006634 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80063b4:	4013      	ands	r3, r2
 80063b6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80063b8:	4b9c      	ldr	r3, [pc, #624]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80063ba:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80063bc:	4b9b      	ldr	r3, [pc, #620]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80063be:	2180      	movs	r1, #128	@ 0x80
 80063c0:	0249      	lsls	r1, r1, #9
 80063c2:	430a      	orrs	r2, r1
 80063c4:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80063c6:	4b99      	ldr	r3, [pc, #612]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80063c8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80063ca:	4b98      	ldr	r3, [pc, #608]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80063cc:	499a      	ldr	r1, [pc, #616]	@ (8006638 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80063ce:	400a      	ands	r2, r1
 80063d0:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80063d2:	4b96      	ldr	r3, [pc, #600]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80063d4:	697a      	ldr	r2, [r7, #20]
 80063d6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	2201      	movs	r2, #1
 80063dc:	4013      	ands	r3, r2
 80063de:	d016      	beq.n	800640e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063e0:	f7fd ff28 	bl	8004234 <HAL_GetTick>
 80063e4:	0003      	movs	r3, r0
 80063e6:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80063e8:	e00c      	b.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063ea:	f7fd ff23 	bl	8004234 <HAL_GetTick>
 80063ee:	0002      	movs	r2, r0
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	1ad3      	subs	r3, r2, r3
 80063f4:	4a91      	ldr	r2, [pc, #580]	@ (800663c <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d904      	bls.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80063fa:	2313      	movs	r3, #19
 80063fc:	18fb      	adds	r3, r7, r3
 80063fe:	2203      	movs	r2, #3
 8006400:	701a      	strb	r2, [r3, #0]
            break;
 8006402:	e004      	b.n	800640e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006404:	4b89      	ldr	r3, [pc, #548]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006406:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006408:	2202      	movs	r2, #2
 800640a:	4013      	ands	r3, r2
 800640c:	d0ed      	beq.n	80063ea <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800640e:	2313      	movs	r3, #19
 8006410:	18fb      	adds	r3, r7, r3
 8006412:	781b      	ldrb	r3, [r3, #0]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d10a      	bne.n	800642e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006418:	4b84      	ldr	r3, [pc, #528]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800641a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800641c:	4a85      	ldr	r2, [pc, #532]	@ (8006634 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800641e:	4013      	ands	r3, r2
 8006420:	0019      	movs	r1, r3
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006426:	4b81      	ldr	r3, [pc, #516]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006428:	430a      	orrs	r2, r1
 800642a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800642c:	e00c      	b.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800642e:	2312      	movs	r3, #18
 8006430:	18fb      	adds	r3, r7, r3
 8006432:	2213      	movs	r2, #19
 8006434:	18ba      	adds	r2, r7, r2
 8006436:	7812      	ldrb	r2, [r2, #0]
 8006438:	701a      	strb	r2, [r3, #0]
 800643a:	e005      	b.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800643c:	2312      	movs	r3, #18
 800643e:	18fb      	adds	r3, r7, r3
 8006440:	2213      	movs	r2, #19
 8006442:	18ba      	adds	r2, r7, r2
 8006444:	7812      	ldrb	r2, [r2, #0]
 8006446:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006448:	2311      	movs	r3, #17
 800644a:	18fb      	adds	r3, r7, r3
 800644c:	781b      	ldrb	r3, [r3, #0]
 800644e:	2b01      	cmp	r3, #1
 8006450:	d105      	bne.n	800645e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006452:	4b76      	ldr	r3, [pc, #472]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006454:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006456:	4b75      	ldr	r3, [pc, #468]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006458:	4979      	ldr	r1, [pc, #484]	@ (8006640 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 800645a:	400a      	ands	r2, r1
 800645c:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	2201      	movs	r2, #1
 8006464:	4013      	ands	r3, r2
 8006466:	d009      	beq.n	800647c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006468:	4b70      	ldr	r3, [pc, #448]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800646a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800646c:	2203      	movs	r2, #3
 800646e:	4393      	bics	r3, r2
 8006470:	0019      	movs	r1, r3
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	685a      	ldr	r2, [r3, #4]
 8006476:	4b6d      	ldr	r3, [pc, #436]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006478:	430a      	orrs	r2, r1
 800647a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	2202      	movs	r2, #2
 8006482:	4013      	ands	r3, r2
 8006484:	d009      	beq.n	800649a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006486:	4b69      	ldr	r3, [pc, #420]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006488:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800648a:	220c      	movs	r2, #12
 800648c:	4393      	bics	r3, r2
 800648e:	0019      	movs	r1, r3
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	689a      	ldr	r2, [r3, #8]
 8006494:	4b65      	ldr	r3, [pc, #404]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006496:	430a      	orrs	r2, r1
 8006498:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	2210      	movs	r2, #16
 80064a0:	4013      	ands	r3, r2
 80064a2:	d009      	beq.n	80064b8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80064a4:	4b61      	ldr	r3, [pc, #388]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80064a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064a8:	4a66      	ldr	r2, [pc, #408]	@ (8006644 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 80064aa:	4013      	ands	r3, r2
 80064ac:	0019      	movs	r1, r3
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	68da      	ldr	r2, [r3, #12]
 80064b2:	4b5e      	ldr	r3, [pc, #376]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80064b4:	430a      	orrs	r2, r1
 80064b6:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681a      	ldr	r2, [r3, #0]
 80064bc:	2380      	movs	r3, #128	@ 0x80
 80064be:	009b      	lsls	r3, r3, #2
 80064c0:	4013      	ands	r3, r2
 80064c2:	d009      	beq.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80064c4:	4b59      	ldr	r3, [pc, #356]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80064c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064c8:	4a5f      	ldr	r2, [pc, #380]	@ (8006648 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80064ca:	4013      	ands	r3, r2
 80064cc:	0019      	movs	r1, r3
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	699a      	ldr	r2, [r3, #24]
 80064d2:	4b56      	ldr	r3, [pc, #344]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80064d4:	430a      	orrs	r2, r1
 80064d6:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681a      	ldr	r2, [r3, #0]
 80064dc:	2380      	movs	r3, #128	@ 0x80
 80064de:	00db      	lsls	r3, r3, #3
 80064e0:	4013      	ands	r3, r2
 80064e2:	d009      	beq.n	80064f8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80064e4:	4b51      	ldr	r3, [pc, #324]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80064e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064e8:	4a58      	ldr	r2, [pc, #352]	@ (800664c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80064ea:	4013      	ands	r3, r2
 80064ec:	0019      	movs	r1, r3
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	69da      	ldr	r2, [r3, #28]
 80064f2:	4b4e      	ldr	r3, [pc, #312]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80064f4:	430a      	orrs	r2, r1
 80064f6:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	2220      	movs	r2, #32
 80064fe:	4013      	ands	r3, r2
 8006500:	d009      	beq.n	8006516 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006502:	4b4a      	ldr	r3, [pc, #296]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006506:	4a52      	ldr	r2, [pc, #328]	@ (8006650 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8006508:	4013      	ands	r3, r2
 800650a:	0019      	movs	r1, r3
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	691a      	ldr	r2, [r3, #16]
 8006510:	4b46      	ldr	r3, [pc, #280]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006512:	430a      	orrs	r2, r1
 8006514:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681a      	ldr	r2, [r3, #0]
 800651a:	2380      	movs	r3, #128	@ 0x80
 800651c:	01db      	lsls	r3, r3, #7
 800651e:	4013      	ands	r3, r2
 8006520:	d015      	beq.n	800654e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006522:	4b42      	ldr	r3, [pc, #264]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006524:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006526:	009b      	lsls	r3, r3, #2
 8006528:	0899      	lsrs	r1, r3, #2
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6a1a      	ldr	r2, [r3, #32]
 800652e:	4b3f      	ldr	r3, [pc, #252]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006530:	430a      	orrs	r2, r1
 8006532:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6a1a      	ldr	r2, [r3, #32]
 8006538:	2380      	movs	r3, #128	@ 0x80
 800653a:	05db      	lsls	r3, r3, #23
 800653c:	429a      	cmp	r2, r3
 800653e:	d106      	bne.n	800654e <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8006540:	4b3a      	ldr	r3, [pc, #232]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006542:	68da      	ldr	r2, [r3, #12]
 8006544:	4b39      	ldr	r3, [pc, #228]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006546:	2180      	movs	r1, #128	@ 0x80
 8006548:	0249      	lsls	r1, r1, #9
 800654a:	430a      	orrs	r2, r1
 800654c:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681a      	ldr	r2, [r3, #0]
 8006552:	2380      	movs	r3, #128	@ 0x80
 8006554:	031b      	lsls	r3, r3, #12
 8006556:	4013      	ands	r3, r2
 8006558:	d009      	beq.n	800656e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800655a:	4b34      	ldr	r3, [pc, #208]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800655c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800655e:	2240      	movs	r2, #64	@ 0x40
 8006560:	4393      	bics	r3, r2
 8006562:	0019      	movs	r1, r3
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006568:	4b30      	ldr	r3, [pc, #192]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800656a:	430a      	orrs	r2, r1
 800656c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681a      	ldr	r2, [r3, #0]
 8006572:	2380      	movs	r3, #128	@ 0x80
 8006574:	039b      	lsls	r3, r3, #14
 8006576:	4013      	ands	r3, r2
 8006578:	d016      	beq.n	80065a8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800657a:	4b2c      	ldr	r3, [pc, #176]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800657c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800657e:	4a35      	ldr	r2, [pc, #212]	@ (8006654 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8006580:	4013      	ands	r3, r2
 8006582:	0019      	movs	r1, r3
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006588:	4b28      	ldr	r3, [pc, #160]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800658a:	430a      	orrs	r2, r1
 800658c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006592:	2380      	movs	r3, #128	@ 0x80
 8006594:	03db      	lsls	r3, r3, #15
 8006596:	429a      	cmp	r2, r3
 8006598:	d106      	bne.n	80065a8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800659a:	4b24      	ldr	r3, [pc, #144]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800659c:	68da      	ldr	r2, [r3, #12]
 800659e:	4b23      	ldr	r3, [pc, #140]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80065a0:	2180      	movs	r1, #128	@ 0x80
 80065a2:	0449      	lsls	r1, r1, #17
 80065a4:	430a      	orrs	r2, r1
 80065a6:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	2380      	movs	r3, #128	@ 0x80
 80065ae:	03db      	lsls	r3, r3, #15
 80065b0:	4013      	ands	r3, r2
 80065b2:	d016      	beq.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80065b4:	4b1d      	ldr	r3, [pc, #116]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80065b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065b8:	4a27      	ldr	r2, [pc, #156]	@ (8006658 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 80065ba:	4013      	ands	r3, r2
 80065bc:	0019      	movs	r1, r3
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065c2:	4b1a      	ldr	r3, [pc, #104]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80065c4:	430a      	orrs	r2, r1
 80065c6:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065cc:	2380      	movs	r3, #128	@ 0x80
 80065ce:	045b      	lsls	r3, r3, #17
 80065d0:	429a      	cmp	r2, r3
 80065d2:	d106      	bne.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80065d4:	4b15      	ldr	r3, [pc, #84]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80065d6:	68da      	ldr	r2, [r3, #12]
 80065d8:	4b14      	ldr	r3, [pc, #80]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80065da:	2180      	movs	r1, #128	@ 0x80
 80065dc:	0449      	lsls	r1, r1, #17
 80065de:	430a      	orrs	r2, r1
 80065e0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681a      	ldr	r2, [r3, #0]
 80065e6:	2380      	movs	r3, #128	@ 0x80
 80065e8:	011b      	lsls	r3, r3, #4
 80065ea:	4013      	ands	r3, r2
 80065ec:	d016      	beq.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80065ee:	4b0f      	ldr	r3, [pc, #60]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80065f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065f2:	4a1a      	ldr	r2, [pc, #104]	@ (800665c <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 80065f4:	4013      	ands	r3, r2
 80065f6:	0019      	movs	r1, r3
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	695a      	ldr	r2, [r3, #20]
 80065fc:	4b0b      	ldr	r3, [pc, #44]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80065fe:	430a      	orrs	r2, r1
 8006600:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	695a      	ldr	r2, [r3, #20]
 8006606:	2380      	movs	r3, #128	@ 0x80
 8006608:	01db      	lsls	r3, r3, #7
 800660a:	429a      	cmp	r2, r3
 800660c:	d106      	bne.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800660e:	4b07      	ldr	r3, [pc, #28]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006610:	68da      	ldr	r2, [r3, #12]
 8006612:	4b06      	ldr	r3, [pc, #24]	@ (800662c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8006614:	2180      	movs	r1, #128	@ 0x80
 8006616:	0249      	lsls	r1, r1, #9
 8006618:	430a      	orrs	r2, r1
 800661a:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800661c:	2312      	movs	r3, #18
 800661e:	18fb      	adds	r3, r7, r3
 8006620:	781b      	ldrb	r3, [r3, #0]
}
 8006622:	0018      	movs	r0, r3
 8006624:	46bd      	mov	sp, r7
 8006626:	b006      	add	sp, #24
 8006628:	bd80      	pop	{r7, pc}
 800662a:	46c0      	nop			@ (mov r8, r8)
 800662c:	40021000 	.word	0x40021000
 8006630:	40007000 	.word	0x40007000
 8006634:	fffffcff 	.word	0xfffffcff
 8006638:	fffeffff 	.word	0xfffeffff
 800663c:	00001388 	.word	0x00001388
 8006640:	efffffff 	.word	0xefffffff
 8006644:	fffff3ff 	.word	0xfffff3ff
 8006648:	fff3ffff 	.word	0xfff3ffff
 800664c:	ffcfffff 	.word	0xffcfffff
 8006650:	ffffcfff 	.word	0xffffcfff
 8006654:	ffbfffff 	.word	0xffbfffff
 8006658:	feffffff 	.word	0xfeffffff
 800665c:	ffff3fff 	.word	0xffff3fff

08006660 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b084      	sub	sp, #16
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d101      	bne.n	8006672 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800666e:	2301      	movs	r3, #1
 8006670:	e0a8      	b.n	80067c4 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006676:	2b00      	cmp	r3, #0
 8006678:	d109      	bne.n	800668e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	685a      	ldr	r2, [r3, #4]
 800667e:	2382      	movs	r3, #130	@ 0x82
 8006680:	005b      	lsls	r3, r3, #1
 8006682:	429a      	cmp	r2, r3
 8006684:	d009      	beq.n	800669a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2200      	movs	r2, #0
 800668a:	61da      	str	r2, [r3, #28]
 800668c:	e005      	b.n	800669a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2200      	movs	r2, #0
 8006692:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2200      	movs	r2, #0
 8006698:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	2200      	movs	r2, #0
 800669e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	225d      	movs	r2, #93	@ 0x5d
 80066a4:	5c9b      	ldrb	r3, [r3, r2]
 80066a6:	b2db      	uxtb	r3, r3
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d107      	bne.n	80066bc <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	225c      	movs	r2, #92	@ 0x5c
 80066b0:	2100      	movs	r1, #0
 80066b2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	0018      	movs	r0, r3
 80066b8:	f7fd fb52 	bl	8003d60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	225d      	movs	r2, #93	@ 0x5d
 80066c0:	2102      	movs	r1, #2
 80066c2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	681a      	ldr	r2, [r3, #0]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	2140      	movs	r1, #64	@ 0x40
 80066d0:	438a      	bics	r2, r1
 80066d2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	68da      	ldr	r2, [r3, #12]
 80066d8:	23e0      	movs	r3, #224	@ 0xe0
 80066da:	00db      	lsls	r3, r3, #3
 80066dc:	429a      	cmp	r2, r3
 80066de:	d902      	bls.n	80066e6 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80066e0:	2300      	movs	r3, #0
 80066e2:	60fb      	str	r3, [r7, #12]
 80066e4:	e002      	b.n	80066ec <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80066e6:	2380      	movs	r3, #128	@ 0x80
 80066e8:	015b      	lsls	r3, r3, #5
 80066ea:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	68da      	ldr	r2, [r3, #12]
 80066f0:	23f0      	movs	r3, #240	@ 0xf0
 80066f2:	011b      	lsls	r3, r3, #4
 80066f4:	429a      	cmp	r2, r3
 80066f6:	d008      	beq.n	800670a <HAL_SPI_Init+0xaa>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	68da      	ldr	r2, [r3, #12]
 80066fc:	23e0      	movs	r3, #224	@ 0xe0
 80066fe:	00db      	lsls	r3, r3, #3
 8006700:	429a      	cmp	r2, r3
 8006702:	d002      	beq.n	800670a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2200      	movs	r2, #0
 8006708:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	685a      	ldr	r2, [r3, #4]
 800670e:	2382      	movs	r3, #130	@ 0x82
 8006710:	005b      	lsls	r3, r3, #1
 8006712:	401a      	ands	r2, r3
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6899      	ldr	r1, [r3, #8]
 8006718:	2384      	movs	r3, #132	@ 0x84
 800671a:	021b      	lsls	r3, r3, #8
 800671c:	400b      	ands	r3, r1
 800671e:	431a      	orrs	r2, r3
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	691b      	ldr	r3, [r3, #16]
 8006724:	2102      	movs	r1, #2
 8006726:	400b      	ands	r3, r1
 8006728:	431a      	orrs	r2, r3
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	695b      	ldr	r3, [r3, #20]
 800672e:	2101      	movs	r1, #1
 8006730:	400b      	ands	r3, r1
 8006732:	431a      	orrs	r2, r3
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6999      	ldr	r1, [r3, #24]
 8006738:	2380      	movs	r3, #128	@ 0x80
 800673a:	009b      	lsls	r3, r3, #2
 800673c:	400b      	ands	r3, r1
 800673e:	431a      	orrs	r2, r3
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	69db      	ldr	r3, [r3, #28]
 8006744:	2138      	movs	r1, #56	@ 0x38
 8006746:	400b      	ands	r3, r1
 8006748:	431a      	orrs	r2, r3
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6a1b      	ldr	r3, [r3, #32]
 800674e:	2180      	movs	r1, #128	@ 0x80
 8006750:	400b      	ands	r3, r1
 8006752:	431a      	orrs	r2, r3
 8006754:	0011      	movs	r1, r2
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800675a:	2380      	movs	r3, #128	@ 0x80
 800675c:	019b      	lsls	r3, r3, #6
 800675e:	401a      	ands	r2, r3
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	430a      	orrs	r2, r1
 8006766:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	699b      	ldr	r3, [r3, #24]
 800676c:	0c1b      	lsrs	r3, r3, #16
 800676e:	2204      	movs	r2, #4
 8006770:	401a      	ands	r2, r3
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006776:	2110      	movs	r1, #16
 8006778:	400b      	ands	r3, r1
 800677a:	431a      	orrs	r2, r3
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006780:	2108      	movs	r1, #8
 8006782:	400b      	ands	r3, r1
 8006784:	431a      	orrs	r2, r3
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	68d9      	ldr	r1, [r3, #12]
 800678a:	23f0      	movs	r3, #240	@ 0xf0
 800678c:	011b      	lsls	r3, r3, #4
 800678e:	400b      	ands	r3, r1
 8006790:	431a      	orrs	r2, r3
 8006792:	0011      	movs	r1, r2
 8006794:	68fa      	ldr	r2, [r7, #12]
 8006796:	2380      	movs	r3, #128	@ 0x80
 8006798:	015b      	lsls	r3, r3, #5
 800679a:	401a      	ands	r2, r3
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	430a      	orrs	r2, r1
 80067a2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	69da      	ldr	r2, [r3, #28]
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4907      	ldr	r1, [pc, #28]	@ (80067cc <HAL_SPI_Init+0x16c>)
 80067b0:	400a      	ands	r2, r1
 80067b2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2200      	movs	r2, #0
 80067b8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	225d      	movs	r2, #93	@ 0x5d
 80067be:	2101      	movs	r1, #1
 80067c0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80067c2:	2300      	movs	r3, #0
}
 80067c4:	0018      	movs	r0, r3
 80067c6:	46bd      	mov	sp, r7
 80067c8:	b004      	add	sp, #16
 80067ca:	bd80      	pop	{r7, pc}
 80067cc:	fffff7ff 	.word	0xfffff7ff

080067d0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b088      	sub	sp, #32
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	60f8      	str	r0, [r7, #12]
 80067d8:	60b9      	str	r1, [r7, #8]
 80067da:	603b      	str	r3, [r7, #0]
 80067dc:	1dbb      	adds	r3, r7, #6
 80067de:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80067e0:	231f      	movs	r3, #31
 80067e2:	18fb      	adds	r3, r7, r3
 80067e4:	2200      	movs	r2, #0
 80067e6:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	225c      	movs	r2, #92	@ 0x5c
 80067ec:	5c9b      	ldrb	r3, [r3, r2]
 80067ee:	2b01      	cmp	r3, #1
 80067f0:	d101      	bne.n	80067f6 <HAL_SPI_Transmit+0x26>
 80067f2:	2302      	movs	r3, #2
 80067f4:	e147      	b.n	8006a86 <HAL_SPI_Transmit+0x2b6>
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	225c      	movs	r2, #92	@ 0x5c
 80067fa:	2101      	movs	r1, #1
 80067fc:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80067fe:	f7fd fd19 	bl	8004234 <HAL_GetTick>
 8006802:	0003      	movs	r3, r0
 8006804:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006806:	2316      	movs	r3, #22
 8006808:	18fb      	adds	r3, r7, r3
 800680a:	1dba      	adds	r2, r7, #6
 800680c:	8812      	ldrh	r2, [r2, #0]
 800680e:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	225d      	movs	r2, #93	@ 0x5d
 8006814:	5c9b      	ldrb	r3, [r3, r2]
 8006816:	b2db      	uxtb	r3, r3
 8006818:	2b01      	cmp	r3, #1
 800681a:	d004      	beq.n	8006826 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 800681c:	231f      	movs	r3, #31
 800681e:	18fb      	adds	r3, r7, r3
 8006820:	2202      	movs	r2, #2
 8006822:	701a      	strb	r2, [r3, #0]
    goto error;
 8006824:	e128      	b.n	8006a78 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d003      	beq.n	8006834 <HAL_SPI_Transmit+0x64>
 800682c:	1dbb      	adds	r3, r7, #6
 800682e:	881b      	ldrh	r3, [r3, #0]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d104      	bne.n	800683e <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8006834:	231f      	movs	r3, #31
 8006836:	18fb      	adds	r3, r7, r3
 8006838:	2201      	movs	r2, #1
 800683a:	701a      	strb	r2, [r3, #0]
    goto error;
 800683c:	e11c      	b.n	8006a78 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	225d      	movs	r2, #93	@ 0x5d
 8006842:	2103      	movs	r1, #3
 8006844:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	2200      	movs	r2, #0
 800684a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	68ba      	ldr	r2, [r7, #8]
 8006850:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	1dba      	adds	r2, r7, #6
 8006856:	8812      	ldrh	r2, [r2, #0]
 8006858:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	1dba      	adds	r2, r7, #6
 800685e:	8812      	ldrh	r2, [r2, #0]
 8006860:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2200      	movs	r2, #0
 8006866:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	2244      	movs	r2, #68	@ 0x44
 800686c:	2100      	movs	r1, #0
 800686e:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	2246      	movs	r2, #70	@ 0x46
 8006874:	2100      	movs	r1, #0
 8006876:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	2200      	movs	r2, #0
 800687c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	2200      	movs	r2, #0
 8006882:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	689a      	ldr	r2, [r3, #8]
 8006888:	2380      	movs	r3, #128	@ 0x80
 800688a:	021b      	lsls	r3, r3, #8
 800688c:	429a      	cmp	r2, r3
 800688e:	d110      	bne.n	80068b2 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	681a      	ldr	r2, [r3, #0]
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	2140      	movs	r1, #64	@ 0x40
 800689c:	438a      	bics	r2, r1
 800689e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	681a      	ldr	r2, [r3, #0]
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	2180      	movs	r1, #128	@ 0x80
 80068ac:	01c9      	lsls	r1, r1, #7
 80068ae:	430a      	orrs	r2, r1
 80068b0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	2240      	movs	r2, #64	@ 0x40
 80068ba:	4013      	ands	r3, r2
 80068bc:	2b40      	cmp	r3, #64	@ 0x40
 80068be:	d007      	beq.n	80068d0 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	681a      	ldr	r2, [r3, #0]
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	2140      	movs	r1, #64	@ 0x40
 80068cc:	430a      	orrs	r2, r1
 80068ce:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	68da      	ldr	r2, [r3, #12]
 80068d4:	23e0      	movs	r3, #224	@ 0xe0
 80068d6:	00db      	lsls	r3, r3, #3
 80068d8:	429a      	cmp	r2, r3
 80068da:	d952      	bls.n	8006982 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d004      	beq.n	80068ee <HAL_SPI_Transmit+0x11e>
 80068e4:	2316      	movs	r3, #22
 80068e6:	18fb      	adds	r3, r7, r3
 80068e8:	881b      	ldrh	r3, [r3, #0]
 80068ea:	2b01      	cmp	r3, #1
 80068ec:	d143      	bne.n	8006976 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068f2:	881a      	ldrh	r2, [r3, #0]
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068fe:	1c9a      	adds	r2, r3, #2
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006908:	b29b      	uxth	r3, r3
 800690a:	3b01      	subs	r3, #1
 800690c:	b29a      	uxth	r2, r3
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006912:	e030      	b.n	8006976 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	689b      	ldr	r3, [r3, #8]
 800691a:	2202      	movs	r2, #2
 800691c:	4013      	ands	r3, r2
 800691e:	2b02      	cmp	r3, #2
 8006920:	d112      	bne.n	8006948 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006926:	881a      	ldrh	r2, [r3, #0]
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006932:	1c9a      	adds	r2, r3, #2
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800693c:	b29b      	uxth	r3, r3
 800693e:	3b01      	subs	r3, #1
 8006940:	b29a      	uxth	r2, r3
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006946:	e016      	b.n	8006976 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006948:	f7fd fc74 	bl	8004234 <HAL_GetTick>
 800694c:	0002      	movs	r2, r0
 800694e:	69bb      	ldr	r3, [r7, #24]
 8006950:	1ad3      	subs	r3, r2, r3
 8006952:	683a      	ldr	r2, [r7, #0]
 8006954:	429a      	cmp	r2, r3
 8006956:	d802      	bhi.n	800695e <HAL_SPI_Transmit+0x18e>
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	3301      	adds	r3, #1
 800695c:	d102      	bne.n	8006964 <HAL_SPI_Transmit+0x194>
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d108      	bne.n	8006976 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8006964:	231f      	movs	r3, #31
 8006966:	18fb      	adds	r3, r7, r3
 8006968:	2203      	movs	r2, #3
 800696a:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	225d      	movs	r2, #93	@ 0x5d
 8006970:	2101      	movs	r1, #1
 8006972:	5499      	strb	r1, [r3, r2]
          goto error;
 8006974:	e080      	b.n	8006a78 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800697a:	b29b      	uxth	r3, r3
 800697c:	2b00      	cmp	r3, #0
 800697e:	d1c9      	bne.n	8006914 <HAL_SPI_Transmit+0x144>
 8006980:	e053      	b.n	8006a2a <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d004      	beq.n	8006994 <HAL_SPI_Transmit+0x1c4>
 800698a:	2316      	movs	r3, #22
 800698c:	18fb      	adds	r3, r7, r3
 800698e:	881b      	ldrh	r3, [r3, #0]
 8006990:	2b01      	cmp	r3, #1
 8006992:	d145      	bne.n	8006a20 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	330c      	adds	r3, #12
 800699e:	7812      	ldrb	r2, [r2, #0]
 80069a0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069a6:	1c5a      	adds	r2, r3, #1
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069b0:	b29b      	uxth	r3, r3
 80069b2:	3b01      	subs	r3, #1
 80069b4:	b29a      	uxth	r2, r3
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 80069ba:	e031      	b.n	8006a20 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	689b      	ldr	r3, [r3, #8]
 80069c2:	2202      	movs	r2, #2
 80069c4:	4013      	ands	r3, r2
 80069c6:	2b02      	cmp	r3, #2
 80069c8:	d113      	bne.n	80069f2 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	330c      	adds	r3, #12
 80069d4:	7812      	ldrb	r2, [r2, #0]
 80069d6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069dc:	1c5a      	adds	r2, r3, #1
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069e6:	b29b      	uxth	r3, r3
 80069e8:	3b01      	subs	r3, #1
 80069ea:	b29a      	uxth	r2, r3
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80069f0:	e016      	b.n	8006a20 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80069f2:	f7fd fc1f 	bl	8004234 <HAL_GetTick>
 80069f6:	0002      	movs	r2, r0
 80069f8:	69bb      	ldr	r3, [r7, #24]
 80069fa:	1ad3      	subs	r3, r2, r3
 80069fc:	683a      	ldr	r2, [r7, #0]
 80069fe:	429a      	cmp	r2, r3
 8006a00:	d802      	bhi.n	8006a08 <HAL_SPI_Transmit+0x238>
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	3301      	adds	r3, #1
 8006a06:	d102      	bne.n	8006a0e <HAL_SPI_Transmit+0x23e>
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d108      	bne.n	8006a20 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 8006a0e:	231f      	movs	r3, #31
 8006a10:	18fb      	adds	r3, r7, r3
 8006a12:	2203      	movs	r2, #3
 8006a14:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	225d      	movs	r2, #93	@ 0x5d
 8006a1a:	2101      	movs	r1, #1
 8006a1c:	5499      	strb	r1, [r3, r2]
          goto error;
 8006a1e:	e02b      	b.n	8006a78 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a24:	b29b      	uxth	r3, r3
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d1c8      	bne.n	80069bc <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006a2a:	69ba      	ldr	r2, [r7, #24]
 8006a2c:	6839      	ldr	r1, [r7, #0]
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	0018      	movs	r0, r3
 8006a32:	f000 fb3f 	bl	80070b4 <SPI_EndRxTxTransaction>
 8006a36:	1e03      	subs	r3, r0, #0
 8006a38:	d002      	beq.n	8006a40 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	2220      	movs	r2, #32
 8006a3e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	689b      	ldr	r3, [r3, #8]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d10a      	bne.n	8006a5e <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006a48:	2300      	movs	r3, #0
 8006a4a:	613b      	str	r3, [r7, #16]
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	68db      	ldr	r3, [r3, #12]
 8006a52:	613b      	str	r3, [r7, #16]
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	689b      	ldr	r3, [r3, #8]
 8006a5a:	613b      	str	r3, [r7, #16]
 8006a5c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d004      	beq.n	8006a70 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8006a66:	231f      	movs	r3, #31
 8006a68:	18fb      	adds	r3, r7, r3
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	701a      	strb	r2, [r3, #0]
 8006a6e:	e003      	b.n	8006a78 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	225d      	movs	r2, #93	@ 0x5d
 8006a74:	2101      	movs	r1, #1
 8006a76:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	225c      	movs	r2, #92	@ 0x5c
 8006a7c:	2100      	movs	r1, #0
 8006a7e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8006a80:	231f      	movs	r3, #31
 8006a82:	18fb      	adds	r3, r7, r3
 8006a84:	781b      	ldrb	r3, [r3, #0]
}
 8006a86:	0018      	movs	r0, r3
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	b008      	add	sp, #32
 8006a8c:	bd80      	pop	{r7, pc}
	...

08006a90 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b08a      	sub	sp, #40	@ 0x28
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	60f8      	str	r0, [r7, #12]
 8006a98:	60b9      	str	r1, [r7, #8]
 8006a9a:	607a      	str	r2, [r7, #4]
 8006a9c:	001a      	movs	r2, r3
 8006a9e:	1cbb      	adds	r3, r7, #2
 8006aa0:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006aa6:	2323      	movs	r3, #35	@ 0x23
 8006aa8:	18fb      	adds	r3, r7, r3
 8006aaa:	2200      	movs	r2, #0
 8006aac:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	225c      	movs	r2, #92	@ 0x5c
 8006ab2:	5c9b      	ldrb	r3, [r3, r2]
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	d101      	bne.n	8006abc <HAL_SPI_TransmitReceive+0x2c>
 8006ab8:	2302      	movs	r3, #2
 8006aba:	e1c4      	b.n	8006e46 <HAL_SPI_TransmitReceive+0x3b6>
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	225c      	movs	r2, #92	@ 0x5c
 8006ac0:	2101      	movs	r1, #1
 8006ac2:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006ac4:	f7fd fbb6 	bl	8004234 <HAL_GetTick>
 8006ac8:	0003      	movs	r3, r0
 8006aca:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006acc:	201b      	movs	r0, #27
 8006ace:	183b      	adds	r3, r7, r0
 8006ad0:	68fa      	ldr	r2, [r7, #12]
 8006ad2:	215d      	movs	r1, #93	@ 0x5d
 8006ad4:	5c52      	ldrb	r2, [r2, r1]
 8006ad6:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006ade:	2312      	movs	r3, #18
 8006ae0:	18fb      	adds	r3, r7, r3
 8006ae2:	1cba      	adds	r2, r7, #2
 8006ae4:	8812      	ldrh	r2, [r2, #0]
 8006ae6:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006ae8:	183b      	adds	r3, r7, r0
 8006aea:	781b      	ldrb	r3, [r3, #0]
 8006aec:	2b01      	cmp	r3, #1
 8006aee:	d011      	beq.n	8006b14 <HAL_SPI_TransmitReceive+0x84>
 8006af0:	697a      	ldr	r2, [r7, #20]
 8006af2:	2382      	movs	r3, #130	@ 0x82
 8006af4:	005b      	lsls	r3, r3, #1
 8006af6:	429a      	cmp	r2, r3
 8006af8:	d107      	bne.n	8006b0a <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	689b      	ldr	r3, [r3, #8]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d103      	bne.n	8006b0a <HAL_SPI_TransmitReceive+0x7a>
 8006b02:	183b      	adds	r3, r7, r0
 8006b04:	781b      	ldrb	r3, [r3, #0]
 8006b06:	2b04      	cmp	r3, #4
 8006b08:	d004      	beq.n	8006b14 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8006b0a:	2323      	movs	r3, #35	@ 0x23
 8006b0c:	18fb      	adds	r3, r7, r3
 8006b0e:	2202      	movs	r2, #2
 8006b10:	701a      	strb	r2, [r3, #0]
    goto error;
 8006b12:	e191      	b.n	8006e38 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d006      	beq.n	8006b28 <HAL_SPI_TransmitReceive+0x98>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d003      	beq.n	8006b28 <HAL_SPI_TransmitReceive+0x98>
 8006b20:	1cbb      	adds	r3, r7, #2
 8006b22:	881b      	ldrh	r3, [r3, #0]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d104      	bne.n	8006b32 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8006b28:	2323      	movs	r3, #35	@ 0x23
 8006b2a:	18fb      	adds	r3, r7, r3
 8006b2c:	2201      	movs	r2, #1
 8006b2e:	701a      	strb	r2, [r3, #0]
    goto error;
 8006b30:	e182      	b.n	8006e38 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	225d      	movs	r2, #93	@ 0x5d
 8006b36:	5c9b      	ldrb	r3, [r3, r2]
 8006b38:	b2db      	uxtb	r3, r3
 8006b3a:	2b04      	cmp	r3, #4
 8006b3c:	d003      	beq.n	8006b46 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	225d      	movs	r2, #93	@ 0x5d
 8006b42:	2105      	movs	r1, #5
 8006b44:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	687a      	ldr	r2, [r7, #4]
 8006b50:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	1cba      	adds	r2, r7, #2
 8006b56:	2146      	movs	r1, #70	@ 0x46
 8006b58:	8812      	ldrh	r2, [r2, #0]
 8006b5a:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	1cba      	adds	r2, r7, #2
 8006b60:	2144      	movs	r1, #68	@ 0x44
 8006b62:	8812      	ldrh	r2, [r2, #0]
 8006b64:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	68ba      	ldr	r2, [r7, #8]
 8006b6a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	1cba      	adds	r2, r7, #2
 8006b70:	8812      	ldrh	r2, [r2, #0]
 8006b72:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	1cba      	adds	r2, r7, #2
 8006b78:	8812      	ldrh	r2, [r2, #0]
 8006b7a:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	2200      	movs	r2, #0
 8006b80:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	2200      	movs	r2, #0
 8006b86:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	68da      	ldr	r2, [r3, #12]
 8006b8c:	23e0      	movs	r3, #224	@ 0xe0
 8006b8e:	00db      	lsls	r3, r3, #3
 8006b90:	429a      	cmp	r2, r3
 8006b92:	d908      	bls.n	8006ba6 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	685a      	ldr	r2, [r3, #4]
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	49ac      	ldr	r1, [pc, #688]	@ (8006e50 <HAL_SPI_TransmitReceive+0x3c0>)
 8006ba0:	400a      	ands	r2, r1
 8006ba2:	605a      	str	r2, [r3, #4]
 8006ba4:	e008      	b.n	8006bb8 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	685a      	ldr	r2, [r3, #4]
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	2180      	movs	r1, #128	@ 0x80
 8006bb2:	0149      	lsls	r1, r1, #5
 8006bb4:	430a      	orrs	r2, r1
 8006bb6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	2240      	movs	r2, #64	@ 0x40
 8006bc0:	4013      	ands	r3, r2
 8006bc2:	2b40      	cmp	r3, #64	@ 0x40
 8006bc4:	d007      	beq.n	8006bd6 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	681a      	ldr	r2, [r3, #0]
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	2140      	movs	r1, #64	@ 0x40
 8006bd2:	430a      	orrs	r2, r1
 8006bd4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	68da      	ldr	r2, [r3, #12]
 8006bda:	23e0      	movs	r3, #224	@ 0xe0
 8006bdc:	00db      	lsls	r3, r3, #3
 8006bde:	429a      	cmp	r2, r3
 8006be0:	d800      	bhi.n	8006be4 <HAL_SPI_TransmitReceive+0x154>
 8006be2:	e083      	b.n	8006cec <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d005      	beq.n	8006bf8 <HAL_SPI_TransmitReceive+0x168>
 8006bec:	2312      	movs	r3, #18
 8006bee:	18fb      	adds	r3, r7, r3
 8006bf0:	881b      	ldrh	r3, [r3, #0]
 8006bf2:	2b01      	cmp	r3, #1
 8006bf4:	d000      	beq.n	8006bf8 <HAL_SPI_TransmitReceive+0x168>
 8006bf6:	e06d      	b.n	8006cd4 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bfc:	881a      	ldrh	r2, [r3, #0]
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c08:	1c9a      	adds	r2, r3, #2
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c12:	b29b      	uxth	r3, r3
 8006c14:	3b01      	subs	r3, #1
 8006c16:	b29a      	uxth	r2, r3
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c1c:	e05a      	b.n	8006cd4 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	689b      	ldr	r3, [r3, #8]
 8006c24:	2202      	movs	r2, #2
 8006c26:	4013      	ands	r3, r2
 8006c28:	2b02      	cmp	r3, #2
 8006c2a:	d11b      	bne.n	8006c64 <HAL_SPI_TransmitReceive+0x1d4>
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c30:	b29b      	uxth	r3, r3
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d016      	beq.n	8006c64 <HAL_SPI_TransmitReceive+0x1d4>
 8006c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	d113      	bne.n	8006c64 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c40:	881a      	ldrh	r2, [r3, #0]
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c4c:	1c9a      	adds	r2, r3, #2
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c56:	b29b      	uxth	r3, r3
 8006c58:	3b01      	subs	r3, #1
 8006c5a:	b29a      	uxth	r2, r3
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006c60:	2300      	movs	r3, #0
 8006c62:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	689b      	ldr	r3, [r3, #8]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	4013      	ands	r3, r2
 8006c6e:	2b01      	cmp	r3, #1
 8006c70:	d11c      	bne.n	8006cac <HAL_SPI_TransmitReceive+0x21c>
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	2246      	movs	r2, #70	@ 0x46
 8006c76:	5a9b      	ldrh	r3, [r3, r2]
 8006c78:	b29b      	uxth	r3, r3
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d016      	beq.n	8006cac <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	68da      	ldr	r2, [r3, #12]
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c88:	b292      	uxth	r2, r2
 8006c8a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c90:	1c9a      	adds	r2, r3, #2
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	2246      	movs	r2, #70	@ 0x46
 8006c9a:	5a9b      	ldrh	r3, [r3, r2]
 8006c9c:	b29b      	uxth	r3, r3
 8006c9e:	3b01      	subs	r3, #1
 8006ca0:	b299      	uxth	r1, r3
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2246      	movs	r2, #70	@ 0x46
 8006ca6:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006ca8:	2301      	movs	r3, #1
 8006caa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006cac:	f7fd fac2 	bl	8004234 <HAL_GetTick>
 8006cb0:	0002      	movs	r2, r0
 8006cb2:	69fb      	ldr	r3, [r7, #28]
 8006cb4:	1ad3      	subs	r3, r2, r3
 8006cb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006cb8:	429a      	cmp	r2, r3
 8006cba:	d80b      	bhi.n	8006cd4 <HAL_SPI_TransmitReceive+0x244>
 8006cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cbe:	3301      	adds	r3, #1
 8006cc0:	d008      	beq.n	8006cd4 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 8006cc2:	2323      	movs	r3, #35	@ 0x23
 8006cc4:	18fb      	adds	r3, r7, r3
 8006cc6:	2203      	movs	r2, #3
 8006cc8:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	225d      	movs	r2, #93	@ 0x5d
 8006cce:	2101      	movs	r1, #1
 8006cd0:	5499      	strb	r1, [r3, r2]
        goto error;
 8006cd2:	e0b1      	b.n	8006e38 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cd8:	b29b      	uxth	r3, r3
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d19f      	bne.n	8006c1e <HAL_SPI_TransmitReceive+0x18e>
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	2246      	movs	r2, #70	@ 0x46
 8006ce2:	5a9b      	ldrh	r3, [r3, r2]
 8006ce4:	b29b      	uxth	r3, r3
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d199      	bne.n	8006c1e <HAL_SPI_TransmitReceive+0x18e>
 8006cea:	e089      	b.n	8006e00 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	685b      	ldr	r3, [r3, #4]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d005      	beq.n	8006d00 <HAL_SPI_TransmitReceive+0x270>
 8006cf4:	2312      	movs	r3, #18
 8006cf6:	18fb      	adds	r3, r7, r3
 8006cf8:	881b      	ldrh	r3, [r3, #0]
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d000      	beq.n	8006d00 <HAL_SPI_TransmitReceive+0x270>
 8006cfe:	e074      	b.n	8006dea <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	330c      	adds	r3, #12
 8006d0a:	7812      	ldrb	r2, [r2, #0]
 8006d0c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d12:	1c5a      	adds	r2, r3, #1
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d1c:	b29b      	uxth	r3, r3
 8006d1e:	3b01      	subs	r3, #1
 8006d20:	b29a      	uxth	r2, r3
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006d26:	e060      	b.n	8006dea <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	689b      	ldr	r3, [r3, #8]
 8006d2e:	2202      	movs	r2, #2
 8006d30:	4013      	ands	r3, r2
 8006d32:	2b02      	cmp	r3, #2
 8006d34:	d11c      	bne.n	8006d70 <HAL_SPI_TransmitReceive+0x2e0>
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d3a:	b29b      	uxth	r3, r3
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d017      	beq.n	8006d70 <HAL_SPI_TransmitReceive+0x2e0>
 8006d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d42:	2b01      	cmp	r3, #1
 8006d44:	d114      	bne.n	8006d70 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	330c      	adds	r3, #12
 8006d50:	7812      	ldrb	r2, [r2, #0]
 8006d52:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d58:	1c5a      	adds	r2, r3, #1
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d62:	b29b      	uxth	r3, r3
 8006d64:	3b01      	subs	r3, #1
 8006d66:	b29a      	uxth	r2, r3
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	689b      	ldr	r3, [r3, #8]
 8006d76:	2201      	movs	r2, #1
 8006d78:	4013      	ands	r3, r2
 8006d7a:	2b01      	cmp	r3, #1
 8006d7c:	d11e      	bne.n	8006dbc <HAL_SPI_TransmitReceive+0x32c>
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	2246      	movs	r2, #70	@ 0x46
 8006d82:	5a9b      	ldrh	r3, [r3, r2]
 8006d84:	b29b      	uxth	r3, r3
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d018      	beq.n	8006dbc <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	330c      	adds	r3, #12
 8006d90:	001a      	movs	r2, r3
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d96:	7812      	ldrb	r2, [r2, #0]
 8006d98:	b2d2      	uxtb	r2, r2
 8006d9a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006da0:	1c5a      	adds	r2, r3, #1
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2246      	movs	r2, #70	@ 0x46
 8006daa:	5a9b      	ldrh	r3, [r3, r2]
 8006dac:	b29b      	uxth	r3, r3
 8006dae:	3b01      	subs	r3, #1
 8006db0:	b299      	uxth	r1, r3
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	2246      	movs	r2, #70	@ 0x46
 8006db6:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006db8:	2301      	movs	r3, #1
 8006dba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006dbc:	f7fd fa3a 	bl	8004234 <HAL_GetTick>
 8006dc0:	0002      	movs	r2, r0
 8006dc2:	69fb      	ldr	r3, [r7, #28]
 8006dc4:	1ad3      	subs	r3, r2, r3
 8006dc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006dc8:	429a      	cmp	r2, r3
 8006dca:	d802      	bhi.n	8006dd2 <HAL_SPI_TransmitReceive+0x342>
 8006dcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dce:	3301      	adds	r3, #1
 8006dd0:	d102      	bne.n	8006dd8 <HAL_SPI_TransmitReceive+0x348>
 8006dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d108      	bne.n	8006dea <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8006dd8:	2323      	movs	r3, #35	@ 0x23
 8006dda:	18fb      	adds	r3, r7, r3
 8006ddc:	2203      	movs	r2, #3
 8006dde:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	225d      	movs	r2, #93	@ 0x5d
 8006de4:	2101      	movs	r1, #1
 8006de6:	5499      	strb	r1, [r3, r2]
        goto error;
 8006de8:	e026      	b.n	8006e38 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006dee:	b29b      	uxth	r3, r3
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d199      	bne.n	8006d28 <HAL_SPI_TransmitReceive+0x298>
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	2246      	movs	r2, #70	@ 0x46
 8006df8:	5a9b      	ldrh	r3, [r3, r2]
 8006dfa:	b29b      	uxth	r3, r3
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d193      	bne.n	8006d28 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006e00:	69fa      	ldr	r2, [r7, #28]
 8006e02:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	0018      	movs	r0, r3
 8006e08:	f000 f954 	bl	80070b4 <SPI_EndRxTxTransaction>
 8006e0c:	1e03      	subs	r3, r0, #0
 8006e0e:	d006      	beq.n	8006e1e <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8006e10:	2323      	movs	r3, #35	@ 0x23
 8006e12:	18fb      	adds	r3, r7, r3
 8006e14:	2201      	movs	r2, #1
 8006e16:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	2220      	movs	r2, #32
 8006e1c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d004      	beq.n	8006e30 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 8006e26:	2323      	movs	r3, #35	@ 0x23
 8006e28:	18fb      	adds	r3, r7, r3
 8006e2a:	2201      	movs	r2, #1
 8006e2c:	701a      	strb	r2, [r3, #0]
 8006e2e:	e003      	b.n	8006e38 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	225d      	movs	r2, #93	@ 0x5d
 8006e34:	2101      	movs	r1, #1
 8006e36:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	225c      	movs	r2, #92	@ 0x5c
 8006e3c:	2100      	movs	r1, #0
 8006e3e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8006e40:	2323      	movs	r3, #35	@ 0x23
 8006e42:	18fb      	adds	r3, r7, r3
 8006e44:	781b      	ldrb	r3, [r3, #0]
}
 8006e46:	0018      	movs	r0, r3
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	b00a      	add	sp, #40	@ 0x28
 8006e4c:	bd80      	pop	{r7, pc}
 8006e4e:	46c0      	nop			@ (mov r8, r8)
 8006e50:	ffffefff 	.word	0xffffefff

08006e54 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b088      	sub	sp, #32
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	60f8      	str	r0, [r7, #12]
 8006e5c:	60b9      	str	r1, [r7, #8]
 8006e5e:	603b      	str	r3, [r7, #0]
 8006e60:	1dfb      	adds	r3, r7, #7
 8006e62:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006e64:	f7fd f9e6 	bl	8004234 <HAL_GetTick>
 8006e68:	0002      	movs	r2, r0
 8006e6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e6c:	1a9b      	subs	r3, r3, r2
 8006e6e:	683a      	ldr	r2, [r7, #0]
 8006e70:	18d3      	adds	r3, r2, r3
 8006e72:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006e74:	f7fd f9de 	bl	8004234 <HAL_GetTick>
 8006e78:	0003      	movs	r3, r0
 8006e7a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006e7c:	4b3a      	ldr	r3, [pc, #232]	@ (8006f68 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	015b      	lsls	r3, r3, #5
 8006e82:	0d1b      	lsrs	r3, r3, #20
 8006e84:	69fa      	ldr	r2, [r7, #28]
 8006e86:	4353      	muls	r3, r2
 8006e88:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006e8a:	e058      	b.n	8006f3e <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	3301      	adds	r3, #1
 8006e90:	d055      	beq.n	8006f3e <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006e92:	f7fd f9cf 	bl	8004234 <HAL_GetTick>
 8006e96:	0002      	movs	r2, r0
 8006e98:	69bb      	ldr	r3, [r7, #24]
 8006e9a:	1ad3      	subs	r3, r2, r3
 8006e9c:	69fa      	ldr	r2, [r7, #28]
 8006e9e:	429a      	cmp	r2, r3
 8006ea0:	d902      	bls.n	8006ea8 <SPI_WaitFlagStateUntilTimeout+0x54>
 8006ea2:	69fb      	ldr	r3, [r7, #28]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d142      	bne.n	8006f2e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	685a      	ldr	r2, [r3, #4]
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	21e0      	movs	r1, #224	@ 0xe0
 8006eb4:	438a      	bics	r2, r1
 8006eb6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	685a      	ldr	r2, [r3, #4]
 8006ebc:	2382      	movs	r3, #130	@ 0x82
 8006ebe:	005b      	lsls	r3, r3, #1
 8006ec0:	429a      	cmp	r2, r3
 8006ec2:	d113      	bne.n	8006eec <SPI_WaitFlagStateUntilTimeout+0x98>
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	689a      	ldr	r2, [r3, #8]
 8006ec8:	2380      	movs	r3, #128	@ 0x80
 8006eca:	021b      	lsls	r3, r3, #8
 8006ecc:	429a      	cmp	r2, r3
 8006ece:	d005      	beq.n	8006edc <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	689a      	ldr	r2, [r3, #8]
 8006ed4:	2380      	movs	r3, #128	@ 0x80
 8006ed6:	00db      	lsls	r3, r3, #3
 8006ed8:	429a      	cmp	r2, r3
 8006eda:	d107      	bne.n	8006eec <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	681a      	ldr	r2, [r3, #0]
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	2140      	movs	r1, #64	@ 0x40
 8006ee8:	438a      	bics	r2, r1
 8006eea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006ef0:	2380      	movs	r3, #128	@ 0x80
 8006ef2:	019b      	lsls	r3, r3, #6
 8006ef4:	429a      	cmp	r2, r3
 8006ef6:	d110      	bne.n	8006f1a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	681a      	ldr	r2, [r3, #0]
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	491a      	ldr	r1, [pc, #104]	@ (8006f6c <SPI_WaitFlagStateUntilTimeout+0x118>)
 8006f04:	400a      	ands	r2, r1
 8006f06:	601a      	str	r2, [r3, #0]
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	681a      	ldr	r2, [r3, #0]
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	2180      	movs	r1, #128	@ 0x80
 8006f14:	0189      	lsls	r1, r1, #6
 8006f16:	430a      	orrs	r2, r1
 8006f18:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	225d      	movs	r2, #93	@ 0x5d
 8006f1e:	2101      	movs	r1, #1
 8006f20:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	225c      	movs	r2, #92	@ 0x5c
 8006f26:	2100      	movs	r1, #0
 8006f28:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006f2a:	2303      	movs	r3, #3
 8006f2c:	e017      	b.n	8006f5e <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d101      	bne.n	8006f38 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8006f34:	2300      	movs	r3, #0
 8006f36:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006f38:	697b      	ldr	r3, [r7, #20]
 8006f3a:	3b01      	subs	r3, #1
 8006f3c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	689b      	ldr	r3, [r3, #8]
 8006f44:	68ba      	ldr	r2, [r7, #8]
 8006f46:	4013      	ands	r3, r2
 8006f48:	68ba      	ldr	r2, [r7, #8]
 8006f4a:	1ad3      	subs	r3, r2, r3
 8006f4c:	425a      	negs	r2, r3
 8006f4e:	4153      	adcs	r3, r2
 8006f50:	b2db      	uxtb	r3, r3
 8006f52:	001a      	movs	r2, r3
 8006f54:	1dfb      	adds	r3, r7, #7
 8006f56:	781b      	ldrb	r3, [r3, #0]
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	d197      	bne.n	8006e8c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006f5c:	2300      	movs	r3, #0
}
 8006f5e:	0018      	movs	r0, r3
 8006f60:	46bd      	mov	sp, r7
 8006f62:	b008      	add	sp, #32
 8006f64:	bd80      	pop	{r7, pc}
 8006f66:	46c0      	nop			@ (mov r8, r8)
 8006f68:	20000000 	.word	0x20000000
 8006f6c:	ffffdfff 	.word	0xffffdfff

08006f70 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b08a      	sub	sp, #40	@ 0x28
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	60f8      	str	r0, [r7, #12]
 8006f78:	60b9      	str	r1, [r7, #8]
 8006f7a:	607a      	str	r2, [r7, #4]
 8006f7c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006f7e:	2317      	movs	r3, #23
 8006f80:	18fb      	adds	r3, r7, r3
 8006f82:	2200      	movs	r2, #0
 8006f84:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006f86:	f7fd f955 	bl	8004234 <HAL_GetTick>
 8006f8a:	0002      	movs	r2, r0
 8006f8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f8e:	1a9b      	subs	r3, r3, r2
 8006f90:	683a      	ldr	r2, [r7, #0]
 8006f92:	18d3      	adds	r3, r2, r3
 8006f94:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006f96:	f7fd f94d 	bl	8004234 <HAL_GetTick>
 8006f9a:	0003      	movs	r3, r0
 8006f9c:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	330c      	adds	r3, #12
 8006fa4:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006fa6:	4b41      	ldr	r3, [pc, #260]	@ (80070ac <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8006fa8:	681a      	ldr	r2, [r3, #0]
 8006faa:	0013      	movs	r3, r2
 8006fac:	009b      	lsls	r3, r3, #2
 8006fae:	189b      	adds	r3, r3, r2
 8006fb0:	00da      	lsls	r2, r3, #3
 8006fb2:	1ad3      	subs	r3, r2, r3
 8006fb4:	0d1b      	lsrs	r3, r3, #20
 8006fb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fb8:	4353      	muls	r3, r2
 8006fba:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006fbc:	e068      	b.n	8007090 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006fbe:	68ba      	ldr	r2, [r7, #8]
 8006fc0:	23c0      	movs	r3, #192	@ 0xc0
 8006fc2:	00db      	lsls	r3, r3, #3
 8006fc4:	429a      	cmp	r2, r3
 8006fc6:	d10a      	bne.n	8006fde <SPI_WaitFifoStateUntilTimeout+0x6e>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d107      	bne.n	8006fde <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006fce:	69fb      	ldr	r3, [r7, #28]
 8006fd0:	781b      	ldrb	r3, [r3, #0]
 8006fd2:	b2da      	uxtb	r2, r3
 8006fd4:	2117      	movs	r1, #23
 8006fd6:	187b      	adds	r3, r7, r1
 8006fd8:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006fda:	187b      	adds	r3, r7, r1
 8006fdc:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	3301      	adds	r3, #1
 8006fe2:	d055      	beq.n	8007090 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006fe4:	f7fd f926 	bl	8004234 <HAL_GetTick>
 8006fe8:	0002      	movs	r2, r0
 8006fea:	6a3b      	ldr	r3, [r7, #32]
 8006fec:	1ad3      	subs	r3, r2, r3
 8006fee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ff0:	429a      	cmp	r2, r3
 8006ff2:	d902      	bls.n	8006ffa <SPI_WaitFifoStateUntilTimeout+0x8a>
 8006ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d142      	bne.n	8007080 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	685a      	ldr	r2, [r3, #4]
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	21e0      	movs	r1, #224	@ 0xe0
 8007006:	438a      	bics	r2, r1
 8007008:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	685a      	ldr	r2, [r3, #4]
 800700e:	2382      	movs	r3, #130	@ 0x82
 8007010:	005b      	lsls	r3, r3, #1
 8007012:	429a      	cmp	r2, r3
 8007014:	d113      	bne.n	800703e <SPI_WaitFifoStateUntilTimeout+0xce>
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	689a      	ldr	r2, [r3, #8]
 800701a:	2380      	movs	r3, #128	@ 0x80
 800701c:	021b      	lsls	r3, r3, #8
 800701e:	429a      	cmp	r2, r3
 8007020:	d005      	beq.n	800702e <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	689a      	ldr	r2, [r3, #8]
 8007026:	2380      	movs	r3, #128	@ 0x80
 8007028:	00db      	lsls	r3, r3, #3
 800702a:	429a      	cmp	r2, r3
 800702c:	d107      	bne.n	800703e <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	681a      	ldr	r2, [r3, #0]
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	2140      	movs	r1, #64	@ 0x40
 800703a:	438a      	bics	r2, r1
 800703c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007042:	2380      	movs	r3, #128	@ 0x80
 8007044:	019b      	lsls	r3, r3, #6
 8007046:	429a      	cmp	r2, r3
 8007048:	d110      	bne.n	800706c <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	681a      	ldr	r2, [r3, #0]
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4916      	ldr	r1, [pc, #88]	@ (80070b0 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8007056:	400a      	ands	r2, r1
 8007058:	601a      	str	r2, [r3, #0]
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	681a      	ldr	r2, [r3, #0]
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	2180      	movs	r1, #128	@ 0x80
 8007066:	0189      	lsls	r1, r1, #6
 8007068:	430a      	orrs	r2, r1
 800706a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	225d      	movs	r2, #93	@ 0x5d
 8007070:	2101      	movs	r1, #1
 8007072:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	225c      	movs	r2, #92	@ 0x5c
 8007078:	2100      	movs	r1, #0
 800707a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800707c:	2303      	movs	r3, #3
 800707e:	e010      	b.n	80070a2 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007080:	69bb      	ldr	r3, [r7, #24]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d101      	bne.n	800708a <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8007086:	2300      	movs	r3, #0
 8007088:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800708a:	69bb      	ldr	r3, [r7, #24]
 800708c:	3b01      	subs	r3, #1
 800708e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	689b      	ldr	r3, [r3, #8]
 8007096:	68ba      	ldr	r2, [r7, #8]
 8007098:	4013      	ands	r3, r2
 800709a:	687a      	ldr	r2, [r7, #4]
 800709c:	429a      	cmp	r2, r3
 800709e:	d18e      	bne.n	8006fbe <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 80070a0:	2300      	movs	r3, #0
}
 80070a2:	0018      	movs	r0, r3
 80070a4:	46bd      	mov	sp, r7
 80070a6:	b00a      	add	sp, #40	@ 0x28
 80070a8:	bd80      	pop	{r7, pc}
 80070aa:	46c0      	nop			@ (mov r8, r8)
 80070ac:	20000000 	.word	0x20000000
 80070b0:	ffffdfff 	.word	0xffffdfff

080070b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b086      	sub	sp, #24
 80070b8:	af02      	add	r7, sp, #8
 80070ba:	60f8      	str	r0, [r7, #12]
 80070bc:	60b9      	str	r1, [r7, #8]
 80070be:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80070c0:	68ba      	ldr	r2, [r7, #8]
 80070c2:	23c0      	movs	r3, #192	@ 0xc0
 80070c4:	0159      	lsls	r1, r3, #5
 80070c6:	68f8      	ldr	r0, [r7, #12]
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	9300      	str	r3, [sp, #0]
 80070cc:	0013      	movs	r3, r2
 80070ce:	2200      	movs	r2, #0
 80070d0:	f7ff ff4e 	bl	8006f70 <SPI_WaitFifoStateUntilTimeout>
 80070d4:	1e03      	subs	r3, r0, #0
 80070d6:	d007      	beq.n	80070e8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070dc:	2220      	movs	r2, #32
 80070de:	431a      	orrs	r2, r3
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80070e4:	2303      	movs	r3, #3
 80070e6:	e027      	b.n	8007138 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80070e8:	68ba      	ldr	r2, [r7, #8]
 80070ea:	68f8      	ldr	r0, [r7, #12]
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	9300      	str	r3, [sp, #0]
 80070f0:	0013      	movs	r3, r2
 80070f2:	2200      	movs	r2, #0
 80070f4:	2180      	movs	r1, #128	@ 0x80
 80070f6:	f7ff fead 	bl	8006e54 <SPI_WaitFlagStateUntilTimeout>
 80070fa:	1e03      	subs	r3, r0, #0
 80070fc:	d007      	beq.n	800710e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007102:	2220      	movs	r2, #32
 8007104:	431a      	orrs	r2, r3
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800710a:	2303      	movs	r3, #3
 800710c:	e014      	b.n	8007138 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800710e:	68ba      	ldr	r2, [r7, #8]
 8007110:	23c0      	movs	r3, #192	@ 0xc0
 8007112:	00d9      	lsls	r1, r3, #3
 8007114:	68f8      	ldr	r0, [r7, #12]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	9300      	str	r3, [sp, #0]
 800711a:	0013      	movs	r3, r2
 800711c:	2200      	movs	r2, #0
 800711e:	f7ff ff27 	bl	8006f70 <SPI_WaitFifoStateUntilTimeout>
 8007122:	1e03      	subs	r3, r0, #0
 8007124:	d007      	beq.n	8007136 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800712a:	2220      	movs	r2, #32
 800712c:	431a      	orrs	r2, r3
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007132:	2303      	movs	r3, #3
 8007134:	e000      	b.n	8007138 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007136:	2300      	movs	r3, #0
}
 8007138:	0018      	movs	r0, r3
 800713a:	46bd      	mov	sp, r7
 800713c:	b004      	add	sp, #16
 800713e:	bd80      	pop	{r7, pc}

08007140 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b082      	sub	sp, #8
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d101      	bne.n	8007152 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800714e:	2301      	movs	r3, #1
 8007150:	e04a      	b.n	80071e8 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	223d      	movs	r2, #61	@ 0x3d
 8007156:	5c9b      	ldrb	r3, [r3, r2]
 8007158:	b2db      	uxtb	r3, r3
 800715a:	2b00      	cmp	r3, #0
 800715c:	d107      	bne.n	800716e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	223c      	movs	r2, #60	@ 0x3c
 8007162:	2100      	movs	r1, #0
 8007164:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	0018      	movs	r0, r3
 800716a:	f7fc fe67 	bl	8003e3c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	223d      	movs	r2, #61	@ 0x3d
 8007172:	2102      	movs	r1, #2
 8007174:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681a      	ldr	r2, [r3, #0]
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	3304      	adds	r3, #4
 800717e:	0019      	movs	r1, r3
 8007180:	0010      	movs	r0, r2
 8007182:	f000 fa1f 	bl	80075c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2248      	movs	r2, #72	@ 0x48
 800718a:	2101      	movs	r1, #1
 800718c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	223e      	movs	r2, #62	@ 0x3e
 8007192:	2101      	movs	r1, #1
 8007194:	5499      	strb	r1, [r3, r2]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	223f      	movs	r2, #63	@ 0x3f
 800719a:	2101      	movs	r1, #1
 800719c:	5499      	strb	r1, [r3, r2]
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2240      	movs	r2, #64	@ 0x40
 80071a2:	2101      	movs	r1, #1
 80071a4:	5499      	strb	r1, [r3, r2]
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2241      	movs	r2, #65	@ 0x41
 80071aa:	2101      	movs	r1, #1
 80071ac:	5499      	strb	r1, [r3, r2]
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2242      	movs	r2, #66	@ 0x42
 80071b2:	2101      	movs	r1, #1
 80071b4:	5499      	strb	r1, [r3, r2]
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2243      	movs	r2, #67	@ 0x43
 80071ba:	2101      	movs	r1, #1
 80071bc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2244      	movs	r2, #68	@ 0x44
 80071c2:	2101      	movs	r1, #1
 80071c4:	5499      	strb	r1, [r3, r2]
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2245      	movs	r2, #69	@ 0x45
 80071ca:	2101      	movs	r1, #1
 80071cc:	5499      	strb	r1, [r3, r2]
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2246      	movs	r2, #70	@ 0x46
 80071d2:	2101      	movs	r1, #1
 80071d4:	5499      	strb	r1, [r3, r2]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2247      	movs	r2, #71	@ 0x47
 80071da:	2101      	movs	r1, #1
 80071dc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	223d      	movs	r2, #61	@ 0x3d
 80071e2:	2101      	movs	r1, #1
 80071e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80071e6:	2300      	movs	r3, #0
}
 80071e8:	0018      	movs	r0, r3
 80071ea:	46bd      	mov	sp, r7
 80071ec:	b002      	add	sp, #8
 80071ee:	bd80      	pop	{r7, pc}

080071f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b084      	sub	sp, #16
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
 80071f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d108      	bne.n	8007212 <HAL_TIM_PWM_Start+0x22>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	223e      	movs	r2, #62	@ 0x3e
 8007204:	5c9b      	ldrb	r3, [r3, r2]
 8007206:	b2db      	uxtb	r3, r3
 8007208:	3b01      	subs	r3, #1
 800720a:	1e5a      	subs	r2, r3, #1
 800720c:	4193      	sbcs	r3, r2
 800720e:	b2db      	uxtb	r3, r3
 8007210:	e037      	b.n	8007282 <HAL_TIM_PWM_Start+0x92>
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	2b04      	cmp	r3, #4
 8007216:	d108      	bne.n	800722a <HAL_TIM_PWM_Start+0x3a>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	223f      	movs	r2, #63	@ 0x3f
 800721c:	5c9b      	ldrb	r3, [r3, r2]
 800721e:	b2db      	uxtb	r3, r3
 8007220:	3b01      	subs	r3, #1
 8007222:	1e5a      	subs	r2, r3, #1
 8007224:	4193      	sbcs	r3, r2
 8007226:	b2db      	uxtb	r3, r3
 8007228:	e02b      	b.n	8007282 <HAL_TIM_PWM_Start+0x92>
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	2b08      	cmp	r3, #8
 800722e:	d108      	bne.n	8007242 <HAL_TIM_PWM_Start+0x52>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2240      	movs	r2, #64	@ 0x40
 8007234:	5c9b      	ldrb	r3, [r3, r2]
 8007236:	b2db      	uxtb	r3, r3
 8007238:	3b01      	subs	r3, #1
 800723a:	1e5a      	subs	r2, r3, #1
 800723c:	4193      	sbcs	r3, r2
 800723e:	b2db      	uxtb	r3, r3
 8007240:	e01f      	b.n	8007282 <HAL_TIM_PWM_Start+0x92>
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	2b0c      	cmp	r3, #12
 8007246:	d108      	bne.n	800725a <HAL_TIM_PWM_Start+0x6a>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2241      	movs	r2, #65	@ 0x41
 800724c:	5c9b      	ldrb	r3, [r3, r2]
 800724e:	b2db      	uxtb	r3, r3
 8007250:	3b01      	subs	r3, #1
 8007252:	1e5a      	subs	r2, r3, #1
 8007254:	4193      	sbcs	r3, r2
 8007256:	b2db      	uxtb	r3, r3
 8007258:	e013      	b.n	8007282 <HAL_TIM_PWM_Start+0x92>
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	2b10      	cmp	r3, #16
 800725e:	d108      	bne.n	8007272 <HAL_TIM_PWM_Start+0x82>
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2242      	movs	r2, #66	@ 0x42
 8007264:	5c9b      	ldrb	r3, [r3, r2]
 8007266:	b2db      	uxtb	r3, r3
 8007268:	3b01      	subs	r3, #1
 800726a:	1e5a      	subs	r2, r3, #1
 800726c:	4193      	sbcs	r3, r2
 800726e:	b2db      	uxtb	r3, r3
 8007270:	e007      	b.n	8007282 <HAL_TIM_PWM_Start+0x92>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2243      	movs	r2, #67	@ 0x43
 8007276:	5c9b      	ldrb	r3, [r3, r2]
 8007278:	b2db      	uxtb	r3, r3
 800727a:	3b01      	subs	r3, #1
 800727c:	1e5a      	subs	r2, r3, #1
 800727e:	4193      	sbcs	r3, r2
 8007280:	b2db      	uxtb	r3, r3
 8007282:	2b00      	cmp	r3, #0
 8007284:	d001      	beq.n	800728a <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8007286:	2301      	movs	r3, #1
 8007288:	e08b      	b.n	80073a2 <HAL_TIM_PWM_Start+0x1b2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d104      	bne.n	800729a <HAL_TIM_PWM_Start+0xaa>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	223e      	movs	r2, #62	@ 0x3e
 8007294:	2102      	movs	r1, #2
 8007296:	5499      	strb	r1, [r3, r2]
 8007298:	e023      	b.n	80072e2 <HAL_TIM_PWM_Start+0xf2>
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	2b04      	cmp	r3, #4
 800729e:	d104      	bne.n	80072aa <HAL_TIM_PWM_Start+0xba>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	223f      	movs	r2, #63	@ 0x3f
 80072a4:	2102      	movs	r1, #2
 80072a6:	5499      	strb	r1, [r3, r2]
 80072a8:	e01b      	b.n	80072e2 <HAL_TIM_PWM_Start+0xf2>
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	2b08      	cmp	r3, #8
 80072ae:	d104      	bne.n	80072ba <HAL_TIM_PWM_Start+0xca>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2240      	movs	r2, #64	@ 0x40
 80072b4:	2102      	movs	r1, #2
 80072b6:	5499      	strb	r1, [r3, r2]
 80072b8:	e013      	b.n	80072e2 <HAL_TIM_PWM_Start+0xf2>
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	2b0c      	cmp	r3, #12
 80072be:	d104      	bne.n	80072ca <HAL_TIM_PWM_Start+0xda>
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2241      	movs	r2, #65	@ 0x41
 80072c4:	2102      	movs	r1, #2
 80072c6:	5499      	strb	r1, [r3, r2]
 80072c8:	e00b      	b.n	80072e2 <HAL_TIM_PWM_Start+0xf2>
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	2b10      	cmp	r3, #16
 80072ce:	d104      	bne.n	80072da <HAL_TIM_PWM_Start+0xea>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2242      	movs	r2, #66	@ 0x42
 80072d4:	2102      	movs	r1, #2
 80072d6:	5499      	strb	r1, [r3, r2]
 80072d8:	e003      	b.n	80072e2 <HAL_TIM_PWM_Start+0xf2>
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2243      	movs	r2, #67	@ 0x43
 80072de:	2102      	movs	r1, #2
 80072e0:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	6839      	ldr	r1, [r7, #0]
 80072e8:	2201      	movs	r2, #1
 80072ea:	0018      	movs	r0, r3
 80072ec:	f000 fcbc 	bl	8007c68 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4a2d      	ldr	r2, [pc, #180]	@ (80073ac <HAL_TIM_PWM_Start+0x1bc>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d00e      	beq.n	8007318 <HAL_TIM_PWM_Start+0x128>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	4a2c      	ldr	r2, [pc, #176]	@ (80073b0 <HAL_TIM_PWM_Start+0x1c0>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d009      	beq.n	8007318 <HAL_TIM_PWM_Start+0x128>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	4a2a      	ldr	r2, [pc, #168]	@ (80073b4 <HAL_TIM_PWM_Start+0x1c4>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d004      	beq.n	8007318 <HAL_TIM_PWM_Start+0x128>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4a29      	ldr	r2, [pc, #164]	@ (80073b8 <HAL_TIM_PWM_Start+0x1c8>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d101      	bne.n	800731c <HAL_TIM_PWM_Start+0x12c>
 8007318:	2301      	movs	r3, #1
 800731a:	e000      	b.n	800731e <HAL_TIM_PWM_Start+0x12e>
 800731c:	2300      	movs	r3, #0
 800731e:	2b00      	cmp	r3, #0
 8007320:	d008      	beq.n	8007334 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	2180      	movs	r1, #128	@ 0x80
 800732e:	0209      	lsls	r1, r1, #8
 8007330:	430a      	orrs	r2, r1
 8007332:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	4a1c      	ldr	r2, [pc, #112]	@ (80073ac <HAL_TIM_PWM_Start+0x1bc>)
 800733a:	4293      	cmp	r3, r2
 800733c:	d00f      	beq.n	800735e <HAL_TIM_PWM_Start+0x16e>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681a      	ldr	r2, [r3, #0]
 8007342:	2380      	movs	r3, #128	@ 0x80
 8007344:	05db      	lsls	r3, r3, #23
 8007346:	429a      	cmp	r2, r3
 8007348:	d009      	beq.n	800735e <HAL_TIM_PWM_Start+0x16e>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4a1b      	ldr	r2, [pc, #108]	@ (80073bc <HAL_TIM_PWM_Start+0x1cc>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d004      	beq.n	800735e <HAL_TIM_PWM_Start+0x16e>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a15      	ldr	r2, [pc, #84]	@ (80073b0 <HAL_TIM_PWM_Start+0x1c0>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d116      	bne.n	800738c <HAL_TIM_PWM_Start+0x19c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	689b      	ldr	r3, [r3, #8]
 8007364:	4a16      	ldr	r2, [pc, #88]	@ (80073c0 <HAL_TIM_PWM_Start+0x1d0>)
 8007366:	4013      	ands	r3, r2
 8007368:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	2b06      	cmp	r3, #6
 800736e:	d016      	beq.n	800739e <HAL_TIM_PWM_Start+0x1ae>
 8007370:	68fa      	ldr	r2, [r7, #12]
 8007372:	2380      	movs	r3, #128	@ 0x80
 8007374:	025b      	lsls	r3, r3, #9
 8007376:	429a      	cmp	r2, r3
 8007378:	d011      	beq.n	800739e <HAL_TIM_PWM_Start+0x1ae>
    {
      __HAL_TIM_ENABLE(htim);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	681a      	ldr	r2, [r3, #0]
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	2101      	movs	r1, #1
 8007386:	430a      	orrs	r2, r1
 8007388:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800738a:	e008      	b.n	800739e <HAL_TIM_PWM_Start+0x1ae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	681a      	ldr	r2, [r3, #0]
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	2101      	movs	r1, #1
 8007398:	430a      	orrs	r2, r1
 800739a:	601a      	str	r2, [r3, #0]
 800739c:	e000      	b.n	80073a0 <HAL_TIM_PWM_Start+0x1b0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800739e:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80073a0:	2300      	movs	r3, #0
}
 80073a2:	0018      	movs	r0, r3
 80073a4:	46bd      	mov	sp, r7
 80073a6:	b004      	add	sp, #16
 80073a8:	bd80      	pop	{r7, pc}
 80073aa:	46c0      	nop			@ (mov r8, r8)
 80073ac:	40012c00 	.word	0x40012c00
 80073b0:	40014000 	.word	0x40014000
 80073b4:	40014400 	.word	0x40014400
 80073b8:	40014800 	.word	0x40014800
 80073bc:	40000400 	.word	0x40000400
 80073c0:	00010007 	.word	0x00010007

080073c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b086      	sub	sp, #24
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	60f8      	str	r0, [r7, #12]
 80073cc:	60b9      	str	r1, [r7, #8]
 80073ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80073d0:	2317      	movs	r3, #23
 80073d2:	18fb      	adds	r3, r7, r3
 80073d4:	2200      	movs	r2, #0
 80073d6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	223c      	movs	r2, #60	@ 0x3c
 80073dc:	5c9b      	ldrb	r3, [r3, r2]
 80073de:	2b01      	cmp	r3, #1
 80073e0:	d101      	bne.n	80073e6 <HAL_TIM_PWM_ConfigChannel+0x22>
 80073e2:	2302      	movs	r3, #2
 80073e4:	e0e5      	b.n	80075b2 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	223c      	movs	r2, #60	@ 0x3c
 80073ea:	2101      	movs	r1, #1
 80073ec:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2b14      	cmp	r3, #20
 80073f2:	d900      	bls.n	80073f6 <HAL_TIM_PWM_ConfigChannel+0x32>
 80073f4:	e0d1      	b.n	800759a <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	009a      	lsls	r2, r3, #2
 80073fa:	4b70      	ldr	r3, [pc, #448]	@ (80075bc <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80073fc:	18d3      	adds	r3, r2, r3
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	68ba      	ldr	r2, [r7, #8]
 8007408:	0011      	movs	r1, r2
 800740a:	0018      	movs	r0, r3
 800740c:	f000 f968 	bl	80076e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	699a      	ldr	r2, [r3, #24]
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	2108      	movs	r1, #8
 800741c:	430a      	orrs	r2, r1
 800741e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	699a      	ldr	r2, [r3, #24]
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	2104      	movs	r1, #4
 800742c:	438a      	bics	r2, r1
 800742e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	6999      	ldr	r1, [r3, #24]
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	691a      	ldr	r2, [r3, #16]
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	430a      	orrs	r2, r1
 8007440:	619a      	str	r2, [r3, #24]
      break;
 8007442:	e0af      	b.n	80075a4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	68ba      	ldr	r2, [r7, #8]
 800744a:	0011      	movs	r1, r2
 800744c:	0018      	movs	r0, r3
 800744e:	f000 f9d1 	bl	80077f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	699a      	ldr	r2, [r3, #24]
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	2180      	movs	r1, #128	@ 0x80
 800745e:	0109      	lsls	r1, r1, #4
 8007460:	430a      	orrs	r2, r1
 8007462:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	699a      	ldr	r2, [r3, #24]
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	4954      	ldr	r1, [pc, #336]	@ (80075c0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8007470:	400a      	ands	r2, r1
 8007472:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	6999      	ldr	r1, [r3, #24]
 800747a:	68bb      	ldr	r3, [r7, #8]
 800747c:	691b      	ldr	r3, [r3, #16]
 800747e:	021a      	lsls	r2, r3, #8
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	430a      	orrs	r2, r1
 8007486:	619a      	str	r2, [r3, #24]
      break;
 8007488:	e08c      	b.n	80075a4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	68ba      	ldr	r2, [r7, #8]
 8007490:	0011      	movs	r1, r2
 8007492:	0018      	movs	r0, r3
 8007494:	f000 fa32 	bl	80078fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	69da      	ldr	r2, [r3, #28]
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	2108      	movs	r1, #8
 80074a4:	430a      	orrs	r2, r1
 80074a6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	69da      	ldr	r2, [r3, #28]
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	2104      	movs	r1, #4
 80074b4:	438a      	bics	r2, r1
 80074b6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	69d9      	ldr	r1, [r3, #28]
 80074be:	68bb      	ldr	r3, [r7, #8]
 80074c0:	691a      	ldr	r2, [r3, #16]
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	430a      	orrs	r2, r1
 80074c8:	61da      	str	r2, [r3, #28]
      break;
 80074ca:	e06b      	b.n	80075a4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	68ba      	ldr	r2, [r7, #8]
 80074d2:	0011      	movs	r1, r2
 80074d4:	0018      	movs	r0, r3
 80074d6:	f000 fa99 	bl	8007a0c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	69da      	ldr	r2, [r3, #28]
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	2180      	movs	r1, #128	@ 0x80
 80074e6:	0109      	lsls	r1, r1, #4
 80074e8:	430a      	orrs	r2, r1
 80074ea:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	69da      	ldr	r2, [r3, #28]
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	4932      	ldr	r1, [pc, #200]	@ (80075c0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80074f8:	400a      	ands	r2, r1
 80074fa:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	69d9      	ldr	r1, [r3, #28]
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	691b      	ldr	r3, [r3, #16]
 8007506:	021a      	lsls	r2, r3, #8
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	430a      	orrs	r2, r1
 800750e:	61da      	str	r2, [r3, #28]
      break;
 8007510:	e048      	b.n	80075a4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	68ba      	ldr	r2, [r7, #8]
 8007518:	0011      	movs	r1, r2
 800751a:	0018      	movs	r0, r3
 800751c:	f000 fae0 	bl	8007ae0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	2108      	movs	r1, #8
 800752c:	430a      	orrs	r2, r1
 800752e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	2104      	movs	r1, #4
 800753c:	438a      	bics	r2, r1
 800753e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	691a      	ldr	r2, [r3, #16]
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	430a      	orrs	r2, r1
 8007550:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007552:	e027      	b.n	80075a4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	68ba      	ldr	r2, [r7, #8]
 800755a:	0011      	movs	r1, r2
 800755c:	0018      	movs	r0, r3
 800755e:	f000 fb1f 	bl	8007ba0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	2180      	movs	r1, #128	@ 0x80
 800756e:	0109      	lsls	r1, r1, #4
 8007570:	430a      	orrs	r2, r1
 8007572:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	4910      	ldr	r1, [pc, #64]	@ (80075c0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8007580:	400a      	ands	r2, r1
 8007582:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800758a:	68bb      	ldr	r3, [r7, #8]
 800758c:	691b      	ldr	r3, [r3, #16]
 800758e:	021a      	lsls	r2, r3, #8
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	430a      	orrs	r2, r1
 8007596:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007598:	e004      	b.n	80075a4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800759a:	2317      	movs	r3, #23
 800759c:	18fb      	adds	r3, r7, r3
 800759e:	2201      	movs	r2, #1
 80075a0:	701a      	strb	r2, [r3, #0]
      break;
 80075a2:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	223c      	movs	r2, #60	@ 0x3c
 80075a8:	2100      	movs	r1, #0
 80075aa:	5499      	strb	r1, [r3, r2]

  return status;
 80075ac:	2317      	movs	r3, #23
 80075ae:	18fb      	adds	r3, r7, r3
 80075b0:	781b      	ldrb	r3, [r3, #0]
}
 80075b2:	0018      	movs	r0, r3
 80075b4:	46bd      	mov	sp, r7
 80075b6:	b006      	add	sp, #24
 80075b8:	bd80      	pop	{r7, pc}
 80075ba:	46c0      	nop			@ (mov r8, r8)
 80075bc:	08008f98 	.word	0x08008f98
 80075c0:	fffffbff 	.word	0xfffffbff

080075c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b084      	sub	sp, #16
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
 80075cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	4a3b      	ldr	r2, [pc, #236]	@ (80076c4 <TIM_Base_SetConfig+0x100>)
 80075d8:	4293      	cmp	r3, r2
 80075da:	d008      	beq.n	80075ee <TIM_Base_SetConfig+0x2a>
 80075dc:	687a      	ldr	r2, [r7, #4]
 80075de:	2380      	movs	r3, #128	@ 0x80
 80075e0:	05db      	lsls	r3, r3, #23
 80075e2:	429a      	cmp	r2, r3
 80075e4:	d003      	beq.n	80075ee <TIM_Base_SetConfig+0x2a>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	4a37      	ldr	r2, [pc, #220]	@ (80076c8 <TIM_Base_SetConfig+0x104>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d108      	bne.n	8007600 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2270      	movs	r2, #112	@ 0x70
 80075f2:	4393      	bics	r3, r2
 80075f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	685b      	ldr	r3, [r3, #4]
 80075fa:	68fa      	ldr	r2, [r7, #12]
 80075fc:	4313      	orrs	r3, r2
 80075fe:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	4a30      	ldr	r2, [pc, #192]	@ (80076c4 <TIM_Base_SetConfig+0x100>)
 8007604:	4293      	cmp	r3, r2
 8007606:	d018      	beq.n	800763a <TIM_Base_SetConfig+0x76>
 8007608:	687a      	ldr	r2, [r7, #4]
 800760a:	2380      	movs	r3, #128	@ 0x80
 800760c:	05db      	lsls	r3, r3, #23
 800760e:	429a      	cmp	r2, r3
 8007610:	d013      	beq.n	800763a <TIM_Base_SetConfig+0x76>
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	4a2c      	ldr	r2, [pc, #176]	@ (80076c8 <TIM_Base_SetConfig+0x104>)
 8007616:	4293      	cmp	r3, r2
 8007618:	d00f      	beq.n	800763a <TIM_Base_SetConfig+0x76>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	4a2b      	ldr	r2, [pc, #172]	@ (80076cc <TIM_Base_SetConfig+0x108>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d00b      	beq.n	800763a <TIM_Base_SetConfig+0x76>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	4a2a      	ldr	r2, [pc, #168]	@ (80076d0 <TIM_Base_SetConfig+0x10c>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d007      	beq.n	800763a <TIM_Base_SetConfig+0x76>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	4a29      	ldr	r2, [pc, #164]	@ (80076d4 <TIM_Base_SetConfig+0x110>)
 800762e:	4293      	cmp	r3, r2
 8007630:	d003      	beq.n	800763a <TIM_Base_SetConfig+0x76>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	4a28      	ldr	r2, [pc, #160]	@ (80076d8 <TIM_Base_SetConfig+0x114>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d108      	bne.n	800764c <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	4a27      	ldr	r2, [pc, #156]	@ (80076dc <TIM_Base_SetConfig+0x118>)
 800763e:	4013      	ands	r3, r2
 8007640:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	68db      	ldr	r3, [r3, #12]
 8007646:	68fa      	ldr	r2, [r7, #12]
 8007648:	4313      	orrs	r3, r2
 800764a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	2280      	movs	r2, #128	@ 0x80
 8007650:	4393      	bics	r3, r2
 8007652:	001a      	movs	r2, r3
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	695b      	ldr	r3, [r3, #20]
 8007658:	4313      	orrs	r3, r2
 800765a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	68fa      	ldr	r2, [r7, #12]
 8007660:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	689a      	ldr	r2, [r3, #8]
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	681a      	ldr	r2, [r3, #0]
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	4a13      	ldr	r2, [pc, #76]	@ (80076c4 <TIM_Base_SetConfig+0x100>)
 8007676:	4293      	cmp	r3, r2
 8007678:	d00b      	beq.n	8007692 <TIM_Base_SetConfig+0xce>
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	4a14      	ldr	r2, [pc, #80]	@ (80076d0 <TIM_Base_SetConfig+0x10c>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d007      	beq.n	8007692 <TIM_Base_SetConfig+0xce>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	4a13      	ldr	r2, [pc, #76]	@ (80076d4 <TIM_Base_SetConfig+0x110>)
 8007686:	4293      	cmp	r3, r2
 8007688:	d003      	beq.n	8007692 <TIM_Base_SetConfig+0xce>
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	4a12      	ldr	r2, [pc, #72]	@ (80076d8 <TIM_Base_SetConfig+0x114>)
 800768e:	4293      	cmp	r3, r2
 8007690:	d103      	bne.n	800769a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	691a      	ldr	r2, [r3, #16]
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2201      	movs	r2, #1
 800769e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	691b      	ldr	r3, [r3, #16]
 80076a4:	2201      	movs	r2, #1
 80076a6:	4013      	ands	r3, r2
 80076a8:	2b01      	cmp	r3, #1
 80076aa:	d106      	bne.n	80076ba <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	691b      	ldr	r3, [r3, #16]
 80076b0:	2201      	movs	r2, #1
 80076b2:	4393      	bics	r3, r2
 80076b4:	001a      	movs	r2, r3
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	611a      	str	r2, [r3, #16]
  }
}
 80076ba:	46c0      	nop			@ (mov r8, r8)
 80076bc:	46bd      	mov	sp, r7
 80076be:	b004      	add	sp, #16
 80076c0:	bd80      	pop	{r7, pc}
 80076c2:	46c0      	nop			@ (mov r8, r8)
 80076c4:	40012c00 	.word	0x40012c00
 80076c8:	40000400 	.word	0x40000400
 80076cc:	40002000 	.word	0x40002000
 80076d0:	40014000 	.word	0x40014000
 80076d4:	40014400 	.word	0x40014400
 80076d8:	40014800 	.word	0x40014800
 80076dc:	fffffcff 	.word	0xfffffcff

080076e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b086      	sub	sp, #24
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
 80076e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6a1b      	ldr	r3, [r3, #32]
 80076ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6a1b      	ldr	r3, [r3, #32]
 80076f4:	2201      	movs	r2, #1
 80076f6:	4393      	bics	r3, r2
 80076f8:	001a      	movs	r2, r3
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	685b      	ldr	r3, [r3, #4]
 8007702:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	699b      	ldr	r3, [r3, #24]
 8007708:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	4a32      	ldr	r2, [pc, #200]	@ (80077d8 <TIM_OC1_SetConfig+0xf8>)
 800770e:	4013      	ands	r3, r2
 8007710:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	2203      	movs	r2, #3
 8007716:	4393      	bics	r3, r2
 8007718:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	68fa      	ldr	r2, [r7, #12]
 8007720:	4313      	orrs	r3, r2
 8007722:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	2202      	movs	r2, #2
 8007728:	4393      	bics	r3, r2
 800772a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	689b      	ldr	r3, [r3, #8]
 8007730:	697a      	ldr	r2, [r7, #20]
 8007732:	4313      	orrs	r3, r2
 8007734:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	4a28      	ldr	r2, [pc, #160]	@ (80077dc <TIM_OC1_SetConfig+0xfc>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d00b      	beq.n	8007756 <TIM_OC1_SetConfig+0x76>
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	4a27      	ldr	r2, [pc, #156]	@ (80077e0 <TIM_OC1_SetConfig+0x100>)
 8007742:	4293      	cmp	r3, r2
 8007744:	d007      	beq.n	8007756 <TIM_OC1_SetConfig+0x76>
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	4a26      	ldr	r2, [pc, #152]	@ (80077e4 <TIM_OC1_SetConfig+0x104>)
 800774a:	4293      	cmp	r3, r2
 800774c:	d003      	beq.n	8007756 <TIM_OC1_SetConfig+0x76>
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	4a25      	ldr	r2, [pc, #148]	@ (80077e8 <TIM_OC1_SetConfig+0x108>)
 8007752:	4293      	cmp	r3, r2
 8007754:	d10c      	bne.n	8007770 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007756:	697b      	ldr	r3, [r7, #20]
 8007758:	2208      	movs	r2, #8
 800775a:	4393      	bics	r3, r2
 800775c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	68db      	ldr	r3, [r3, #12]
 8007762:	697a      	ldr	r2, [r7, #20]
 8007764:	4313      	orrs	r3, r2
 8007766:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007768:	697b      	ldr	r3, [r7, #20]
 800776a:	2204      	movs	r2, #4
 800776c:	4393      	bics	r3, r2
 800776e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	4a1a      	ldr	r2, [pc, #104]	@ (80077dc <TIM_OC1_SetConfig+0xfc>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d00b      	beq.n	8007790 <TIM_OC1_SetConfig+0xb0>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	4a19      	ldr	r2, [pc, #100]	@ (80077e0 <TIM_OC1_SetConfig+0x100>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d007      	beq.n	8007790 <TIM_OC1_SetConfig+0xb0>
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	4a18      	ldr	r2, [pc, #96]	@ (80077e4 <TIM_OC1_SetConfig+0x104>)
 8007784:	4293      	cmp	r3, r2
 8007786:	d003      	beq.n	8007790 <TIM_OC1_SetConfig+0xb0>
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	4a17      	ldr	r2, [pc, #92]	@ (80077e8 <TIM_OC1_SetConfig+0x108>)
 800778c:	4293      	cmp	r3, r2
 800778e:	d111      	bne.n	80077b4 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	4a16      	ldr	r2, [pc, #88]	@ (80077ec <TIM_OC1_SetConfig+0x10c>)
 8007794:	4013      	ands	r3, r2
 8007796:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007798:	693b      	ldr	r3, [r7, #16]
 800779a:	4a15      	ldr	r2, [pc, #84]	@ (80077f0 <TIM_OC1_SetConfig+0x110>)
 800779c:	4013      	ands	r3, r2
 800779e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	695b      	ldr	r3, [r3, #20]
 80077a4:	693a      	ldr	r2, [r7, #16]
 80077a6:	4313      	orrs	r3, r2
 80077a8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	699b      	ldr	r3, [r3, #24]
 80077ae:	693a      	ldr	r2, [r7, #16]
 80077b0:	4313      	orrs	r3, r2
 80077b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	693a      	ldr	r2, [r7, #16]
 80077b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	68fa      	ldr	r2, [r7, #12]
 80077be:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	685a      	ldr	r2, [r3, #4]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	697a      	ldr	r2, [r7, #20]
 80077cc:	621a      	str	r2, [r3, #32]
}
 80077ce:	46c0      	nop			@ (mov r8, r8)
 80077d0:	46bd      	mov	sp, r7
 80077d2:	b006      	add	sp, #24
 80077d4:	bd80      	pop	{r7, pc}
 80077d6:	46c0      	nop			@ (mov r8, r8)
 80077d8:	fffeff8f 	.word	0xfffeff8f
 80077dc:	40012c00 	.word	0x40012c00
 80077e0:	40014000 	.word	0x40014000
 80077e4:	40014400 	.word	0x40014400
 80077e8:	40014800 	.word	0x40014800
 80077ec:	fffffeff 	.word	0xfffffeff
 80077f0:	fffffdff 	.word	0xfffffdff

080077f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b086      	sub	sp, #24
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
 80077fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6a1b      	ldr	r3, [r3, #32]
 8007802:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6a1b      	ldr	r3, [r3, #32]
 8007808:	2210      	movs	r2, #16
 800780a:	4393      	bics	r3, r2
 800780c:	001a      	movs	r2, r3
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	685b      	ldr	r3, [r3, #4]
 8007816:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	699b      	ldr	r3, [r3, #24]
 800781c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	4a2e      	ldr	r2, [pc, #184]	@ (80078dc <TIM_OC2_SetConfig+0xe8>)
 8007822:	4013      	ands	r3, r2
 8007824:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	4a2d      	ldr	r2, [pc, #180]	@ (80078e0 <TIM_OC2_SetConfig+0xec>)
 800782a:	4013      	ands	r3, r2
 800782c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	021b      	lsls	r3, r3, #8
 8007834:	68fa      	ldr	r2, [r7, #12]
 8007836:	4313      	orrs	r3, r2
 8007838:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800783a:	697b      	ldr	r3, [r7, #20]
 800783c:	2220      	movs	r2, #32
 800783e:	4393      	bics	r3, r2
 8007840:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	689b      	ldr	r3, [r3, #8]
 8007846:	011b      	lsls	r3, r3, #4
 8007848:	697a      	ldr	r2, [r7, #20]
 800784a:	4313      	orrs	r3, r2
 800784c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	4a24      	ldr	r2, [pc, #144]	@ (80078e4 <TIM_OC2_SetConfig+0xf0>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d10d      	bne.n	8007872 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	2280      	movs	r2, #128	@ 0x80
 800785a:	4393      	bics	r3, r2
 800785c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	68db      	ldr	r3, [r3, #12]
 8007862:	011b      	lsls	r3, r3, #4
 8007864:	697a      	ldr	r2, [r7, #20]
 8007866:	4313      	orrs	r3, r2
 8007868:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800786a:	697b      	ldr	r3, [r7, #20]
 800786c:	2240      	movs	r2, #64	@ 0x40
 800786e:	4393      	bics	r3, r2
 8007870:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	4a1b      	ldr	r2, [pc, #108]	@ (80078e4 <TIM_OC2_SetConfig+0xf0>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d00b      	beq.n	8007892 <TIM_OC2_SetConfig+0x9e>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	4a1a      	ldr	r2, [pc, #104]	@ (80078e8 <TIM_OC2_SetConfig+0xf4>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d007      	beq.n	8007892 <TIM_OC2_SetConfig+0x9e>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	4a19      	ldr	r2, [pc, #100]	@ (80078ec <TIM_OC2_SetConfig+0xf8>)
 8007886:	4293      	cmp	r3, r2
 8007888:	d003      	beq.n	8007892 <TIM_OC2_SetConfig+0x9e>
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	4a18      	ldr	r2, [pc, #96]	@ (80078f0 <TIM_OC2_SetConfig+0xfc>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d113      	bne.n	80078ba <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007892:	693b      	ldr	r3, [r7, #16]
 8007894:	4a17      	ldr	r2, [pc, #92]	@ (80078f4 <TIM_OC2_SetConfig+0x100>)
 8007896:	4013      	ands	r3, r2
 8007898:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800789a:	693b      	ldr	r3, [r7, #16]
 800789c:	4a16      	ldr	r2, [pc, #88]	@ (80078f8 <TIM_OC2_SetConfig+0x104>)
 800789e:	4013      	ands	r3, r2
 80078a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	695b      	ldr	r3, [r3, #20]
 80078a6:	009b      	lsls	r3, r3, #2
 80078a8:	693a      	ldr	r2, [r7, #16]
 80078aa:	4313      	orrs	r3, r2
 80078ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	699b      	ldr	r3, [r3, #24]
 80078b2:	009b      	lsls	r3, r3, #2
 80078b4:	693a      	ldr	r2, [r7, #16]
 80078b6:	4313      	orrs	r3, r2
 80078b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	693a      	ldr	r2, [r7, #16]
 80078be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	68fa      	ldr	r2, [r7, #12]
 80078c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	685a      	ldr	r2, [r3, #4]
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	697a      	ldr	r2, [r7, #20]
 80078d2:	621a      	str	r2, [r3, #32]
}
 80078d4:	46c0      	nop			@ (mov r8, r8)
 80078d6:	46bd      	mov	sp, r7
 80078d8:	b006      	add	sp, #24
 80078da:	bd80      	pop	{r7, pc}
 80078dc:	feff8fff 	.word	0xfeff8fff
 80078e0:	fffffcff 	.word	0xfffffcff
 80078e4:	40012c00 	.word	0x40012c00
 80078e8:	40014000 	.word	0x40014000
 80078ec:	40014400 	.word	0x40014400
 80078f0:	40014800 	.word	0x40014800
 80078f4:	fffffbff 	.word	0xfffffbff
 80078f8:	fffff7ff 	.word	0xfffff7ff

080078fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b086      	sub	sp, #24
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
 8007904:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6a1b      	ldr	r3, [r3, #32]
 800790a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6a1b      	ldr	r3, [r3, #32]
 8007910:	4a33      	ldr	r2, [pc, #204]	@ (80079e0 <TIM_OC3_SetConfig+0xe4>)
 8007912:	401a      	ands	r2, r3
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	685b      	ldr	r3, [r3, #4]
 800791c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	69db      	ldr	r3, [r3, #28]
 8007922:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	4a2f      	ldr	r2, [pc, #188]	@ (80079e4 <TIM_OC3_SetConfig+0xe8>)
 8007928:	4013      	ands	r3, r2
 800792a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	2203      	movs	r2, #3
 8007930:	4393      	bics	r3, r2
 8007932:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	68fa      	ldr	r2, [r7, #12]
 800793a:	4313      	orrs	r3, r2
 800793c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	4a29      	ldr	r2, [pc, #164]	@ (80079e8 <TIM_OC3_SetConfig+0xec>)
 8007942:	4013      	ands	r3, r2
 8007944:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	689b      	ldr	r3, [r3, #8]
 800794a:	021b      	lsls	r3, r3, #8
 800794c:	697a      	ldr	r2, [r7, #20]
 800794e:	4313      	orrs	r3, r2
 8007950:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	4a25      	ldr	r2, [pc, #148]	@ (80079ec <TIM_OC3_SetConfig+0xf0>)
 8007956:	4293      	cmp	r3, r2
 8007958:	d10d      	bne.n	8007976 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	4a24      	ldr	r2, [pc, #144]	@ (80079f0 <TIM_OC3_SetConfig+0xf4>)
 800795e:	4013      	ands	r3, r2
 8007960:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	68db      	ldr	r3, [r3, #12]
 8007966:	021b      	lsls	r3, r3, #8
 8007968:	697a      	ldr	r2, [r7, #20]
 800796a:	4313      	orrs	r3, r2
 800796c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800796e:	697b      	ldr	r3, [r7, #20]
 8007970:	4a20      	ldr	r2, [pc, #128]	@ (80079f4 <TIM_OC3_SetConfig+0xf8>)
 8007972:	4013      	ands	r3, r2
 8007974:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	4a1c      	ldr	r2, [pc, #112]	@ (80079ec <TIM_OC3_SetConfig+0xf0>)
 800797a:	4293      	cmp	r3, r2
 800797c:	d00b      	beq.n	8007996 <TIM_OC3_SetConfig+0x9a>
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	4a1d      	ldr	r2, [pc, #116]	@ (80079f8 <TIM_OC3_SetConfig+0xfc>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d007      	beq.n	8007996 <TIM_OC3_SetConfig+0x9a>
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	4a1c      	ldr	r2, [pc, #112]	@ (80079fc <TIM_OC3_SetConfig+0x100>)
 800798a:	4293      	cmp	r3, r2
 800798c:	d003      	beq.n	8007996 <TIM_OC3_SetConfig+0x9a>
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	4a1b      	ldr	r2, [pc, #108]	@ (8007a00 <TIM_OC3_SetConfig+0x104>)
 8007992:	4293      	cmp	r3, r2
 8007994:	d113      	bne.n	80079be <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007996:	693b      	ldr	r3, [r7, #16]
 8007998:	4a1a      	ldr	r2, [pc, #104]	@ (8007a04 <TIM_OC3_SetConfig+0x108>)
 800799a:	4013      	ands	r3, r2
 800799c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800799e:	693b      	ldr	r3, [r7, #16]
 80079a0:	4a19      	ldr	r2, [pc, #100]	@ (8007a08 <TIM_OC3_SetConfig+0x10c>)
 80079a2:	4013      	ands	r3, r2
 80079a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	695b      	ldr	r3, [r3, #20]
 80079aa:	011b      	lsls	r3, r3, #4
 80079ac:	693a      	ldr	r2, [r7, #16]
 80079ae:	4313      	orrs	r3, r2
 80079b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	699b      	ldr	r3, [r3, #24]
 80079b6:	011b      	lsls	r3, r3, #4
 80079b8:	693a      	ldr	r2, [r7, #16]
 80079ba:	4313      	orrs	r3, r2
 80079bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	693a      	ldr	r2, [r7, #16]
 80079c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	68fa      	ldr	r2, [r7, #12]
 80079c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	685a      	ldr	r2, [r3, #4]
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	697a      	ldr	r2, [r7, #20]
 80079d6:	621a      	str	r2, [r3, #32]
}
 80079d8:	46c0      	nop			@ (mov r8, r8)
 80079da:	46bd      	mov	sp, r7
 80079dc:	b006      	add	sp, #24
 80079de:	bd80      	pop	{r7, pc}
 80079e0:	fffffeff 	.word	0xfffffeff
 80079e4:	fffeff8f 	.word	0xfffeff8f
 80079e8:	fffffdff 	.word	0xfffffdff
 80079ec:	40012c00 	.word	0x40012c00
 80079f0:	fffff7ff 	.word	0xfffff7ff
 80079f4:	fffffbff 	.word	0xfffffbff
 80079f8:	40014000 	.word	0x40014000
 80079fc:	40014400 	.word	0x40014400
 8007a00:	40014800 	.word	0x40014800
 8007a04:	ffffefff 	.word	0xffffefff
 8007a08:	ffffdfff 	.word	0xffffdfff

08007a0c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b086      	sub	sp, #24
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
 8007a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	6a1b      	ldr	r3, [r3, #32]
 8007a1a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6a1b      	ldr	r3, [r3, #32]
 8007a20:	4a26      	ldr	r2, [pc, #152]	@ (8007abc <TIM_OC4_SetConfig+0xb0>)
 8007a22:	401a      	ands	r2, r3
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	685b      	ldr	r3, [r3, #4]
 8007a2c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	69db      	ldr	r3, [r3, #28]
 8007a32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	4a22      	ldr	r2, [pc, #136]	@ (8007ac0 <TIM_OC4_SetConfig+0xb4>)
 8007a38:	4013      	ands	r3, r2
 8007a3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	4a21      	ldr	r2, [pc, #132]	@ (8007ac4 <TIM_OC4_SetConfig+0xb8>)
 8007a40:	4013      	ands	r3, r2
 8007a42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	021b      	lsls	r3, r3, #8
 8007a4a:	68fa      	ldr	r2, [r7, #12]
 8007a4c:	4313      	orrs	r3, r2
 8007a4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	4a1d      	ldr	r2, [pc, #116]	@ (8007ac8 <TIM_OC4_SetConfig+0xbc>)
 8007a54:	4013      	ands	r3, r2
 8007a56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	689b      	ldr	r3, [r3, #8]
 8007a5c:	031b      	lsls	r3, r3, #12
 8007a5e:	693a      	ldr	r2, [r7, #16]
 8007a60:	4313      	orrs	r3, r2
 8007a62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	4a19      	ldr	r2, [pc, #100]	@ (8007acc <TIM_OC4_SetConfig+0xc0>)
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d00b      	beq.n	8007a84 <TIM_OC4_SetConfig+0x78>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	4a18      	ldr	r2, [pc, #96]	@ (8007ad0 <TIM_OC4_SetConfig+0xc4>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d007      	beq.n	8007a84 <TIM_OC4_SetConfig+0x78>
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	4a17      	ldr	r2, [pc, #92]	@ (8007ad4 <TIM_OC4_SetConfig+0xc8>)
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d003      	beq.n	8007a84 <TIM_OC4_SetConfig+0x78>
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	4a16      	ldr	r2, [pc, #88]	@ (8007ad8 <TIM_OC4_SetConfig+0xcc>)
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d109      	bne.n	8007a98 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007a84:	697b      	ldr	r3, [r7, #20]
 8007a86:	4a15      	ldr	r2, [pc, #84]	@ (8007adc <TIM_OC4_SetConfig+0xd0>)
 8007a88:	4013      	ands	r3, r2
 8007a8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	695b      	ldr	r3, [r3, #20]
 8007a90:	019b      	lsls	r3, r3, #6
 8007a92:	697a      	ldr	r2, [r7, #20]
 8007a94:	4313      	orrs	r3, r2
 8007a96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	697a      	ldr	r2, [r7, #20]
 8007a9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	68fa      	ldr	r2, [r7, #12]
 8007aa2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	685a      	ldr	r2, [r3, #4]
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	693a      	ldr	r2, [r7, #16]
 8007ab0:	621a      	str	r2, [r3, #32]
}
 8007ab2:	46c0      	nop			@ (mov r8, r8)
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	b006      	add	sp, #24
 8007ab8:	bd80      	pop	{r7, pc}
 8007aba:	46c0      	nop			@ (mov r8, r8)
 8007abc:	ffffefff 	.word	0xffffefff
 8007ac0:	feff8fff 	.word	0xfeff8fff
 8007ac4:	fffffcff 	.word	0xfffffcff
 8007ac8:	ffffdfff 	.word	0xffffdfff
 8007acc:	40012c00 	.word	0x40012c00
 8007ad0:	40014000 	.word	0x40014000
 8007ad4:	40014400 	.word	0x40014400
 8007ad8:	40014800 	.word	0x40014800
 8007adc:	ffffbfff 	.word	0xffffbfff

08007ae0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b086      	sub	sp, #24
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
 8007ae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	6a1b      	ldr	r3, [r3, #32]
 8007aee:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6a1b      	ldr	r3, [r3, #32]
 8007af4:	4a23      	ldr	r2, [pc, #140]	@ (8007b84 <TIM_OC5_SetConfig+0xa4>)
 8007af6:	401a      	ands	r2, r3
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	685b      	ldr	r3, [r3, #4]
 8007b00:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	4a1f      	ldr	r2, [pc, #124]	@ (8007b88 <TIM_OC5_SetConfig+0xa8>)
 8007b0c:	4013      	ands	r3, r2
 8007b0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b10:	683b      	ldr	r3, [r7, #0]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	68fa      	ldr	r2, [r7, #12]
 8007b16:	4313      	orrs	r3, r2
 8007b18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007b1a:	693b      	ldr	r3, [r7, #16]
 8007b1c:	4a1b      	ldr	r2, [pc, #108]	@ (8007b8c <TIM_OC5_SetConfig+0xac>)
 8007b1e:	4013      	ands	r3, r2
 8007b20:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007b22:	683b      	ldr	r3, [r7, #0]
 8007b24:	689b      	ldr	r3, [r3, #8]
 8007b26:	041b      	lsls	r3, r3, #16
 8007b28:	693a      	ldr	r2, [r7, #16]
 8007b2a:	4313      	orrs	r3, r2
 8007b2c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	4a17      	ldr	r2, [pc, #92]	@ (8007b90 <TIM_OC5_SetConfig+0xb0>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d00b      	beq.n	8007b4e <TIM_OC5_SetConfig+0x6e>
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	4a16      	ldr	r2, [pc, #88]	@ (8007b94 <TIM_OC5_SetConfig+0xb4>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d007      	beq.n	8007b4e <TIM_OC5_SetConfig+0x6e>
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	4a15      	ldr	r2, [pc, #84]	@ (8007b98 <TIM_OC5_SetConfig+0xb8>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d003      	beq.n	8007b4e <TIM_OC5_SetConfig+0x6e>
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	4a14      	ldr	r2, [pc, #80]	@ (8007b9c <TIM_OC5_SetConfig+0xbc>)
 8007b4a:	4293      	cmp	r3, r2
 8007b4c:	d109      	bne.n	8007b62 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007b4e:	697b      	ldr	r3, [r7, #20]
 8007b50:	4a0c      	ldr	r2, [pc, #48]	@ (8007b84 <TIM_OC5_SetConfig+0xa4>)
 8007b52:	4013      	ands	r3, r2
 8007b54:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	695b      	ldr	r3, [r3, #20]
 8007b5a:	021b      	lsls	r3, r3, #8
 8007b5c:	697a      	ldr	r2, [r7, #20]
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	697a      	ldr	r2, [r7, #20]
 8007b66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	68fa      	ldr	r2, [r7, #12]
 8007b6c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	685a      	ldr	r2, [r3, #4]
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	693a      	ldr	r2, [r7, #16]
 8007b7a:	621a      	str	r2, [r3, #32]
}
 8007b7c:	46c0      	nop			@ (mov r8, r8)
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	b006      	add	sp, #24
 8007b82:	bd80      	pop	{r7, pc}
 8007b84:	fffeffff 	.word	0xfffeffff
 8007b88:	fffeff8f 	.word	0xfffeff8f
 8007b8c:	fffdffff 	.word	0xfffdffff
 8007b90:	40012c00 	.word	0x40012c00
 8007b94:	40014000 	.word	0x40014000
 8007b98:	40014400 	.word	0x40014400
 8007b9c:	40014800 	.word	0x40014800

08007ba0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b086      	sub	sp, #24
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
 8007ba8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6a1b      	ldr	r3, [r3, #32]
 8007bae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6a1b      	ldr	r3, [r3, #32]
 8007bb4:	4a24      	ldr	r2, [pc, #144]	@ (8007c48 <TIM_OC6_SetConfig+0xa8>)
 8007bb6:	401a      	ands	r2, r3
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	685b      	ldr	r3, [r3, #4]
 8007bc0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	4a20      	ldr	r2, [pc, #128]	@ (8007c4c <TIM_OC6_SetConfig+0xac>)
 8007bcc:	4013      	ands	r3, r2
 8007bce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	021b      	lsls	r3, r3, #8
 8007bd6:	68fa      	ldr	r2, [r7, #12]
 8007bd8:	4313      	orrs	r3, r2
 8007bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007bdc:	693b      	ldr	r3, [r7, #16]
 8007bde:	4a1c      	ldr	r2, [pc, #112]	@ (8007c50 <TIM_OC6_SetConfig+0xb0>)
 8007be0:	4013      	ands	r3, r2
 8007be2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	689b      	ldr	r3, [r3, #8]
 8007be8:	051b      	lsls	r3, r3, #20
 8007bea:	693a      	ldr	r2, [r7, #16]
 8007bec:	4313      	orrs	r3, r2
 8007bee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	4a18      	ldr	r2, [pc, #96]	@ (8007c54 <TIM_OC6_SetConfig+0xb4>)
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d00b      	beq.n	8007c10 <TIM_OC6_SetConfig+0x70>
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	4a17      	ldr	r2, [pc, #92]	@ (8007c58 <TIM_OC6_SetConfig+0xb8>)
 8007bfc:	4293      	cmp	r3, r2
 8007bfe:	d007      	beq.n	8007c10 <TIM_OC6_SetConfig+0x70>
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	4a16      	ldr	r2, [pc, #88]	@ (8007c5c <TIM_OC6_SetConfig+0xbc>)
 8007c04:	4293      	cmp	r3, r2
 8007c06:	d003      	beq.n	8007c10 <TIM_OC6_SetConfig+0x70>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	4a15      	ldr	r2, [pc, #84]	@ (8007c60 <TIM_OC6_SetConfig+0xc0>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d109      	bne.n	8007c24 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007c10:	697b      	ldr	r3, [r7, #20]
 8007c12:	4a14      	ldr	r2, [pc, #80]	@ (8007c64 <TIM_OC6_SetConfig+0xc4>)
 8007c14:	4013      	ands	r3, r2
 8007c16:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	695b      	ldr	r3, [r3, #20]
 8007c1c:	029b      	lsls	r3, r3, #10
 8007c1e:	697a      	ldr	r2, [r7, #20]
 8007c20:	4313      	orrs	r3, r2
 8007c22:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	697a      	ldr	r2, [r7, #20]
 8007c28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	68fa      	ldr	r2, [r7, #12]
 8007c2e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	685a      	ldr	r2, [r3, #4]
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	693a      	ldr	r2, [r7, #16]
 8007c3c:	621a      	str	r2, [r3, #32]
}
 8007c3e:	46c0      	nop			@ (mov r8, r8)
 8007c40:	46bd      	mov	sp, r7
 8007c42:	b006      	add	sp, #24
 8007c44:	bd80      	pop	{r7, pc}
 8007c46:	46c0      	nop			@ (mov r8, r8)
 8007c48:	ffefffff 	.word	0xffefffff
 8007c4c:	feff8fff 	.word	0xfeff8fff
 8007c50:	ffdfffff 	.word	0xffdfffff
 8007c54:	40012c00 	.word	0x40012c00
 8007c58:	40014000 	.word	0x40014000
 8007c5c:	40014400 	.word	0x40014400
 8007c60:	40014800 	.word	0x40014800
 8007c64:	fffbffff 	.word	0xfffbffff

08007c68 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	b086      	sub	sp, #24
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	60f8      	str	r0, [r7, #12]
 8007c70:	60b9      	str	r1, [r7, #8]
 8007c72:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	221f      	movs	r2, #31
 8007c78:	4013      	ands	r3, r2
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	409a      	lsls	r2, r3
 8007c7e:	0013      	movs	r3, r2
 8007c80:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	6a1b      	ldr	r3, [r3, #32]
 8007c86:	697a      	ldr	r2, [r7, #20]
 8007c88:	43d2      	mvns	r2, r2
 8007c8a:	401a      	ands	r2, r3
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	6a1a      	ldr	r2, [r3, #32]
 8007c94:	68bb      	ldr	r3, [r7, #8]
 8007c96:	211f      	movs	r1, #31
 8007c98:	400b      	ands	r3, r1
 8007c9a:	6879      	ldr	r1, [r7, #4]
 8007c9c:	4099      	lsls	r1, r3
 8007c9e:	000b      	movs	r3, r1
 8007ca0:	431a      	orrs	r2, r3
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	621a      	str	r2, [r3, #32]
}
 8007ca6:	46c0      	nop			@ (mov r8, r8)
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	b006      	add	sp, #24
 8007cac:	bd80      	pop	{r7, pc}
	...

08007cb0 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007cb0:	b580      	push	{r7, lr}
 8007cb2:	b084      	sub	sp, #16
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
 8007cb8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d108      	bne.n	8007cd2 <HAL_TIMEx_PWMN_Start+0x22>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2244      	movs	r2, #68	@ 0x44
 8007cc4:	5c9b      	ldrb	r3, [r3, r2]
 8007cc6:	b2db      	uxtb	r3, r3
 8007cc8:	3b01      	subs	r3, #1
 8007cca:	1e5a      	subs	r2, r3, #1
 8007ccc:	4193      	sbcs	r3, r2
 8007cce:	b2db      	uxtb	r3, r3
 8007cd0:	e01f      	b.n	8007d12 <HAL_TIMEx_PWMN_Start+0x62>
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	2b04      	cmp	r3, #4
 8007cd6:	d108      	bne.n	8007cea <HAL_TIMEx_PWMN_Start+0x3a>
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2245      	movs	r2, #69	@ 0x45
 8007cdc:	5c9b      	ldrb	r3, [r3, r2]
 8007cde:	b2db      	uxtb	r3, r3
 8007ce0:	3b01      	subs	r3, #1
 8007ce2:	1e5a      	subs	r2, r3, #1
 8007ce4:	4193      	sbcs	r3, r2
 8007ce6:	b2db      	uxtb	r3, r3
 8007ce8:	e013      	b.n	8007d12 <HAL_TIMEx_PWMN_Start+0x62>
 8007cea:	683b      	ldr	r3, [r7, #0]
 8007cec:	2b08      	cmp	r3, #8
 8007cee:	d108      	bne.n	8007d02 <HAL_TIMEx_PWMN_Start+0x52>
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2246      	movs	r2, #70	@ 0x46
 8007cf4:	5c9b      	ldrb	r3, [r3, r2]
 8007cf6:	b2db      	uxtb	r3, r3
 8007cf8:	3b01      	subs	r3, #1
 8007cfa:	1e5a      	subs	r2, r3, #1
 8007cfc:	4193      	sbcs	r3, r2
 8007cfe:	b2db      	uxtb	r3, r3
 8007d00:	e007      	b.n	8007d12 <HAL_TIMEx_PWMN_Start+0x62>
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2247      	movs	r2, #71	@ 0x47
 8007d06:	5c9b      	ldrb	r3, [r3, r2]
 8007d08:	b2db      	uxtb	r3, r3
 8007d0a:	3b01      	subs	r3, #1
 8007d0c:	1e5a      	subs	r2, r3, #1
 8007d0e:	4193      	sbcs	r3, r2
 8007d10:	b2db      	uxtb	r3, r3
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d001      	beq.n	8007d1a <HAL_TIMEx_PWMN_Start+0x6a>
  {
    return HAL_ERROR;
 8007d16:	2301      	movs	r3, #1
 8007d18:	e062      	b.n	8007de0 <HAL_TIMEx_PWMN_Start+0x130>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d104      	bne.n	8007d2a <HAL_TIMEx_PWMN_Start+0x7a>
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2244      	movs	r2, #68	@ 0x44
 8007d24:	2102      	movs	r1, #2
 8007d26:	5499      	strb	r1, [r3, r2]
 8007d28:	e013      	b.n	8007d52 <HAL_TIMEx_PWMN_Start+0xa2>
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	2b04      	cmp	r3, #4
 8007d2e:	d104      	bne.n	8007d3a <HAL_TIMEx_PWMN_Start+0x8a>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2245      	movs	r2, #69	@ 0x45
 8007d34:	2102      	movs	r1, #2
 8007d36:	5499      	strb	r1, [r3, r2]
 8007d38:	e00b      	b.n	8007d52 <HAL_TIMEx_PWMN_Start+0xa2>
 8007d3a:	683b      	ldr	r3, [r7, #0]
 8007d3c:	2b08      	cmp	r3, #8
 8007d3e:	d104      	bne.n	8007d4a <HAL_TIMEx_PWMN_Start+0x9a>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2246      	movs	r2, #70	@ 0x46
 8007d44:	2102      	movs	r1, #2
 8007d46:	5499      	strb	r1, [r3, r2]
 8007d48:	e003      	b.n	8007d52 <HAL_TIMEx_PWMN_Start+0xa2>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2247      	movs	r2, #71	@ 0x47
 8007d4e:	2102      	movs	r1, #2
 8007d50:	5499      	strb	r1, [r3, r2]

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	6839      	ldr	r1, [r7, #0]
 8007d58:	2204      	movs	r2, #4
 8007d5a:	0018      	movs	r0, r3
 8007d5c:	f000 f956 	bl	800800c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	2180      	movs	r1, #128	@ 0x80
 8007d6c:	0209      	lsls	r1, r1, #8
 8007d6e:	430a      	orrs	r2, r1
 8007d70:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	4a1c      	ldr	r2, [pc, #112]	@ (8007de8 <HAL_TIMEx_PWMN_Start+0x138>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d00f      	beq.n	8007d9c <HAL_TIMEx_PWMN_Start+0xec>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681a      	ldr	r2, [r3, #0]
 8007d80:	2380      	movs	r3, #128	@ 0x80
 8007d82:	05db      	lsls	r3, r3, #23
 8007d84:	429a      	cmp	r2, r3
 8007d86:	d009      	beq.n	8007d9c <HAL_TIMEx_PWMN_Start+0xec>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	4a17      	ldr	r2, [pc, #92]	@ (8007dec <HAL_TIMEx_PWMN_Start+0x13c>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d004      	beq.n	8007d9c <HAL_TIMEx_PWMN_Start+0xec>
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	4a16      	ldr	r2, [pc, #88]	@ (8007df0 <HAL_TIMEx_PWMN_Start+0x140>)
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d116      	bne.n	8007dca <HAL_TIMEx_PWMN_Start+0x11a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	689b      	ldr	r3, [r3, #8]
 8007da2:	4a14      	ldr	r2, [pc, #80]	@ (8007df4 <HAL_TIMEx_PWMN_Start+0x144>)
 8007da4:	4013      	ands	r3, r2
 8007da6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	2b06      	cmp	r3, #6
 8007dac:	d016      	beq.n	8007ddc <HAL_TIMEx_PWMN_Start+0x12c>
 8007dae:	68fa      	ldr	r2, [r7, #12]
 8007db0:	2380      	movs	r3, #128	@ 0x80
 8007db2:	025b      	lsls	r3, r3, #9
 8007db4:	429a      	cmp	r2, r3
 8007db6:	d011      	beq.n	8007ddc <HAL_TIMEx_PWMN_Start+0x12c>
    {
      __HAL_TIM_ENABLE(htim);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	681a      	ldr	r2, [r3, #0]
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	2101      	movs	r1, #1
 8007dc4:	430a      	orrs	r2, r1
 8007dc6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007dc8:	e008      	b.n	8007ddc <HAL_TIMEx_PWMN_Start+0x12c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	681a      	ldr	r2, [r3, #0]
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	2101      	movs	r1, #1
 8007dd6:	430a      	orrs	r2, r1
 8007dd8:	601a      	str	r2, [r3, #0]
 8007dda:	e000      	b.n	8007dde <HAL_TIMEx_PWMN_Start+0x12e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ddc:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8007dde:	2300      	movs	r3, #0
}
 8007de0:	0018      	movs	r0, r3
 8007de2:	46bd      	mov	sp, r7
 8007de4:	b004      	add	sp, #16
 8007de6:	bd80      	pop	{r7, pc}
 8007de8:	40012c00 	.word	0x40012c00
 8007dec:	40000400 	.word	0x40000400
 8007df0:	40014000 	.word	0x40014000
 8007df4:	00010007 	.word	0x00010007

08007df8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b084      	sub	sp, #16
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
 8007e00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	223c      	movs	r2, #60	@ 0x3c
 8007e06:	5c9b      	ldrb	r3, [r3, r2]
 8007e08:	2b01      	cmp	r3, #1
 8007e0a:	d101      	bne.n	8007e10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007e0c:	2302      	movs	r3, #2
 8007e0e:	e055      	b.n	8007ebc <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	223c      	movs	r2, #60	@ 0x3c
 8007e14:	2101      	movs	r1, #1
 8007e16:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	223d      	movs	r2, #61	@ 0x3d
 8007e1c:	2102      	movs	r1, #2
 8007e1e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	685b      	ldr	r3, [r3, #4]
 8007e26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	689b      	ldr	r3, [r3, #8]
 8007e2e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	4a23      	ldr	r2, [pc, #140]	@ (8007ec4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007e36:	4293      	cmp	r3, r2
 8007e38:	d108      	bne.n	8007e4c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	4a22      	ldr	r2, [pc, #136]	@ (8007ec8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007e3e:	4013      	ands	r3, r2
 8007e40:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	685b      	ldr	r3, [r3, #4]
 8007e46:	68fa      	ldr	r2, [r7, #12]
 8007e48:	4313      	orrs	r3, r2
 8007e4a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	2270      	movs	r2, #112	@ 0x70
 8007e50:	4393      	bics	r3, r2
 8007e52:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	68fa      	ldr	r2, [r7, #12]
 8007e5a:	4313      	orrs	r3, r2
 8007e5c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	68fa      	ldr	r2, [r7, #12]
 8007e64:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	4a16      	ldr	r2, [pc, #88]	@ (8007ec4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d00f      	beq.n	8007e90 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681a      	ldr	r2, [r3, #0]
 8007e74:	2380      	movs	r3, #128	@ 0x80
 8007e76:	05db      	lsls	r3, r3, #23
 8007e78:	429a      	cmp	r2, r3
 8007e7a:	d009      	beq.n	8007e90 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	4a12      	ldr	r2, [pc, #72]	@ (8007ecc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007e82:	4293      	cmp	r3, r2
 8007e84:	d004      	beq.n	8007e90 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4a11      	ldr	r2, [pc, #68]	@ (8007ed0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d10c      	bne.n	8007eaa <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007e90:	68bb      	ldr	r3, [r7, #8]
 8007e92:	2280      	movs	r2, #128	@ 0x80
 8007e94:	4393      	bics	r3, r2
 8007e96:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	689b      	ldr	r3, [r3, #8]
 8007e9c:	68ba      	ldr	r2, [r7, #8]
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	68ba      	ldr	r2, [r7, #8]
 8007ea8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	223d      	movs	r2, #61	@ 0x3d
 8007eae:	2101      	movs	r1, #1
 8007eb0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	223c      	movs	r2, #60	@ 0x3c
 8007eb6:	2100      	movs	r1, #0
 8007eb8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007eba:	2300      	movs	r3, #0
}
 8007ebc:	0018      	movs	r0, r3
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	b004      	add	sp, #16
 8007ec2:	bd80      	pop	{r7, pc}
 8007ec4:	40012c00 	.word	0x40012c00
 8007ec8:	ff0fffff 	.word	0xff0fffff
 8007ecc:	40000400 	.word	0x40000400
 8007ed0:	40014000 	.word	0x40014000

08007ed4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007ed4:	b580      	push	{r7, lr}
 8007ed6:	b084      	sub	sp, #16
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	6078      	str	r0, [r7, #4]
 8007edc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007ede:	2300      	movs	r3, #0
 8007ee0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	223c      	movs	r2, #60	@ 0x3c
 8007ee6:	5c9b      	ldrb	r3, [r3, r2]
 8007ee8:	2b01      	cmp	r3, #1
 8007eea:	d101      	bne.n	8007ef0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007eec:	2302      	movs	r3, #2
 8007eee:	e06f      	b.n	8007fd0 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	223c      	movs	r2, #60	@ 0x3c
 8007ef4:	2101      	movs	r1, #1
 8007ef6:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	22ff      	movs	r2, #255	@ 0xff
 8007efc:	4393      	bics	r3, r2
 8007efe:	001a      	movs	r2, r3
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	68db      	ldr	r3, [r3, #12]
 8007f04:	4313      	orrs	r3, r2
 8007f06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	4a33      	ldr	r2, [pc, #204]	@ (8007fd8 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 8007f0c:	401a      	ands	r2, r3
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	689b      	ldr	r3, [r3, #8]
 8007f12:	4313      	orrs	r3, r2
 8007f14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	4a30      	ldr	r2, [pc, #192]	@ (8007fdc <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8007f1a:	401a      	ands	r2, r3
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	685b      	ldr	r3, [r3, #4]
 8007f20:	4313      	orrs	r3, r2
 8007f22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	4a2e      	ldr	r2, [pc, #184]	@ (8007fe0 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 8007f28:	401a      	ands	r2, r3
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	4313      	orrs	r3, r2
 8007f30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	4a2b      	ldr	r2, [pc, #172]	@ (8007fe4 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8007f36:	401a      	ands	r2, r3
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	691b      	ldr	r3, [r3, #16]
 8007f3c:	4313      	orrs	r3, r2
 8007f3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	4a29      	ldr	r2, [pc, #164]	@ (8007fe8 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8007f44:	401a      	ands	r2, r3
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	695b      	ldr	r3, [r3, #20]
 8007f4a:	4313      	orrs	r3, r2
 8007f4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	4a26      	ldr	r2, [pc, #152]	@ (8007fec <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8007f52:	401a      	ands	r2, r3
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f58:	4313      	orrs	r3, r2
 8007f5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	4a24      	ldr	r2, [pc, #144]	@ (8007ff0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8007f60:	401a      	ands	r2, r3
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	699b      	ldr	r3, [r3, #24]
 8007f66:	041b      	lsls	r3, r3, #16
 8007f68:	4313      	orrs	r3, r2
 8007f6a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	4a21      	ldr	r2, [pc, #132]	@ (8007ff4 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8007f70:	401a      	ands	r2, r3
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	69db      	ldr	r3, [r3, #28]
 8007f76:	4313      	orrs	r3, r2
 8007f78:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	4a1e      	ldr	r2, [pc, #120]	@ (8007ff8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8007f80:	4293      	cmp	r3, r2
 8007f82:	d11c      	bne.n	8007fbe <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	4a1d      	ldr	r2, [pc, #116]	@ (8007ffc <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8007f88:	401a      	ands	r2, r3
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f8e:	051b      	lsls	r3, r3, #20
 8007f90:	4313      	orrs	r3, r2
 8007f92:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	4a1a      	ldr	r2, [pc, #104]	@ (8008000 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8007f98:	401a      	ands	r2, r3
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	6a1b      	ldr	r3, [r3, #32]
 8007f9e:	4313      	orrs	r3, r2
 8007fa0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	4a17      	ldr	r2, [pc, #92]	@ (8008004 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8007fa6:	401a      	ands	r2, r3
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fac:	4313      	orrs	r3, r2
 8007fae:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	4a15      	ldr	r2, [pc, #84]	@ (8008008 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8007fb4:	401a      	ands	r2, r3
 8007fb6:	683b      	ldr	r3, [r7, #0]
 8007fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fba:	4313      	orrs	r3, r2
 8007fbc:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	68fa      	ldr	r2, [r7, #12]
 8007fc4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	223c      	movs	r2, #60	@ 0x3c
 8007fca:	2100      	movs	r1, #0
 8007fcc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007fce:	2300      	movs	r3, #0
}
 8007fd0:	0018      	movs	r0, r3
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	b004      	add	sp, #16
 8007fd6:	bd80      	pop	{r7, pc}
 8007fd8:	fffffcff 	.word	0xfffffcff
 8007fdc:	fffffbff 	.word	0xfffffbff
 8007fe0:	fffff7ff 	.word	0xfffff7ff
 8007fe4:	ffffefff 	.word	0xffffefff
 8007fe8:	ffffdfff 	.word	0xffffdfff
 8007fec:	ffffbfff 	.word	0xffffbfff
 8007ff0:	fff0ffff 	.word	0xfff0ffff
 8007ff4:	efffffff 	.word	0xefffffff
 8007ff8:	40012c00 	.word	0x40012c00
 8007ffc:	ff0fffff 	.word	0xff0fffff
 8008000:	feffffff 	.word	0xfeffffff
 8008004:	fdffffff 	.word	0xfdffffff
 8008008:	dfffffff 	.word	0xdfffffff

0800800c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b086      	sub	sp, #24
 8008010:	af00      	add	r7, sp, #0
 8008012:	60f8      	str	r0, [r7, #12]
 8008014:	60b9      	str	r1, [r7, #8]
 8008016:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	220f      	movs	r2, #15
 800801c:	4013      	ands	r3, r2
 800801e:	2204      	movs	r2, #4
 8008020:	409a      	lsls	r2, r3
 8008022:	0013      	movs	r3, r2
 8008024:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	6a1b      	ldr	r3, [r3, #32]
 800802a:	697a      	ldr	r2, [r7, #20]
 800802c:	43d2      	mvns	r2, r2
 800802e:	401a      	ands	r2, r3
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	6a1a      	ldr	r2, [r3, #32]
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	210f      	movs	r1, #15
 800803c:	400b      	ands	r3, r1
 800803e:	6879      	ldr	r1, [r7, #4]
 8008040:	4099      	lsls	r1, r3
 8008042:	000b      	movs	r3, r1
 8008044:	431a      	orrs	r2, r3
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	621a      	str	r2, [r3, #32]
}
 800804a:	46c0      	nop			@ (mov r8, r8)
 800804c:	46bd      	mov	sp, r7
 800804e:	b006      	add	sp, #24
 8008050:	bd80      	pop	{r7, pc}
	...

08008054 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b082      	sub	sp, #8
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d101      	bne.n	8008066 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008062:	2301      	movs	r3, #1
 8008064:	e046      	b.n	80080f4 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2288      	movs	r2, #136	@ 0x88
 800806a:	589b      	ldr	r3, [r3, r2]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d107      	bne.n	8008080 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2284      	movs	r2, #132	@ 0x84
 8008074:	2100      	movs	r1, #0
 8008076:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	0018      	movs	r0, r3
 800807c:	f7fb ffb4 	bl	8003fe8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2288      	movs	r2, #136	@ 0x88
 8008084:	2124      	movs	r1, #36	@ 0x24
 8008086:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	681a      	ldr	r2, [r3, #0]
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	2101      	movs	r1, #1
 8008094:	438a      	bics	r2, r1
 8008096:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800809c:	2b00      	cmp	r3, #0
 800809e:	d003      	beq.n	80080a8 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	0018      	movs	r0, r3
 80080a4:	f000 faea 	bl	800867c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	0018      	movs	r0, r3
 80080ac:	f000 f828 	bl	8008100 <UART_SetConfig>
 80080b0:	0003      	movs	r3, r0
 80080b2:	2b01      	cmp	r3, #1
 80080b4:	d101      	bne.n	80080ba <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 80080b6:	2301      	movs	r3, #1
 80080b8:	e01c      	b.n	80080f4 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	685a      	ldr	r2, [r3, #4]
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	490d      	ldr	r1, [pc, #52]	@ (80080fc <HAL_UART_Init+0xa8>)
 80080c6:	400a      	ands	r2, r1
 80080c8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	689a      	ldr	r2, [r3, #8]
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	212a      	movs	r1, #42	@ 0x2a
 80080d6:	438a      	bics	r2, r1
 80080d8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	681a      	ldr	r2, [r3, #0]
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	2101      	movs	r1, #1
 80080e6:	430a      	orrs	r2, r1
 80080e8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	0018      	movs	r0, r3
 80080ee:	f000 fb79 	bl	80087e4 <UART_CheckIdleState>
 80080f2:	0003      	movs	r3, r0
}
 80080f4:	0018      	movs	r0, r3
 80080f6:	46bd      	mov	sp, r7
 80080f8:	b002      	add	sp, #8
 80080fa:	bd80      	pop	{r7, pc}
 80080fc:	ffffb7ff 	.word	0xffffb7ff

08008100 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008100:	b5b0      	push	{r4, r5, r7, lr}
 8008102:	b090      	sub	sp, #64	@ 0x40
 8008104:	af00      	add	r7, sp, #0
 8008106:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008108:	231a      	movs	r3, #26
 800810a:	2220      	movs	r2, #32
 800810c:	189b      	adds	r3, r3, r2
 800810e:	19db      	adds	r3, r3, r7
 8008110:	2200      	movs	r2, #0
 8008112:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008116:	689a      	ldr	r2, [r3, #8]
 8008118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800811a:	691b      	ldr	r3, [r3, #16]
 800811c:	431a      	orrs	r2, r3
 800811e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008120:	695b      	ldr	r3, [r3, #20]
 8008122:	431a      	orrs	r2, r3
 8008124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008126:	69db      	ldr	r3, [r3, #28]
 8008128:	4313      	orrs	r3, r2
 800812a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800812c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	4aaf      	ldr	r2, [pc, #700]	@ (80083f0 <UART_SetConfig+0x2f0>)
 8008134:	4013      	ands	r3, r2
 8008136:	0019      	movs	r1, r3
 8008138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800813a:	681a      	ldr	r2, [r3, #0]
 800813c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800813e:	430b      	orrs	r3, r1
 8008140:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	685b      	ldr	r3, [r3, #4]
 8008148:	4aaa      	ldr	r2, [pc, #680]	@ (80083f4 <UART_SetConfig+0x2f4>)
 800814a:	4013      	ands	r3, r2
 800814c:	0018      	movs	r0, r3
 800814e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008150:	68d9      	ldr	r1, [r3, #12]
 8008152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008154:	681a      	ldr	r2, [r3, #0]
 8008156:	0003      	movs	r3, r0
 8008158:	430b      	orrs	r3, r1
 800815a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800815c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800815e:	699b      	ldr	r3, [r3, #24]
 8008160:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	4aa4      	ldr	r2, [pc, #656]	@ (80083f8 <UART_SetConfig+0x2f8>)
 8008168:	4293      	cmp	r3, r2
 800816a:	d004      	beq.n	8008176 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800816c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800816e:	6a1b      	ldr	r3, [r3, #32]
 8008170:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008172:	4313      	orrs	r3, r2
 8008174:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	689b      	ldr	r3, [r3, #8]
 800817c:	4a9f      	ldr	r2, [pc, #636]	@ (80083fc <UART_SetConfig+0x2fc>)
 800817e:	4013      	ands	r3, r2
 8008180:	0019      	movs	r1, r3
 8008182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008184:	681a      	ldr	r2, [r3, #0]
 8008186:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008188:	430b      	orrs	r3, r1
 800818a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800818c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008192:	220f      	movs	r2, #15
 8008194:	4393      	bics	r3, r2
 8008196:	0018      	movs	r0, r3
 8008198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800819a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800819c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800819e:	681a      	ldr	r2, [r3, #0]
 80081a0:	0003      	movs	r3, r0
 80081a2:	430b      	orrs	r3, r1
 80081a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80081a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	4a95      	ldr	r2, [pc, #596]	@ (8008400 <UART_SetConfig+0x300>)
 80081ac:	4293      	cmp	r3, r2
 80081ae:	d131      	bne.n	8008214 <UART_SetConfig+0x114>
 80081b0:	4b94      	ldr	r3, [pc, #592]	@ (8008404 <UART_SetConfig+0x304>)
 80081b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081b4:	2203      	movs	r2, #3
 80081b6:	4013      	ands	r3, r2
 80081b8:	2b03      	cmp	r3, #3
 80081ba:	d01d      	beq.n	80081f8 <UART_SetConfig+0xf8>
 80081bc:	d823      	bhi.n	8008206 <UART_SetConfig+0x106>
 80081be:	2b02      	cmp	r3, #2
 80081c0:	d00c      	beq.n	80081dc <UART_SetConfig+0xdc>
 80081c2:	d820      	bhi.n	8008206 <UART_SetConfig+0x106>
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d002      	beq.n	80081ce <UART_SetConfig+0xce>
 80081c8:	2b01      	cmp	r3, #1
 80081ca:	d00e      	beq.n	80081ea <UART_SetConfig+0xea>
 80081cc:	e01b      	b.n	8008206 <UART_SetConfig+0x106>
 80081ce:	231b      	movs	r3, #27
 80081d0:	2220      	movs	r2, #32
 80081d2:	189b      	adds	r3, r3, r2
 80081d4:	19db      	adds	r3, r3, r7
 80081d6:	2200      	movs	r2, #0
 80081d8:	701a      	strb	r2, [r3, #0]
 80081da:	e0b4      	b.n	8008346 <UART_SetConfig+0x246>
 80081dc:	231b      	movs	r3, #27
 80081de:	2220      	movs	r2, #32
 80081e0:	189b      	adds	r3, r3, r2
 80081e2:	19db      	adds	r3, r3, r7
 80081e4:	2202      	movs	r2, #2
 80081e6:	701a      	strb	r2, [r3, #0]
 80081e8:	e0ad      	b.n	8008346 <UART_SetConfig+0x246>
 80081ea:	231b      	movs	r3, #27
 80081ec:	2220      	movs	r2, #32
 80081ee:	189b      	adds	r3, r3, r2
 80081f0:	19db      	adds	r3, r3, r7
 80081f2:	2204      	movs	r2, #4
 80081f4:	701a      	strb	r2, [r3, #0]
 80081f6:	e0a6      	b.n	8008346 <UART_SetConfig+0x246>
 80081f8:	231b      	movs	r3, #27
 80081fa:	2220      	movs	r2, #32
 80081fc:	189b      	adds	r3, r3, r2
 80081fe:	19db      	adds	r3, r3, r7
 8008200:	2208      	movs	r2, #8
 8008202:	701a      	strb	r2, [r3, #0]
 8008204:	e09f      	b.n	8008346 <UART_SetConfig+0x246>
 8008206:	231b      	movs	r3, #27
 8008208:	2220      	movs	r2, #32
 800820a:	189b      	adds	r3, r3, r2
 800820c:	19db      	adds	r3, r3, r7
 800820e:	2210      	movs	r2, #16
 8008210:	701a      	strb	r2, [r3, #0]
 8008212:	e098      	b.n	8008346 <UART_SetConfig+0x246>
 8008214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	4a7b      	ldr	r2, [pc, #492]	@ (8008408 <UART_SetConfig+0x308>)
 800821a:	4293      	cmp	r3, r2
 800821c:	d131      	bne.n	8008282 <UART_SetConfig+0x182>
 800821e:	4b79      	ldr	r3, [pc, #484]	@ (8008404 <UART_SetConfig+0x304>)
 8008220:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008222:	220c      	movs	r2, #12
 8008224:	4013      	ands	r3, r2
 8008226:	2b0c      	cmp	r3, #12
 8008228:	d01d      	beq.n	8008266 <UART_SetConfig+0x166>
 800822a:	d823      	bhi.n	8008274 <UART_SetConfig+0x174>
 800822c:	2b08      	cmp	r3, #8
 800822e:	d00c      	beq.n	800824a <UART_SetConfig+0x14a>
 8008230:	d820      	bhi.n	8008274 <UART_SetConfig+0x174>
 8008232:	2b00      	cmp	r3, #0
 8008234:	d002      	beq.n	800823c <UART_SetConfig+0x13c>
 8008236:	2b04      	cmp	r3, #4
 8008238:	d00e      	beq.n	8008258 <UART_SetConfig+0x158>
 800823a:	e01b      	b.n	8008274 <UART_SetConfig+0x174>
 800823c:	231b      	movs	r3, #27
 800823e:	2220      	movs	r2, #32
 8008240:	189b      	adds	r3, r3, r2
 8008242:	19db      	adds	r3, r3, r7
 8008244:	2200      	movs	r2, #0
 8008246:	701a      	strb	r2, [r3, #0]
 8008248:	e07d      	b.n	8008346 <UART_SetConfig+0x246>
 800824a:	231b      	movs	r3, #27
 800824c:	2220      	movs	r2, #32
 800824e:	189b      	adds	r3, r3, r2
 8008250:	19db      	adds	r3, r3, r7
 8008252:	2202      	movs	r2, #2
 8008254:	701a      	strb	r2, [r3, #0]
 8008256:	e076      	b.n	8008346 <UART_SetConfig+0x246>
 8008258:	231b      	movs	r3, #27
 800825a:	2220      	movs	r2, #32
 800825c:	189b      	adds	r3, r3, r2
 800825e:	19db      	adds	r3, r3, r7
 8008260:	2204      	movs	r2, #4
 8008262:	701a      	strb	r2, [r3, #0]
 8008264:	e06f      	b.n	8008346 <UART_SetConfig+0x246>
 8008266:	231b      	movs	r3, #27
 8008268:	2220      	movs	r2, #32
 800826a:	189b      	adds	r3, r3, r2
 800826c:	19db      	adds	r3, r3, r7
 800826e:	2208      	movs	r2, #8
 8008270:	701a      	strb	r2, [r3, #0]
 8008272:	e068      	b.n	8008346 <UART_SetConfig+0x246>
 8008274:	231b      	movs	r3, #27
 8008276:	2220      	movs	r2, #32
 8008278:	189b      	adds	r3, r3, r2
 800827a:	19db      	adds	r3, r3, r7
 800827c:	2210      	movs	r2, #16
 800827e:	701a      	strb	r2, [r3, #0]
 8008280:	e061      	b.n	8008346 <UART_SetConfig+0x246>
 8008282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	4a61      	ldr	r2, [pc, #388]	@ (800840c <UART_SetConfig+0x30c>)
 8008288:	4293      	cmp	r3, r2
 800828a:	d106      	bne.n	800829a <UART_SetConfig+0x19a>
 800828c:	231b      	movs	r3, #27
 800828e:	2220      	movs	r2, #32
 8008290:	189b      	adds	r3, r3, r2
 8008292:	19db      	adds	r3, r3, r7
 8008294:	2200      	movs	r2, #0
 8008296:	701a      	strb	r2, [r3, #0]
 8008298:	e055      	b.n	8008346 <UART_SetConfig+0x246>
 800829a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4a5c      	ldr	r2, [pc, #368]	@ (8008410 <UART_SetConfig+0x310>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d106      	bne.n	80082b2 <UART_SetConfig+0x1b2>
 80082a4:	231b      	movs	r3, #27
 80082a6:	2220      	movs	r2, #32
 80082a8:	189b      	adds	r3, r3, r2
 80082aa:	19db      	adds	r3, r3, r7
 80082ac:	2200      	movs	r2, #0
 80082ae:	701a      	strb	r2, [r3, #0]
 80082b0:	e049      	b.n	8008346 <UART_SetConfig+0x246>
 80082b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4a50      	ldr	r2, [pc, #320]	@ (80083f8 <UART_SetConfig+0x2f8>)
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d13e      	bne.n	800833a <UART_SetConfig+0x23a>
 80082bc:	4b51      	ldr	r3, [pc, #324]	@ (8008404 <UART_SetConfig+0x304>)
 80082be:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80082c0:	23c0      	movs	r3, #192	@ 0xc0
 80082c2:	011b      	lsls	r3, r3, #4
 80082c4:	4013      	ands	r3, r2
 80082c6:	22c0      	movs	r2, #192	@ 0xc0
 80082c8:	0112      	lsls	r2, r2, #4
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d027      	beq.n	800831e <UART_SetConfig+0x21e>
 80082ce:	22c0      	movs	r2, #192	@ 0xc0
 80082d0:	0112      	lsls	r2, r2, #4
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d82a      	bhi.n	800832c <UART_SetConfig+0x22c>
 80082d6:	2280      	movs	r2, #128	@ 0x80
 80082d8:	0112      	lsls	r2, r2, #4
 80082da:	4293      	cmp	r3, r2
 80082dc:	d011      	beq.n	8008302 <UART_SetConfig+0x202>
 80082de:	2280      	movs	r2, #128	@ 0x80
 80082e0:	0112      	lsls	r2, r2, #4
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d822      	bhi.n	800832c <UART_SetConfig+0x22c>
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d004      	beq.n	80082f4 <UART_SetConfig+0x1f4>
 80082ea:	2280      	movs	r2, #128	@ 0x80
 80082ec:	00d2      	lsls	r2, r2, #3
 80082ee:	4293      	cmp	r3, r2
 80082f0:	d00e      	beq.n	8008310 <UART_SetConfig+0x210>
 80082f2:	e01b      	b.n	800832c <UART_SetConfig+0x22c>
 80082f4:	231b      	movs	r3, #27
 80082f6:	2220      	movs	r2, #32
 80082f8:	189b      	adds	r3, r3, r2
 80082fa:	19db      	adds	r3, r3, r7
 80082fc:	2200      	movs	r2, #0
 80082fe:	701a      	strb	r2, [r3, #0]
 8008300:	e021      	b.n	8008346 <UART_SetConfig+0x246>
 8008302:	231b      	movs	r3, #27
 8008304:	2220      	movs	r2, #32
 8008306:	189b      	adds	r3, r3, r2
 8008308:	19db      	adds	r3, r3, r7
 800830a:	2202      	movs	r2, #2
 800830c:	701a      	strb	r2, [r3, #0]
 800830e:	e01a      	b.n	8008346 <UART_SetConfig+0x246>
 8008310:	231b      	movs	r3, #27
 8008312:	2220      	movs	r2, #32
 8008314:	189b      	adds	r3, r3, r2
 8008316:	19db      	adds	r3, r3, r7
 8008318:	2204      	movs	r2, #4
 800831a:	701a      	strb	r2, [r3, #0]
 800831c:	e013      	b.n	8008346 <UART_SetConfig+0x246>
 800831e:	231b      	movs	r3, #27
 8008320:	2220      	movs	r2, #32
 8008322:	189b      	adds	r3, r3, r2
 8008324:	19db      	adds	r3, r3, r7
 8008326:	2208      	movs	r2, #8
 8008328:	701a      	strb	r2, [r3, #0]
 800832a:	e00c      	b.n	8008346 <UART_SetConfig+0x246>
 800832c:	231b      	movs	r3, #27
 800832e:	2220      	movs	r2, #32
 8008330:	189b      	adds	r3, r3, r2
 8008332:	19db      	adds	r3, r3, r7
 8008334:	2210      	movs	r2, #16
 8008336:	701a      	strb	r2, [r3, #0]
 8008338:	e005      	b.n	8008346 <UART_SetConfig+0x246>
 800833a:	231b      	movs	r3, #27
 800833c:	2220      	movs	r2, #32
 800833e:	189b      	adds	r3, r3, r2
 8008340:	19db      	adds	r3, r3, r7
 8008342:	2210      	movs	r2, #16
 8008344:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4a2b      	ldr	r2, [pc, #172]	@ (80083f8 <UART_SetConfig+0x2f8>)
 800834c:	4293      	cmp	r3, r2
 800834e:	d000      	beq.n	8008352 <UART_SetConfig+0x252>
 8008350:	e0a9      	b.n	80084a6 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008352:	231b      	movs	r3, #27
 8008354:	2220      	movs	r2, #32
 8008356:	189b      	adds	r3, r3, r2
 8008358:	19db      	adds	r3, r3, r7
 800835a:	781b      	ldrb	r3, [r3, #0]
 800835c:	2b08      	cmp	r3, #8
 800835e:	d015      	beq.n	800838c <UART_SetConfig+0x28c>
 8008360:	dc18      	bgt.n	8008394 <UART_SetConfig+0x294>
 8008362:	2b04      	cmp	r3, #4
 8008364:	d00d      	beq.n	8008382 <UART_SetConfig+0x282>
 8008366:	dc15      	bgt.n	8008394 <UART_SetConfig+0x294>
 8008368:	2b00      	cmp	r3, #0
 800836a:	d002      	beq.n	8008372 <UART_SetConfig+0x272>
 800836c:	2b02      	cmp	r3, #2
 800836e:	d005      	beq.n	800837c <UART_SetConfig+0x27c>
 8008370:	e010      	b.n	8008394 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008372:	f7fd ffa7 	bl	80062c4 <HAL_RCC_GetPCLK1Freq>
 8008376:	0003      	movs	r3, r0
 8008378:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800837a:	e014      	b.n	80083a6 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800837c:	4b25      	ldr	r3, [pc, #148]	@ (8008414 <UART_SetConfig+0x314>)
 800837e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008380:	e011      	b.n	80083a6 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008382:	f7fd ff13 	bl	80061ac <HAL_RCC_GetSysClockFreq>
 8008386:	0003      	movs	r3, r0
 8008388:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800838a:	e00c      	b.n	80083a6 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800838c:	2380      	movs	r3, #128	@ 0x80
 800838e:	021b      	lsls	r3, r3, #8
 8008390:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008392:	e008      	b.n	80083a6 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8008394:	2300      	movs	r3, #0
 8008396:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8008398:	231a      	movs	r3, #26
 800839a:	2220      	movs	r2, #32
 800839c:	189b      	adds	r3, r3, r2
 800839e:	19db      	adds	r3, r3, r7
 80083a0:	2201      	movs	r2, #1
 80083a2:	701a      	strb	r2, [r3, #0]
        break;
 80083a4:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80083a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d100      	bne.n	80083ae <UART_SetConfig+0x2ae>
 80083ac:	e14b      	b.n	8008646 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80083ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80083b2:	4b19      	ldr	r3, [pc, #100]	@ (8008418 <UART_SetConfig+0x318>)
 80083b4:	0052      	lsls	r2, r2, #1
 80083b6:	5ad3      	ldrh	r3, [r2, r3]
 80083b8:	0019      	movs	r1, r3
 80083ba:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80083bc:	f7f7 fea2 	bl	8000104 <__udivsi3>
 80083c0:	0003      	movs	r3, r0
 80083c2:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80083c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083c6:	685a      	ldr	r2, [r3, #4]
 80083c8:	0013      	movs	r3, r2
 80083ca:	005b      	lsls	r3, r3, #1
 80083cc:	189b      	adds	r3, r3, r2
 80083ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80083d0:	429a      	cmp	r2, r3
 80083d2:	d305      	bcc.n	80083e0 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80083d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083d6:	685b      	ldr	r3, [r3, #4]
 80083d8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80083da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80083dc:	429a      	cmp	r2, r3
 80083de:	d91d      	bls.n	800841c <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 80083e0:	231a      	movs	r3, #26
 80083e2:	2220      	movs	r2, #32
 80083e4:	189b      	adds	r3, r3, r2
 80083e6:	19db      	adds	r3, r3, r7
 80083e8:	2201      	movs	r2, #1
 80083ea:	701a      	strb	r2, [r3, #0]
 80083ec:	e12b      	b.n	8008646 <UART_SetConfig+0x546>
 80083ee:	46c0      	nop			@ (mov r8, r8)
 80083f0:	cfff69f3 	.word	0xcfff69f3
 80083f4:	ffffcfff 	.word	0xffffcfff
 80083f8:	40008000 	.word	0x40008000
 80083fc:	11fff4ff 	.word	0x11fff4ff
 8008400:	40013800 	.word	0x40013800
 8008404:	40021000 	.word	0x40021000
 8008408:	40004400 	.word	0x40004400
 800840c:	40004800 	.word	0x40004800
 8008410:	40004c00 	.word	0x40004c00
 8008414:	00f42400 	.word	0x00f42400
 8008418:	08008fec 	.word	0x08008fec
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800841c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800841e:	61bb      	str	r3, [r7, #24]
 8008420:	2300      	movs	r3, #0
 8008422:	61fb      	str	r3, [r7, #28]
 8008424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008426:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008428:	4b92      	ldr	r3, [pc, #584]	@ (8008674 <UART_SetConfig+0x574>)
 800842a:	0052      	lsls	r2, r2, #1
 800842c:	5ad3      	ldrh	r3, [r2, r3]
 800842e:	613b      	str	r3, [r7, #16]
 8008430:	2300      	movs	r3, #0
 8008432:	617b      	str	r3, [r7, #20]
 8008434:	693a      	ldr	r2, [r7, #16]
 8008436:	697b      	ldr	r3, [r7, #20]
 8008438:	69b8      	ldr	r0, [r7, #24]
 800843a:	69f9      	ldr	r1, [r7, #28]
 800843c:	f7f8 f812 	bl	8000464 <__aeabi_uldivmod>
 8008440:	0002      	movs	r2, r0
 8008442:	000b      	movs	r3, r1
 8008444:	0e11      	lsrs	r1, r2, #24
 8008446:	021d      	lsls	r5, r3, #8
 8008448:	430d      	orrs	r5, r1
 800844a:	0214      	lsls	r4, r2, #8
 800844c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800844e:	685b      	ldr	r3, [r3, #4]
 8008450:	085b      	lsrs	r3, r3, #1
 8008452:	60bb      	str	r3, [r7, #8]
 8008454:	2300      	movs	r3, #0
 8008456:	60fb      	str	r3, [r7, #12]
 8008458:	68b8      	ldr	r0, [r7, #8]
 800845a:	68f9      	ldr	r1, [r7, #12]
 800845c:	1900      	adds	r0, r0, r4
 800845e:	4169      	adcs	r1, r5
 8008460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008462:	685b      	ldr	r3, [r3, #4]
 8008464:	603b      	str	r3, [r7, #0]
 8008466:	2300      	movs	r3, #0
 8008468:	607b      	str	r3, [r7, #4]
 800846a:	683a      	ldr	r2, [r7, #0]
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	f7f7 fff9 	bl	8000464 <__aeabi_uldivmod>
 8008472:	0002      	movs	r2, r0
 8008474:	000b      	movs	r3, r1
 8008476:	0013      	movs	r3, r2
 8008478:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800847a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800847c:	23c0      	movs	r3, #192	@ 0xc0
 800847e:	009b      	lsls	r3, r3, #2
 8008480:	429a      	cmp	r2, r3
 8008482:	d309      	bcc.n	8008498 <UART_SetConfig+0x398>
 8008484:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008486:	2380      	movs	r3, #128	@ 0x80
 8008488:	035b      	lsls	r3, r3, #13
 800848a:	429a      	cmp	r2, r3
 800848c:	d204      	bcs.n	8008498 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 800848e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008494:	60da      	str	r2, [r3, #12]
 8008496:	e0d6      	b.n	8008646 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8008498:	231a      	movs	r3, #26
 800849a:	2220      	movs	r2, #32
 800849c:	189b      	adds	r3, r3, r2
 800849e:	19db      	adds	r3, r3, r7
 80084a0:	2201      	movs	r2, #1
 80084a2:	701a      	strb	r2, [r3, #0]
 80084a4:	e0cf      	b.n	8008646 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80084a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084a8:	69da      	ldr	r2, [r3, #28]
 80084aa:	2380      	movs	r3, #128	@ 0x80
 80084ac:	021b      	lsls	r3, r3, #8
 80084ae:	429a      	cmp	r2, r3
 80084b0:	d000      	beq.n	80084b4 <UART_SetConfig+0x3b4>
 80084b2:	e070      	b.n	8008596 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 80084b4:	231b      	movs	r3, #27
 80084b6:	2220      	movs	r2, #32
 80084b8:	189b      	adds	r3, r3, r2
 80084ba:	19db      	adds	r3, r3, r7
 80084bc:	781b      	ldrb	r3, [r3, #0]
 80084be:	2b08      	cmp	r3, #8
 80084c0:	d015      	beq.n	80084ee <UART_SetConfig+0x3ee>
 80084c2:	dc18      	bgt.n	80084f6 <UART_SetConfig+0x3f6>
 80084c4:	2b04      	cmp	r3, #4
 80084c6:	d00d      	beq.n	80084e4 <UART_SetConfig+0x3e4>
 80084c8:	dc15      	bgt.n	80084f6 <UART_SetConfig+0x3f6>
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d002      	beq.n	80084d4 <UART_SetConfig+0x3d4>
 80084ce:	2b02      	cmp	r3, #2
 80084d0:	d005      	beq.n	80084de <UART_SetConfig+0x3de>
 80084d2:	e010      	b.n	80084f6 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80084d4:	f7fd fef6 	bl	80062c4 <HAL_RCC_GetPCLK1Freq>
 80084d8:	0003      	movs	r3, r0
 80084da:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80084dc:	e014      	b.n	8008508 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80084de:	4b66      	ldr	r3, [pc, #408]	@ (8008678 <UART_SetConfig+0x578>)
 80084e0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80084e2:	e011      	b.n	8008508 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80084e4:	f7fd fe62 	bl	80061ac <HAL_RCC_GetSysClockFreq>
 80084e8:	0003      	movs	r3, r0
 80084ea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80084ec:	e00c      	b.n	8008508 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80084ee:	2380      	movs	r3, #128	@ 0x80
 80084f0:	021b      	lsls	r3, r3, #8
 80084f2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80084f4:	e008      	b.n	8008508 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80084f6:	2300      	movs	r3, #0
 80084f8:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80084fa:	231a      	movs	r3, #26
 80084fc:	2220      	movs	r2, #32
 80084fe:	189b      	adds	r3, r3, r2
 8008500:	19db      	adds	r3, r3, r7
 8008502:	2201      	movs	r2, #1
 8008504:	701a      	strb	r2, [r3, #0]
        break;
 8008506:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008508:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800850a:	2b00      	cmp	r3, #0
 800850c:	d100      	bne.n	8008510 <UART_SetConfig+0x410>
 800850e:	e09a      	b.n	8008646 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008512:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008514:	4b57      	ldr	r3, [pc, #348]	@ (8008674 <UART_SetConfig+0x574>)
 8008516:	0052      	lsls	r2, r2, #1
 8008518:	5ad3      	ldrh	r3, [r2, r3]
 800851a:	0019      	movs	r1, r3
 800851c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800851e:	f7f7 fdf1 	bl	8000104 <__udivsi3>
 8008522:	0003      	movs	r3, r0
 8008524:	005a      	lsls	r2, r3, #1
 8008526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008528:	685b      	ldr	r3, [r3, #4]
 800852a:	085b      	lsrs	r3, r3, #1
 800852c:	18d2      	adds	r2, r2, r3
 800852e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008530:	685b      	ldr	r3, [r3, #4]
 8008532:	0019      	movs	r1, r3
 8008534:	0010      	movs	r0, r2
 8008536:	f7f7 fde5 	bl	8000104 <__udivsi3>
 800853a:	0003      	movs	r3, r0
 800853c:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800853e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008540:	2b0f      	cmp	r3, #15
 8008542:	d921      	bls.n	8008588 <UART_SetConfig+0x488>
 8008544:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008546:	2380      	movs	r3, #128	@ 0x80
 8008548:	025b      	lsls	r3, r3, #9
 800854a:	429a      	cmp	r2, r3
 800854c:	d21c      	bcs.n	8008588 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800854e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008550:	b29a      	uxth	r2, r3
 8008552:	200e      	movs	r0, #14
 8008554:	2420      	movs	r4, #32
 8008556:	1903      	adds	r3, r0, r4
 8008558:	19db      	adds	r3, r3, r7
 800855a:	210f      	movs	r1, #15
 800855c:	438a      	bics	r2, r1
 800855e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008562:	085b      	lsrs	r3, r3, #1
 8008564:	b29b      	uxth	r3, r3
 8008566:	2207      	movs	r2, #7
 8008568:	4013      	ands	r3, r2
 800856a:	b299      	uxth	r1, r3
 800856c:	1903      	adds	r3, r0, r4
 800856e:	19db      	adds	r3, r3, r7
 8008570:	1902      	adds	r2, r0, r4
 8008572:	19d2      	adds	r2, r2, r7
 8008574:	8812      	ldrh	r2, [r2, #0]
 8008576:	430a      	orrs	r2, r1
 8008578:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800857a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	1902      	adds	r2, r0, r4
 8008580:	19d2      	adds	r2, r2, r7
 8008582:	8812      	ldrh	r2, [r2, #0]
 8008584:	60da      	str	r2, [r3, #12]
 8008586:	e05e      	b.n	8008646 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8008588:	231a      	movs	r3, #26
 800858a:	2220      	movs	r2, #32
 800858c:	189b      	adds	r3, r3, r2
 800858e:	19db      	adds	r3, r3, r7
 8008590:	2201      	movs	r2, #1
 8008592:	701a      	strb	r2, [r3, #0]
 8008594:	e057      	b.n	8008646 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008596:	231b      	movs	r3, #27
 8008598:	2220      	movs	r2, #32
 800859a:	189b      	adds	r3, r3, r2
 800859c:	19db      	adds	r3, r3, r7
 800859e:	781b      	ldrb	r3, [r3, #0]
 80085a0:	2b08      	cmp	r3, #8
 80085a2:	d015      	beq.n	80085d0 <UART_SetConfig+0x4d0>
 80085a4:	dc18      	bgt.n	80085d8 <UART_SetConfig+0x4d8>
 80085a6:	2b04      	cmp	r3, #4
 80085a8:	d00d      	beq.n	80085c6 <UART_SetConfig+0x4c6>
 80085aa:	dc15      	bgt.n	80085d8 <UART_SetConfig+0x4d8>
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d002      	beq.n	80085b6 <UART_SetConfig+0x4b6>
 80085b0:	2b02      	cmp	r3, #2
 80085b2:	d005      	beq.n	80085c0 <UART_SetConfig+0x4c0>
 80085b4:	e010      	b.n	80085d8 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80085b6:	f7fd fe85 	bl	80062c4 <HAL_RCC_GetPCLK1Freq>
 80085ba:	0003      	movs	r3, r0
 80085bc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80085be:	e014      	b.n	80085ea <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80085c0:	4b2d      	ldr	r3, [pc, #180]	@ (8008678 <UART_SetConfig+0x578>)
 80085c2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80085c4:	e011      	b.n	80085ea <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80085c6:	f7fd fdf1 	bl	80061ac <HAL_RCC_GetSysClockFreq>
 80085ca:	0003      	movs	r3, r0
 80085cc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80085ce:	e00c      	b.n	80085ea <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80085d0:	2380      	movs	r3, #128	@ 0x80
 80085d2:	021b      	lsls	r3, r3, #8
 80085d4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80085d6:	e008      	b.n	80085ea <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 80085d8:	2300      	movs	r3, #0
 80085da:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 80085dc:	231a      	movs	r3, #26
 80085de:	2220      	movs	r2, #32
 80085e0:	189b      	adds	r3, r3, r2
 80085e2:	19db      	adds	r3, r3, r7
 80085e4:	2201      	movs	r2, #1
 80085e6:	701a      	strb	r2, [r3, #0]
        break;
 80085e8:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80085ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d02a      	beq.n	8008646 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80085f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80085f4:	4b1f      	ldr	r3, [pc, #124]	@ (8008674 <UART_SetConfig+0x574>)
 80085f6:	0052      	lsls	r2, r2, #1
 80085f8:	5ad3      	ldrh	r3, [r2, r3]
 80085fa:	0019      	movs	r1, r3
 80085fc:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80085fe:	f7f7 fd81 	bl	8000104 <__udivsi3>
 8008602:	0003      	movs	r3, r0
 8008604:	001a      	movs	r2, r3
 8008606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008608:	685b      	ldr	r3, [r3, #4]
 800860a:	085b      	lsrs	r3, r3, #1
 800860c:	18d2      	adds	r2, r2, r3
 800860e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008610:	685b      	ldr	r3, [r3, #4]
 8008612:	0019      	movs	r1, r3
 8008614:	0010      	movs	r0, r2
 8008616:	f7f7 fd75 	bl	8000104 <__udivsi3>
 800861a:	0003      	movs	r3, r0
 800861c:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800861e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008620:	2b0f      	cmp	r3, #15
 8008622:	d90a      	bls.n	800863a <UART_SetConfig+0x53a>
 8008624:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008626:	2380      	movs	r3, #128	@ 0x80
 8008628:	025b      	lsls	r3, r3, #9
 800862a:	429a      	cmp	r2, r3
 800862c:	d205      	bcs.n	800863a <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800862e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008630:	b29a      	uxth	r2, r3
 8008632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	60da      	str	r2, [r3, #12]
 8008638:	e005      	b.n	8008646 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800863a:	231a      	movs	r3, #26
 800863c:	2220      	movs	r2, #32
 800863e:	189b      	adds	r3, r3, r2
 8008640:	19db      	adds	r3, r3, r7
 8008642:	2201      	movs	r2, #1
 8008644:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008648:	226a      	movs	r2, #106	@ 0x6a
 800864a:	2101      	movs	r1, #1
 800864c:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800864e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008650:	2268      	movs	r2, #104	@ 0x68
 8008652:	2101      	movs	r1, #1
 8008654:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008658:	2200      	movs	r2, #0
 800865a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800865c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800865e:	2200      	movs	r2, #0
 8008660:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008662:	231a      	movs	r3, #26
 8008664:	2220      	movs	r2, #32
 8008666:	189b      	adds	r3, r3, r2
 8008668:	19db      	adds	r3, r3, r7
 800866a:	781b      	ldrb	r3, [r3, #0]
}
 800866c:	0018      	movs	r0, r3
 800866e:	46bd      	mov	sp, r7
 8008670:	b010      	add	sp, #64	@ 0x40
 8008672:	bdb0      	pop	{r4, r5, r7, pc}
 8008674:	08008fec 	.word	0x08008fec
 8008678:	00f42400 	.word	0x00f42400

0800867c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b082      	sub	sp, #8
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008688:	2208      	movs	r2, #8
 800868a:	4013      	ands	r3, r2
 800868c:	d00b      	beq.n	80086a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	685b      	ldr	r3, [r3, #4]
 8008694:	4a4a      	ldr	r2, [pc, #296]	@ (80087c0 <UART_AdvFeatureConfig+0x144>)
 8008696:	4013      	ands	r3, r2
 8008698:	0019      	movs	r1, r3
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	430a      	orrs	r2, r1
 80086a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086aa:	2201      	movs	r2, #1
 80086ac:	4013      	ands	r3, r2
 80086ae:	d00b      	beq.n	80086c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	685b      	ldr	r3, [r3, #4]
 80086b6:	4a43      	ldr	r2, [pc, #268]	@ (80087c4 <UART_AdvFeatureConfig+0x148>)
 80086b8:	4013      	ands	r3, r2
 80086ba:	0019      	movs	r1, r3
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	430a      	orrs	r2, r1
 80086c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086cc:	2202      	movs	r2, #2
 80086ce:	4013      	ands	r3, r2
 80086d0:	d00b      	beq.n	80086ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	685b      	ldr	r3, [r3, #4]
 80086d8:	4a3b      	ldr	r2, [pc, #236]	@ (80087c8 <UART_AdvFeatureConfig+0x14c>)
 80086da:	4013      	ands	r3, r2
 80086dc:	0019      	movs	r1, r3
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	430a      	orrs	r2, r1
 80086e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086ee:	2204      	movs	r2, #4
 80086f0:	4013      	ands	r3, r2
 80086f2:	d00b      	beq.n	800870c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	685b      	ldr	r3, [r3, #4]
 80086fa:	4a34      	ldr	r2, [pc, #208]	@ (80087cc <UART_AdvFeatureConfig+0x150>)
 80086fc:	4013      	ands	r3, r2
 80086fe:	0019      	movs	r1, r3
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	430a      	orrs	r2, r1
 800870a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008710:	2210      	movs	r2, #16
 8008712:	4013      	ands	r3, r2
 8008714:	d00b      	beq.n	800872e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	689b      	ldr	r3, [r3, #8]
 800871c:	4a2c      	ldr	r2, [pc, #176]	@ (80087d0 <UART_AdvFeatureConfig+0x154>)
 800871e:	4013      	ands	r3, r2
 8008720:	0019      	movs	r1, r3
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	430a      	orrs	r2, r1
 800872c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008732:	2220      	movs	r2, #32
 8008734:	4013      	ands	r3, r2
 8008736:	d00b      	beq.n	8008750 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	689b      	ldr	r3, [r3, #8]
 800873e:	4a25      	ldr	r2, [pc, #148]	@ (80087d4 <UART_AdvFeatureConfig+0x158>)
 8008740:	4013      	ands	r3, r2
 8008742:	0019      	movs	r1, r3
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	430a      	orrs	r2, r1
 800874e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008754:	2240      	movs	r2, #64	@ 0x40
 8008756:	4013      	ands	r3, r2
 8008758:	d01d      	beq.n	8008796 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	685b      	ldr	r3, [r3, #4]
 8008760:	4a1d      	ldr	r2, [pc, #116]	@ (80087d8 <UART_AdvFeatureConfig+0x15c>)
 8008762:	4013      	ands	r3, r2
 8008764:	0019      	movs	r1, r3
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	430a      	orrs	r2, r1
 8008770:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008776:	2380      	movs	r3, #128	@ 0x80
 8008778:	035b      	lsls	r3, r3, #13
 800877a:	429a      	cmp	r2, r3
 800877c:	d10b      	bne.n	8008796 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	685b      	ldr	r3, [r3, #4]
 8008784:	4a15      	ldr	r2, [pc, #84]	@ (80087dc <UART_AdvFeatureConfig+0x160>)
 8008786:	4013      	ands	r3, r2
 8008788:	0019      	movs	r1, r3
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	430a      	orrs	r2, r1
 8008794:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800879a:	2280      	movs	r2, #128	@ 0x80
 800879c:	4013      	ands	r3, r2
 800879e:	d00b      	beq.n	80087b8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	685b      	ldr	r3, [r3, #4]
 80087a6:	4a0e      	ldr	r2, [pc, #56]	@ (80087e0 <UART_AdvFeatureConfig+0x164>)
 80087a8:	4013      	ands	r3, r2
 80087aa:	0019      	movs	r1, r3
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	430a      	orrs	r2, r1
 80087b6:	605a      	str	r2, [r3, #4]
  }
}
 80087b8:	46c0      	nop			@ (mov r8, r8)
 80087ba:	46bd      	mov	sp, r7
 80087bc:	b002      	add	sp, #8
 80087be:	bd80      	pop	{r7, pc}
 80087c0:	ffff7fff 	.word	0xffff7fff
 80087c4:	fffdffff 	.word	0xfffdffff
 80087c8:	fffeffff 	.word	0xfffeffff
 80087cc:	fffbffff 	.word	0xfffbffff
 80087d0:	ffffefff 	.word	0xffffefff
 80087d4:	ffffdfff 	.word	0xffffdfff
 80087d8:	ffefffff 	.word	0xffefffff
 80087dc:	ff9fffff 	.word	0xff9fffff
 80087e0:	fff7ffff 	.word	0xfff7ffff

080087e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b092      	sub	sp, #72	@ 0x48
 80087e8:	af02      	add	r7, sp, #8
 80087ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2290      	movs	r2, #144	@ 0x90
 80087f0:	2100      	movs	r1, #0
 80087f2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80087f4:	f7fb fd1e 	bl	8004234 <HAL_GetTick>
 80087f8:	0003      	movs	r3, r0
 80087fa:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	2208      	movs	r2, #8
 8008804:	4013      	ands	r3, r2
 8008806:	2b08      	cmp	r3, #8
 8008808:	d12d      	bne.n	8008866 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800880a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800880c:	2280      	movs	r2, #128	@ 0x80
 800880e:	0391      	lsls	r1, r2, #14
 8008810:	6878      	ldr	r0, [r7, #4]
 8008812:	4a47      	ldr	r2, [pc, #284]	@ (8008930 <UART_CheckIdleState+0x14c>)
 8008814:	9200      	str	r2, [sp, #0]
 8008816:	2200      	movs	r2, #0
 8008818:	f000 f88e 	bl	8008938 <UART_WaitOnFlagUntilTimeout>
 800881c:	1e03      	subs	r3, r0, #0
 800881e:	d022      	beq.n	8008866 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008820:	f3ef 8310 	mrs	r3, PRIMASK
 8008824:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8008826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008828:	63bb      	str	r3, [r7, #56]	@ 0x38
 800882a:	2301      	movs	r3, #1
 800882c:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800882e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008830:	f383 8810 	msr	PRIMASK, r3
}
 8008834:	46c0      	nop			@ (mov r8, r8)
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	681a      	ldr	r2, [r3, #0]
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	2180      	movs	r1, #128	@ 0x80
 8008842:	438a      	bics	r2, r1
 8008844:	601a      	str	r2, [r3, #0]
 8008846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008848:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800884a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800884c:	f383 8810 	msr	PRIMASK, r3
}
 8008850:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	2288      	movs	r2, #136	@ 0x88
 8008856:	2120      	movs	r1, #32
 8008858:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2284      	movs	r2, #132	@ 0x84
 800885e:	2100      	movs	r1, #0
 8008860:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008862:	2303      	movs	r3, #3
 8008864:	e060      	b.n	8008928 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	2204      	movs	r2, #4
 800886e:	4013      	ands	r3, r2
 8008870:	2b04      	cmp	r3, #4
 8008872:	d146      	bne.n	8008902 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008874:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008876:	2280      	movs	r2, #128	@ 0x80
 8008878:	03d1      	lsls	r1, r2, #15
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	4a2c      	ldr	r2, [pc, #176]	@ (8008930 <UART_CheckIdleState+0x14c>)
 800887e:	9200      	str	r2, [sp, #0]
 8008880:	2200      	movs	r2, #0
 8008882:	f000 f859 	bl	8008938 <UART_WaitOnFlagUntilTimeout>
 8008886:	1e03      	subs	r3, r0, #0
 8008888:	d03b      	beq.n	8008902 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800888a:	f3ef 8310 	mrs	r3, PRIMASK
 800888e:	60fb      	str	r3, [r7, #12]
  return(result);
 8008890:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008892:	637b      	str	r3, [r7, #52]	@ 0x34
 8008894:	2301      	movs	r3, #1
 8008896:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008898:	693b      	ldr	r3, [r7, #16]
 800889a:	f383 8810 	msr	PRIMASK, r3
}
 800889e:	46c0      	nop			@ (mov r8, r8)
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	681a      	ldr	r2, [r3, #0]
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	4922      	ldr	r1, [pc, #136]	@ (8008934 <UART_CheckIdleState+0x150>)
 80088ac:	400a      	ands	r2, r1
 80088ae:	601a      	str	r2, [r3, #0]
 80088b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088b2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80088b4:	697b      	ldr	r3, [r7, #20]
 80088b6:	f383 8810 	msr	PRIMASK, r3
}
 80088ba:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80088bc:	f3ef 8310 	mrs	r3, PRIMASK
 80088c0:	61bb      	str	r3, [r7, #24]
  return(result);
 80088c2:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80088c6:	2301      	movs	r3, #1
 80088c8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80088ca:	69fb      	ldr	r3, [r7, #28]
 80088cc:	f383 8810 	msr	PRIMASK, r3
}
 80088d0:	46c0      	nop			@ (mov r8, r8)
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	689a      	ldr	r2, [r3, #8]
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	2101      	movs	r1, #1
 80088de:	438a      	bics	r2, r1
 80088e0:	609a      	str	r2, [r3, #8]
 80088e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088e4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80088e6:	6a3b      	ldr	r3, [r7, #32]
 80088e8:	f383 8810 	msr	PRIMASK, r3
}
 80088ec:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	228c      	movs	r2, #140	@ 0x8c
 80088f2:	2120      	movs	r1, #32
 80088f4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	2284      	movs	r2, #132	@ 0x84
 80088fa:	2100      	movs	r1, #0
 80088fc:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80088fe:	2303      	movs	r3, #3
 8008900:	e012      	b.n	8008928 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2288      	movs	r2, #136	@ 0x88
 8008906:	2120      	movs	r1, #32
 8008908:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	228c      	movs	r2, #140	@ 0x8c
 800890e:	2120      	movs	r1, #32
 8008910:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	2200      	movs	r2, #0
 8008916:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	2200      	movs	r2, #0
 800891c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	2284      	movs	r2, #132	@ 0x84
 8008922:	2100      	movs	r1, #0
 8008924:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008926:	2300      	movs	r3, #0
}
 8008928:	0018      	movs	r0, r3
 800892a:	46bd      	mov	sp, r7
 800892c:	b010      	add	sp, #64	@ 0x40
 800892e:	bd80      	pop	{r7, pc}
 8008930:	01ffffff 	.word	0x01ffffff
 8008934:	fffffedf 	.word	0xfffffedf

08008938 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008938:	b580      	push	{r7, lr}
 800893a:	b084      	sub	sp, #16
 800893c:	af00      	add	r7, sp, #0
 800893e:	60f8      	str	r0, [r7, #12]
 8008940:	60b9      	str	r1, [r7, #8]
 8008942:	603b      	str	r3, [r7, #0]
 8008944:	1dfb      	adds	r3, r7, #7
 8008946:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008948:	e051      	b.n	80089ee <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800894a:	69bb      	ldr	r3, [r7, #24]
 800894c:	3301      	adds	r3, #1
 800894e:	d04e      	beq.n	80089ee <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008950:	f7fb fc70 	bl	8004234 <HAL_GetTick>
 8008954:	0002      	movs	r2, r0
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	1ad3      	subs	r3, r2, r3
 800895a:	69ba      	ldr	r2, [r7, #24]
 800895c:	429a      	cmp	r2, r3
 800895e:	d302      	bcc.n	8008966 <UART_WaitOnFlagUntilTimeout+0x2e>
 8008960:	69bb      	ldr	r3, [r7, #24]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d101      	bne.n	800896a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8008966:	2303      	movs	r3, #3
 8008968:	e051      	b.n	8008a0e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	2204      	movs	r2, #4
 8008972:	4013      	ands	r3, r2
 8008974:	d03b      	beq.n	80089ee <UART_WaitOnFlagUntilTimeout+0xb6>
 8008976:	68bb      	ldr	r3, [r7, #8]
 8008978:	2b80      	cmp	r3, #128	@ 0x80
 800897a:	d038      	beq.n	80089ee <UART_WaitOnFlagUntilTimeout+0xb6>
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	2b40      	cmp	r3, #64	@ 0x40
 8008980:	d035      	beq.n	80089ee <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	69db      	ldr	r3, [r3, #28]
 8008988:	2208      	movs	r2, #8
 800898a:	4013      	ands	r3, r2
 800898c:	2b08      	cmp	r3, #8
 800898e:	d111      	bne.n	80089b4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	2208      	movs	r2, #8
 8008996:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	0018      	movs	r0, r3
 800899c:	f000 f83c 	bl	8008a18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	2290      	movs	r2, #144	@ 0x90
 80089a4:	2108      	movs	r1, #8
 80089a6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	2284      	movs	r2, #132	@ 0x84
 80089ac:	2100      	movs	r1, #0
 80089ae:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80089b0:	2301      	movs	r3, #1
 80089b2:	e02c      	b.n	8008a0e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	69da      	ldr	r2, [r3, #28]
 80089ba:	2380      	movs	r3, #128	@ 0x80
 80089bc:	011b      	lsls	r3, r3, #4
 80089be:	401a      	ands	r2, r3
 80089c0:	2380      	movs	r3, #128	@ 0x80
 80089c2:	011b      	lsls	r3, r3, #4
 80089c4:	429a      	cmp	r2, r3
 80089c6:	d112      	bne.n	80089ee <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	2280      	movs	r2, #128	@ 0x80
 80089ce:	0112      	lsls	r2, r2, #4
 80089d0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	0018      	movs	r0, r3
 80089d6:	f000 f81f 	bl	8008a18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	2290      	movs	r2, #144	@ 0x90
 80089de:	2120      	movs	r1, #32
 80089e0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	2284      	movs	r2, #132	@ 0x84
 80089e6:	2100      	movs	r1, #0
 80089e8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80089ea:	2303      	movs	r3, #3
 80089ec:	e00f      	b.n	8008a0e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	69db      	ldr	r3, [r3, #28]
 80089f4:	68ba      	ldr	r2, [r7, #8]
 80089f6:	4013      	ands	r3, r2
 80089f8:	68ba      	ldr	r2, [r7, #8]
 80089fa:	1ad3      	subs	r3, r2, r3
 80089fc:	425a      	negs	r2, r3
 80089fe:	4153      	adcs	r3, r2
 8008a00:	b2db      	uxtb	r3, r3
 8008a02:	001a      	movs	r2, r3
 8008a04:	1dfb      	adds	r3, r7, #7
 8008a06:	781b      	ldrb	r3, [r3, #0]
 8008a08:	429a      	cmp	r2, r3
 8008a0a:	d09e      	beq.n	800894a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008a0c:	2300      	movs	r3, #0
}
 8008a0e:	0018      	movs	r0, r3
 8008a10:	46bd      	mov	sp, r7
 8008a12:	b004      	add	sp, #16
 8008a14:	bd80      	pop	{r7, pc}
	...

08008a18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b08e      	sub	sp, #56	@ 0x38
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a20:	f3ef 8310 	mrs	r3, PRIMASK
 8008a24:	617b      	str	r3, [r7, #20]
  return(result);
 8008a26:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008a28:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a2a:	2301      	movs	r3, #1
 8008a2c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a2e:	69bb      	ldr	r3, [r7, #24]
 8008a30:	f383 8810 	msr	PRIMASK, r3
}
 8008a34:	46c0      	nop			@ (mov r8, r8)
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	681a      	ldr	r2, [r3, #0]
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	4926      	ldr	r1, [pc, #152]	@ (8008adc <UART_EndRxTransfer+0xc4>)
 8008a42:	400a      	ands	r2, r1
 8008a44:	601a      	str	r2, [r3, #0]
 8008a46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a48:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a4a:	69fb      	ldr	r3, [r7, #28]
 8008a4c:	f383 8810 	msr	PRIMASK, r3
}
 8008a50:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a52:	f3ef 8310 	mrs	r3, PRIMASK
 8008a56:	623b      	str	r3, [r7, #32]
  return(result);
 8008a58:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008a5a:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a5c:	2301      	movs	r3, #1
 8008a5e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a62:	f383 8810 	msr	PRIMASK, r3
}
 8008a66:	46c0      	nop			@ (mov r8, r8)
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	689a      	ldr	r2, [r3, #8]
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	491b      	ldr	r1, [pc, #108]	@ (8008ae0 <UART_EndRxTransfer+0xc8>)
 8008a74:	400a      	ands	r2, r1
 8008a76:	609a      	str	r2, [r3, #8]
 8008a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a7e:	f383 8810 	msr	PRIMASK, r3
}
 8008a82:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008a88:	2b01      	cmp	r3, #1
 8008a8a:	d118      	bne.n	8008abe <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008a8c:	f3ef 8310 	mrs	r3, PRIMASK
 8008a90:	60bb      	str	r3, [r7, #8]
  return(result);
 8008a92:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008a96:	2301      	movs	r3, #1
 8008a98:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	f383 8810 	msr	PRIMASK, r3
}
 8008aa0:	46c0      	nop			@ (mov r8, r8)
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	681a      	ldr	r2, [r3, #0]
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	2110      	movs	r1, #16
 8008aae:	438a      	bics	r2, r1
 8008ab0:	601a      	str	r2, [r3, #0]
 8008ab2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ab4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	f383 8810 	msr	PRIMASK, r3
}
 8008abc:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	228c      	movs	r2, #140	@ 0x8c
 8008ac2:	2120      	movs	r1, #32
 8008ac4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2200      	movs	r2, #0
 8008aca:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2200      	movs	r2, #0
 8008ad0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008ad2:	46c0      	nop			@ (mov r8, r8)
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	b00e      	add	sp, #56	@ 0x38
 8008ad8:	bd80      	pop	{r7, pc}
 8008ada:	46c0      	nop			@ (mov r8, r8)
 8008adc:	fffffedf 	.word	0xfffffedf
 8008ae0:	effffffe 	.word	0xeffffffe

08008ae4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b084      	sub	sp, #16
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	2284      	movs	r2, #132	@ 0x84
 8008af0:	5c9b      	ldrb	r3, [r3, r2]
 8008af2:	2b01      	cmp	r3, #1
 8008af4:	d101      	bne.n	8008afa <HAL_UARTEx_DisableFifoMode+0x16>
 8008af6:	2302      	movs	r3, #2
 8008af8:	e027      	b.n	8008b4a <HAL_UARTEx_DisableFifoMode+0x66>
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2284      	movs	r2, #132	@ 0x84
 8008afe:	2101      	movs	r1, #1
 8008b00:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	2288      	movs	r2, #136	@ 0x88
 8008b06:	2124      	movs	r1, #36	@ 0x24
 8008b08:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	681a      	ldr	r2, [r3, #0]
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	2101      	movs	r1, #1
 8008b1e:	438a      	bics	r2, r1
 8008b20:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	4a0b      	ldr	r2, [pc, #44]	@ (8008b54 <HAL_UARTEx_DisableFifoMode+0x70>)
 8008b26:	4013      	ands	r3, r2
 8008b28:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	68fa      	ldr	r2, [r7, #12]
 8008b36:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2288      	movs	r2, #136	@ 0x88
 8008b3c:	2120      	movs	r1, #32
 8008b3e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	2284      	movs	r2, #132	@ 0x84
 8008b44:	2100      	movs	r1, #0
 8008b46:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008b48:	2300      	movs	r3, #0
}
 8008b4a:	0018      	movs	r0, r3
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	b004      	add	sp, #16
 8008b50:	bd80      	pop	{r7, pc}
 8008b52:	46c0      	nop			@ (mov r8, r8)
 8008b54:	dfffffff 	.word	0xdfffffff

08008b58 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b084      	sub	sp, #16
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
 8008b60:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	2284      	movs	r2, #132	@ 0x84
 8008b66:	5c9b      	ldrb	r3, [r3, r2]
 8008b68:	2b01      	cmp	r3, #1
 8008b6a:	d101      	bne.n	8008b70 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008b6c:	2302      	movs	r3, #2
 8008b6e:	e02e      	b.n	8008bce <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2284      	movs	r2, #132	@ 0x84
 8008b74:	2101      	movs	r1, #1
 8008b76:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2288      	movs	r2, #136	@ 0x88
 8008b7c:	2124      	movs	r1, #36	@ 0x24
 8008b7e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	681a      	ldr	r2, [r3, #0]
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	2101      	movs	r1, #1
 8008b94:	438a      	bics	r2, r1
 8008b96:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	689b      	ldr	r3, [r3, #8]
 8008b9e:	00db      	lsls	r3, r3, #3
 8008ba0:	08d9      	lsrs	r1, r3, #3
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	683a      	ldr	r2, [r7, #0]
 8008ba8:	430a      	orrs	r2, r1
 8008baa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	0018      	movs	r0, r3
 8008bb0:	f000 f854 	bl	8008c5c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	68fa      	ldr	r2, [r7, #12]
 8008bba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	2288      	movs	r2, #136	@ 0x88
 8008bc0:	2120      	movs	r1, #32
 8008bc2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2284      	movs	r2, #132	@ 0x84
 8008bc8:	2100      	movs	r1, #0
 8008bca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008bcc:	2300      	movs	r3, #0
}
 8008bce:	0018      	movs	r0, r3
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	b004      	add	sp, #16
 8008bd4:	bd80      	pop	{r7, pc}
	...

08008bd8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b084      	sub	sp, #16
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
 8008be0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2284      	movs	r2, #132	@ 0x84
 8008be6:	5c9b      	ldrb	r3, [r3, r2]
 8008be8:	2b01      	cmp	r3, #1
 8008bea:	d101      	bne.n	8008bf0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008bec:	2302      	movs	r3, #2
 8008bee:	e02f      	b.n	8008c50 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	2284      	movs	r2, #132	@ 0x84
 8008bf4:	2101      	movs	r1, #1
 8008bf6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	2288      	movs	r2, #136	@ 0x88
 8008bfc:	2124      	movs	r1, #36	@ 0x24
 8008bfe:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	681a      	ldr	r2, [r3, #0]
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	2101      	movs	r1, #1
 8008c14:	438a      	bics	r2, r1
 8008c16:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	689b      	ldr	r3, [r3, #8]
 8008c1e:	4a0e      	ldr	r2, [pc, #56]	@ (8008c58 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8008c20:	4013      	ands	r3, r2
 8008c22:	0019      	movs	r1, r3
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	683a      	ldr	r2, [r7, #0]
 8008c2a:	430a      	orrs	r2, r1
 8008c2c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	0018      	movs	r0, r3
 8008c32:	f000 f813 	bl	8008c5c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	68fa      	ldr	r2, [r7, #12]
 8008c3c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	2288      	movs	r2, #136	@ 0x88
 8008c42:	2120      	movs	r1, #32
 8008c44:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	2284      	movs	r2, #132	@ 0x84
 8008c4a:	2100      	movs	r1, #0
 8008c4c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008c4e:	2300      	movs	r3, #0
}
 8008c50:	0018      	movs	r0, r3
 8008c52:	46bd      	mov	sp, r7
 8008c54:	b004      	add	sp, #16
 8008c56:	bd80      	pop	{r7, pc}
 8008c58:	f1ffffff 	.word	0xf1ffffff

08008c5c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008c5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c5e:	b085      	sub	sp, #20
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d108      	bne.n	8008c7e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	226a      	movs	r2, #106	@ 0x6a
 8008c70:	2101      	movs	r1, #1
 8008c72:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2268      	movs	r2, #104	@ 0x68
 8008c78:	2101      	movs	r1, #1
 8008c7a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008c7c:	e043      	b.n	8008d06 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008c7e:	260f      	movs	r6, #15
 8008c80:	19bb      	adds	r3, r7, r6
 8008c82:	2208      	movs	r2, #8
 8008c84:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008c86:	200e      	movs	r0, #14
 8008c88:	183b      	adds	r3, r7, r0
 8008c8a:	2208      	movs	r2, #8
 8008c8c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	689b      	ldr	r3, [r3, #8]
 8008c94:	0e5b      	lsrs	r3, r3, #25
 8008c96:	b2da      	uxtb	r2, r3
 8008c98:	240d      	movs	r4, #13
 8008c9a:	193b      	adds	r3, r7, r4
 8008c9c:	2107      	movs	r1, #7
 8008c9e:	400a      	ands	r2, r1
 8008ca0:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	689b      	ldr	r3, [r3, #8]
 8008ca8:	0f5b      	lsrs	r3, r3, #29
 8008caa:	b2da      	uxtb	r2, r3
 8008cac:	250c      	movs	r5, #12
 8008cae:	197b      	adds	r3, r7, r5
 8008cb0:	2107      	movs	r1, #7
 8008cb2:	400a      	ands	r2, r1
 8008cb4:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008cb6:	183b      	adds	r3, r7, r0
 8008cb8:	781b      	ldrb	r3, [r3, #0]
 8008cba:	197a      	adds	r2, r7, r5
 8008cbc:	7812      	ldrb	r2, [r2, #0]
 8008cbe:	4914      	ldr	r1, [pc, #80]	@ (8008d10 <UARTEx_SetNbDataToProcess+0xb4>)
 8008cc0:	5c8a      	ldrb	r2, [r1, r2]
 8008cc2:	435a      	muls	r2, r3
 8008cc4:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8008cc6:	197b      	adds	r3, r7, r5
 8008cc8:	781b      	ldrb	r3, [r3, #0]
 8008cca:	4a12      	ldr	r2, [pc, #72]	@ (8008d14 <UARTEx_SetNbDataToProcess+0xb8>)
 8008ccc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008cce:	0019      	movs	r1, r3
 8008cd0:	f7f7 faa2 	bl	8000218 <__divsi3>
 8008cd4:	0003      	movs	r3, r0
 8008cd6:	b299      	uxth	r1, r3
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	226a      	movs	r2, #106	@ 0x6a
 8008cdc:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008cde:	19bb      	adds	r3, r7, r6
 8008ce0:	781b      	ldrb	r3, [r3, #0]
 8008ce2:	193a      	adds	r2, r7, r4
 8008ce4:	7812      	ldrb	r2, [r2, #0]
 8008ce6:	490a      	ldr	r1, [pc, #40]	@ (8008d10 <UARTEx_SetNbDataToProcess+0xb4>)
 8008ce8:	5c8a      	ldrb	r2, [r1, r2]
 8008cea:	435a      	muls	r2, r3
 8008cec:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8008cee:	193b      	adds	r3, r7, r4
 8008cf0:	781b      	ldrb	r3, [r3, #0]
 8008cf2:	4a08      	ldr	r2, [pc, #32]	@ (8008d14 <UARTEx_SetNbDataToProcess+0xb8>)
 8008cf4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008cf6:	0019      	movs	r1, r3
 8008cf8:	f7f7 fa8e 	bl	8000218 <__divsi3>
 8008cfc:	0003      	movs	r3, r0
 8008cfe:	b299      	uxth	r1, r3
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2268      	movs	r2, #104	@ 0x68
 8008d04:	5299      	strh	r1, [r3, r2]
}
 8008d06:	46c0      	nop			@ (mov r8, r8)
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	b005      	add	sp, #20
 8008d0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d0e:	46c0      	nop			@ (mov r8, r8)
 8008d10:	08009004 	.word	0x08009004
 8008d14:	0800900c 	.word	0x0800900c

08008d18 <memset>:
 8008d18:	0003      	movs	r3, r0
 8008d1a:	1882      	adds	r2, r0, r2
 8008d1c:	4293      	cmp	r3, r2
 8008d1e:	d100      	bne.n	8008d22 <memset+0xa>
 8008d20:	4770      	bx	lr
 8008d22:	7019      	strb	r1, [r3, #0]
 8008d24:	3301      	adds	r3, #1
 8008d26:	e7f9      	b.n	8008d1c <memset+0x4>

08008d28 <__errno>:
 8008d28:	4b01      	ldr	r3, [pc, #4]	@ (8008d30 <__errno+0x8>)
 8008d2a:	6818      	ldr	r0, [r3, #0]
 8008d2c:	4770      	bx	lr
 8008d2e:	46c0      	nop			@ (mov r8, r8)
 8008d30:	2000000c 	.word	0x2000000c

08008d34 <__libc_init_array>:
 8008d34:	b570      	push	{r4, r5, r6, lr}
 8008d36:	2600      	movs	r6, #0
 8008d38:	4c0c      	ldr	r4, [pc, #48]	@ (8008d6c <__libc_init_array+0x38>)
 8008d3a:	4d0d      	ldr	r5, [pc, #52]	@ (8008d70 <__libc_init_array+0x3c>)
 8008d3c:	1b64      	subs	r4, r4, r5
 8008d3e:	10a4      	asrs	r4, r4, #2
 8008d40:	42a6      	cmp	r6, r4
 8008d42:	d109      	bne.n	8008d58 <__libc_init_array+0x24>
 8008d44:	2600      	movs	r6, #0
 8008d46:	f000 f8ad 	bl	8008ea4 <_init>
 8008d4a:	4c0a      	ldr	r4, [pc, #40]	@ (8008d74 <__libc_init_array+0x40>)
 8008d4c:	4d0a      	ldr	r5, [pc, #40]	@ (8008d78 <__libc_init_array+0x44>)
 8008d4e:	1b64      	subs	r4, r4, r5
 8008d50:	10a4      	asrs	r4, r4, #2
 8008d52:	42a6      	cmp	r6, r4
 8008d54:	d105      	bne.n	8008d62 <__libc_init_array+0x2e>
 8008d56:	bd70      	pop	{r4, r5, r6, pc}
 8008d58:	00b3      	lsls	r3, r6, #2
 8008d5a:	58eb      	ldr	r3, [r5, r3]
 8008d5c:	4798      	blx	r3
 8008d5e:	3601      	adds	r6, #1
 8008d60:	e7ee      	b.n	8008d40 <__libc_init_array+0xc>
 8008d62:	00b3      	lsls	r3, r6, #2
 8008d64:	58eb      	ldr	r3, [r5, r3]
 8008d66:	4798      	blx	r3
 8008d68:	3601      	adds	r6, #1
 8008d6a:	e7f2      	b.n	8008d52 <__libc_init_array+0x1e>
 8008d6c:	0800901c 	.word	0x0800901c
 8008d70:	0800901c 	.word	0x0800901c
 8008d74:	08009020 	.word	0x08009020
 8008d78:	0800901c 	.word	0x0800901c

08008d7c <sqrtf>:
 8008d7c:	b570      	push	{r4, r5, r6, lr}
 8008d7e:	1c05      	adds	r5, r0, #0
 8008d80:	f000 f818 	bl	8008db4 <__ieee754_sqrtf>
 8008d84:	1c29      	adds	r1, r5, #0
 8008d86:	1c04      	adds	r4, r0, #0
 8008d88:	1c28      	adds	r0, r5, #0
 8008d8a:	f7f8 fac1 	bl	8001310 <__aeabi_fcmpun>
 8008d8e:	2800      	cmp	r0, #0
 8008d90:	d10e      	bne.n	8008db0 <sqrtf+0x34>
 8008d92:	2100      	movs	r1, #0
 8008d94:	1c28      	adds	r0, r5, #0
 8008d96:	f7f7 fb3d 	bl	8000414 <__aeabi_fcmplt>
 8008d9a:	2800      	cmp	r0, #0
 8008d9c:	d008      	beq.n	8008db0 <sqrtf+0x34>
 8008d9e:	f7ff ffc3 	bl	8008d28 <__errno>
 8008da2:	2321      	movs	r3, #33	@ 0x21
 8008da4:	2100      	movs	r1, #0
 8008da6:	6003      	str	r3, [r0, #0]
 8008da8:	1c08      	adds	r0, r1, #0
 8008daa:	f7f7 fde9 	bl	8000980 <__aeabi_fdiv>
 8008dae:	1c04      	adds	r4, r0, #0
 8008db0:	1c20      	adds	r0, r4, #0
 8008db2:	bd70      	pop	{r4, r5, r6, pc}

08008db4 <__ieee754_sqrtf>:
 8008db4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008db6:	0003      	movs	r3, r0
 8008db8:	0042      	lsls	r2, r0, #1
 8008dba:	1c04      	adds	r4, r0, #0
 8008dbc:	20ff      	movs	r0, #255	@ 0xff
 8008dbe:	0852      	lsrs	r2, r2, #1
 8008dc0:	05c0      	lsls	r0, r0, #23
 8008dc2:	4282      	cmp	r2, r0
 8008dc4:	d30a      	bcc.n	8008ddc <__ieee754_sqrtf+0x28>
 8008dc6:	1c21      	adds	r1, r4, #0
 8008dc8:	1c20      	adds	r0, r4, #0
 8008dca:	f7f7 ffbf 	bl	8000d4c <__aeabi_fmul>
 8008dce:	1c01      	adds	r1, r0, #0
 8008dd0:	1c20      	adds	r0, r4, #0
 8008dd2:	f7f7 fc4b 	bl	800066c <__aeabi_fadd>
 8008dd6:	1c04      	adds	r4, r0, #0
 8008dd8:	1c20      	adds	r0, r4, #0
 8008dda:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008ddc:	2a00      	cmp	r2, #0
 8008dde:	d0fb      	beq.n	8008dd8 <__ieee754_sqrtf+0x24>
 8008de0:	2c00      	cmp	r4, #0
 8008de2:	da07      	bge.n	8008df4 <__ieee754_sqrtf+0x40>
 8008de4:	1c21      	adds	r1, r4, #0
 8008de6:	1c20      	adds	r0, r4, #0
 8008de8:	f7f8 f8ee 	bl	8000fc8 <__aeabi_fsub>
 8008dec:	1c01      	adds	r1, r0, #0
 8008dee:	f7f7 fdc7 	bl	8000980 <__aeabi_fdiv>
 8008df2:	e7f0      	b.n	8008dd6 <__ieee754_sqrtf+0x22>
 8008df4:	0022      	movs	r2, r4
 8008df6:	15e1      	asrs	r1, r4, #23
 8008df8:	4002      	ands	r2, r0
 8008dfa:	4204      	tst	r4, r0
 8008dfc:	d046      	beq.n	8008e8c <__ieee754_sqrtf+0xd8>
 8008dfe:	2280      	movs	r2, #128	@ 0x80
 8008e00:	000f      	movs	r7, r1
 8008e02:	025b      	lsls	r3, r3, #9
 8008e04:	0a5b      	lsrs	r3, r3, #9
 8008e06:	0412      	lsls	r2, r2, #16
 8008e08:	3f7f      	subs	r7, #127	@ 0x7f
 8008e0a:	4313      	orrs	r3, r2
 8008e0c:	07c9      	lsls	r1, r1, #31
 8008e0e:	d400      	bmi.n	8008e12 <__ieee754_sqrtf+0x5e>
 8008e10:	005b      	lsls	r3, r3, #1
 8008e12:	2400      	movs	r4, #0
 8008e14:	2180      	movs	r1, #128	@ 0x80
 8008e16:	2019      	movs	r0, #25
 8008e18:	0026      	movs	r6, r4
 8008e1a:	107f      	asrs	r7, r7, #1
 8008e1c:	005b      	lsls	r3, r3, #1
 8008e1e:	0449      	lsls	r1, r1, #17
 8008e20:	1875      	adds	r5, r6, r1
 8008e22:	001a      	movs	r2, r3
 8008e24:	429d      	cmp	r5, r3
 8008e26:	dc02      	bgt.n	8008e2e <__ieee754_sqrtf+0x7a>
 8008e28:	186e      	adds	r6, r5, r1
 8008e2a:	1b5a      	subs	r2, r3, r5
 8008e2c:	1864      	adds	r4, r4, r1
 8008e2e:	3801      	subs	r0, #1
 8008e30:	0053      	lsls	r3, r2, #1
 8008e32:	0849      	lsrs	r1, r1, #1
 8008e34:	2800      	cmp	r0, #0
 8008e36:	d1f3      	bne.n	8008e20 <__ieee754_sqrtf+0x6c>
 8008e38:	2a00      	cmp	r2, #0
 8008e3a:	d019      	beq.n	8008e70 <__ieee754_sqrtf+0xbc>
 8008e3c:	4d17      	ldr	r5, [pc, #92]	@ (8008e9c <__ieee754_sqrtf+0xe8>)
 8008e3e:	4e18      	ldr	r6, [pc, #96]	@ (8008ea0 <__ieee754_sqrtf+0xec>)
 8008e40:	6828      	ldr	r0, [r5, #0]
 8008e42:	6831      	ldr	r1, [r6, #0]
 8008e44:	682b      	ldr	r3, [r5, #0]
 8008e46:	9301      	str	r3, [sp, #4]
 8008e48:	f7f8 f8be 	bl	8000fc8 <__aeabi_fsub>
 8008e4c:	1c01      	adds	r1, r0, #0
 8008e4e:	9801      	ldr	r0, [sp, #4]
 8008e50:	f7f7 faea 	bl	8000428 <__aeabi_fcmple>
 8008e54:	2800      	cmp	r0, #0
 8008e56:	d00b      	beq.n	8008e70 <__ieee754_sqrtf+0xbc>
 8008e58:	6828      	ldr	r0, [r5, #0]
 8008e5a:	6831      	ldr	r1, [r6, #0]
 8008e5c:	f7f7 fc06 	bl	800066c <__aeabi_fadd>
 8008e60:	682d      	ldr	r5, [r5, #0]
 8008e62:	1c01      	adds	r1, r0, #0
 8008e64:	1c28      	adds	r0, r5, #0
 8008e66:	f7f7 fad5 	bl	8000414 <__aeabi_fcmplt>
 8008e6a:	2800      	cmp	r0, #0
 8008e6c:	d011      	beq.n	8008e92 <__ieee754_sqrtf+0xde>
 8008e6e:	3402      	adds	r4, #2
 8008e70:	23fc      	movs	r3, #252	@ 0xfc
 8008e72:	1064      	asrs	r4, r4, #1
 8008e74:	059b      	lsls	r3, r3, #22
 8008e76:	18e3      	adds	r3, r4, r3
 8008e78:	05fc      	lsls	r4, r7, #23
 8008e7a:	18e4      	adds	r4, r4, r3
 8008e7c:	e7ac      	b.n	8008dd8 <__ieee754_sqrtf+0x24>
 8008e7e:	005b      	lsls	r3, r3, #1
 8008e80:	3201      	adds	r2, #1
 8008e82:	4203      	tst	r3, r0
 8008e84:	d0fb      	beq.n	8008e7e <__ieee754_sqrtf+0xca>
 8008e86:	3a01      	subs	r2, #1
 8008e88:	1a89      	subs	r1, r1, r2
 8008e8a:	e7b8      	b.n	8008dfe <__ieee754_sqrtf+0x4a>
 8008e8c:	2080      	movs	r0, #128	@ 0x80
 8008e8e:	0400      	lsls	r0, r0, #16
 8008e90:	e7f7      	b.n	8008e82 <__ieee754_sqrtf+0xce>
 8008e92:	2301      	movs	r3, #1
 8008e94:	3401      	adds	r4, #1
 8008e96:	439c      	bics	r4, r3
 8008e98:	e7ea      	b.n	8008e70 <__ieee754_sqrtf+0xbc>
 8008e9a:	46c0      	nop			@ (mov r8, r8)
 8008e9c:	20000060 	.word	0x20000060
 8008ea0:	2000005c 	.word	0x2000005c

08008ea4 <_init>:
 8008ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ea6:	46c0      	nop			@ (mov r8, r8)
 8008ea8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008eaa:	bc08      	pop	{r3}
 8008eac:	469e      	mov	lr, r3
 8008eae:	4770      	bx	lr

08008eb0 <_fini>:
 8008eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eb2:	46c0      	nop			@ (mov r8, r8)
 8008eb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008eb6:	bc08      	pop	{r3}
 8008eb8:	469e      	mov	lr, r3
 8008eba:	4770      	bx	lr
