20:30:05 INFO  : Registering command handlers for SDK TCF services
20:30:05 INFO  : Launching XSCT server: xsct.bat -interactive C:\FPGA_Research_Local\Nucleus\Vivado_Nucleus_Design\Vivado_Nucleus_Design.sdk\temp_xsdb_launch_script.tcl
20:30:07 INFO  : XSCT server has started successfully.
20:30:14 INFO  : Successfully done setting XSCT server connection channel  
20:30:14 INFO  : Processing command line option -hwspec C:/FPGA_Research_Local/Nucleus/Vivado_Nucleus_Design/Vivado_Nucleus_Design.sdk/design_1_wrapper.hdf.
20:30:14 INFO  : Successfully done setting SDK workspace  
20:40:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
20:40:57 INFO  : FPGA configured successfully with bitstream "C:/FPGA_Research_Local/Nucleus/Vivado_Nucleus_Design/Vivado_Nucleus_Design.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:41:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248782397" && level==0} -index 1' command is executed.
20:41:19 INFO  : 'fpga -state' command is executed.
20:41:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:20 INFO  : Jtag cable 'Digilent Zed 210248782397' is selected.
20:41:20 INFO  : 'jtag frequency' command is executed.
20:41:20 INFO  : Sourcing of 'C:/FPGA_Research_Local/Nucleus/Vivado_Nucleus_Design/Vivado_Nucleus_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:41:21 INFO  : Context for 'APU' is selected.
20:41:22 INFO  : Hardware design information is loaded from 'C:/FPGA_Research_Local/Nucleus/Vivado_Nucleus_Design/Vivado_Nucleus_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:41:22 INFO  : Context for 'APU' is selected.
20:41:23 INFO  : 'stop' command is executed.
20:41:41 INFO  : 'ps7_init' command is executed.
20:41:41 INFO  : 'ps7_post_config' command is executed.
20:41:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:41:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:46 INFO  : The application 'C:/FPGA_Research_Local/Nucleus/Vivado_Nucleus_Design/Vivado_Nucleus_Design.sdk/Test_App_Nucleus/Debug/Test_App_Nucleus.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:41:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/FPGA_Research_Local/Nucleus/Vivado_Nucleus_Design/Vivado_Nucleus_Design.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
loadhw C:/FPGA_Research_Local/Nucleus/Vivado_Nucleus_Design/Vivado_Nucleus_Design.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
dow C:/FPGA_Research_Local/Nucleus/Vivado_Nucleus_Design/Vivado_Nucleus_Design.sdk/Test_App_Nucleus/Debug/Test_App_Nucleus.elf
----------------End of Script----------------

20:41:47 INFO  : Memory regions updated for context APU
20:41:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:41:48 INFO  : 'con' command is executed.
20:41:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248782397"} -index 0
con
----------------End of Script----------------

20:41:48 INFO  : Launch script is exported to file 'C:\FPGA_Research_Local\Nucleus\Vivado_Nucleus_Design\Vivado_Nucleus_Design.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test_app_nucleus.elf_on_local.tcl'
20:42:31 INFO  : Disconnected from the channel tcfchan#1.
