/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire [14:0] celloutsig_0_1z;
  wire [11:0] celloutsig_0_2z;
  reg [18:0] celloutsig_0_8z;
  reg [3:0] celloutsig_0_9z;
  reg [16:0] celloutsig_1_0z;
  wire [11:0] celloutsig_1_11z;
  wire [13:0] celloutsig_1_13z;
  wire [8:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [19:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[30:28] >> in_data[53:51];
  assign celloutsig_1_1z = celloutsig_1_0z[5:3] >> in_data[122:120];
  assign celloutsig_0_1z = { in_data[76:68], celloutsig_0_0z, celloutsig_0_0z } >> in_data[56:42];
  assign celloutsig_1_2z = { celloutsig_1_1z[2], celloutsig_1_1z } >> in_data[146:143];
  assign celloutsig_1_3z = { celloutsig_1_0z[3:0], celloutsig_1_2z } >> { in_data[172:169], celloutsig_1_2z };
  assign celloutsig_1_4z = in_data[177:170] >> { celloutsig_1_3z[5], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_5z = celloutsig_1_0z[13:9] >> celloutsig_1_3z[7:3];
  assign celloutsig_1_6z = { celloutsig_1_0z[15:4], celloutsig_1_4z } >> { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_5z >> celloutsig_1_0z[10:6];
  assign celloutsig_1_8z = celloutsig_1_0z[11:5] >> { celloutsig_1_5z[2:1], celloutsig_1_7z };
  assign celloutsig_1_11z = { celloutsig_1_8z[3:0], celloutsig_1_1z, celloutsig_1_5z } >> { celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_2z = in_data[53:42] >> celloutsig_0_1z[13:2];
  assign celloutsig_1_13z = in_data[110:97] >> celloutsig_1_6z[16:3];
  assign celloutsig_1_18z = celloutsig_1_11z[9:1] >> celloutsig_1_13z[13:5];
  assign celloutsig_1_19z = celloutsig_1_6z[8:3] >> celloutsig_1_13z[11:6];
  always_latch
    if (!clkin_data[64]) celloutsig_0_8z = 19'h00000;
    else if (clkin_data[0]) celloutsig_0_8z = in_data[49:31];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_9z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_9z = celloutsig_0_2z[6:3];
  always_latch
    if (!clkin_data[96]) celloutsig_1_0z = 17'h00000;
    else if (clkin_data[32]) celloutsig_1_0z = in_data[127:111];
  assign { out_data[136:128], out_data[101:96], out_data[50:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
