@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2737:2:2737:15|Tristate driver SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2729:2:2729:15|Tristate driver SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2721:2:2721:15|Tristate driver SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2713:2:2713:15|Tristate driver SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2705:2:2705:15|Tristate driver SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2697:2:2697:15|Tristate driver SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2689:2:2689:15|Tristate driver SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2681:2:2681:15|Tristate driver SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2673:2:2673:15|Tristate driver SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":2665:2:2665:15|Tristate driver SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.alen_sec_wrap_pre[7:0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.alen_wrap_pre[7:0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.alen_sec_wrap_pre[7:0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.alen_wrap_pre[7:0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MO106 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16547:4:16547:7|Found ROM lsu_emi_req_write_1[1:0] (in view: work.miv_rv32_lsu_32s_2s_1s_2s_2s(verilog)) with 10 words by 2 bits.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1403:3:1403:8|Removing sequential instance set_error[2:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance no_burst_detect_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance initial_burst_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance oor_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1403:3:1403:8|Removing sequential instance set_error[2:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance no_burst_detect_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance initial_burst_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1620:3:1620:8|Removing sequential instance oor_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1041:3:1041:8|Removing sequential instance dqs_delays_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\wrlvl_bot.v":148:0:148:5|Removing sequential instance delay_val1[6:0] (in view: work.WRLVL_BOT_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\wrlvl_bot.v":148:0:148:5|Removing sequential instance delay_val0[6:0] (in view: work.WRLVL_BOT_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\wrlvl_bot.v":148:0:148:5|Removing sequential instance delay_val1[6:0] (in view: work.WRLVL_BOT_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\wrlvl_bot.v":148:0:148:5|Removing sequential instance delay_val0[6:0] (in view: work.WRLVL_BOT_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6099:6:6099:11|Removing sequential instance gen_apb_byte_shim\.pwdata_p[3:0] (in view: work.miv_rv32_opsrv_apb_mstr_32s_1s_1_0_1_2_3_4_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6240:2:6240:7|Removing sequential instance prdata_p_reg[3:0] (in view: work.miv_rv32_opsrv_apb_mstr_32s_1s_1_0_1_2_3_4_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: FX403 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|Property "block_ram" or "no_rw_check" found for RAM DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0] with specified coding style. Inferring block RAM.
@N: FX403 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ram_simple_dp.v":48:0:48:5|Property "block_ram" or "no_rw_check" found for RAM DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0] with specified coding style. Inferring block RAM.
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog)); safe FSM implementation is not required.
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog)); safe FSM implementation is not required.
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog)); safe FSM implementation is not required.
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog)); safe FSM implementation is not required.
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_upsizing.v":156:2:156:7|Removing sequential instance DWC_WChan.data_fifo.data_out_reg[73] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.unaligned_wrap_burst (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.unaligned_wrap_burst_comb_pre (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[6] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[7] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[8] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[9] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[6] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[7] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[8] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[9] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[6] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[7] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[8] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[9] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[6] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[7] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[8] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[9] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.alen_sec_wrap_reg[0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.alen_sec_wrap_reg[1] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.alen_sec_wrap_reg[2] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.alen_sec_wrap_reg[3] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.alen_sec_wrap_reg[4] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.alen_sec_wrap_reg[5] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.alen_sec_wrap_reg[6] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.alen_sec_wrap_reg[7] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.alen_sec_wrap_reg[0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.alen_sec_wrap_reg[1] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.alen_sec_wrap_reg[2] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.alen_sec_wrap_reg[3] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.alen_sec_wrap_reg[4] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.alen_sec_wrap_reg[5] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.alen_sec_wrap_reg[6] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.alen_sec_wrap_reg[7] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[1] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[2] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[3] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[4] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[5] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[1] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[2] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[3] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[4] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[5] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[1] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[2] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[3] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[4] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[5] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[1] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[2] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[3] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[4] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[5] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_readdatafifoctrl.v":332:3:332:8|Found counter in view:work.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_2s_0_1(verilog) instance slave_beat_cnt[7:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_rchan_ctrl.v":201:3:201:8|Found counter in view:work.caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_1s(verilog) instance rd_src_cnt[5:0] 
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_rchan_ctrl.v":398:38:398:110|Found 9 by 9 bit equality operator ('==') un8_last_next (in view: work.caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_1s(verilog))
@N: MF135 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|RAM genblk1\[0\]\.ram.mem[0] (in view: work.caxi4interconnect_FIFO_4s_2s_2s_3s_0s_4s_2s_0s_3s(verilog)) is 4 words by 1 bits.
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z12(verilog)); safe FSM implementation is not required.
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z12(verilog)); safe FSM implementation is not required.
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z12(verilog)); safe FSM implementation is not required.
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z12(verilog)); safe FSM implementation is not required.
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z12(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_bclksclk.v":274:0:274:5|Found counter in view:work.trn_bclksclk(verilog) instance dly_cnt[4:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_bclksclk.v":141:0:141:5|Found counter in view:work.trn_bclksclk(verilog) instance transition_check_counter[9:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_bclksclk.v":238:0:238:5|Found counter in view:work.trn_bclksclk(verilog) instance vcophsel_bclk[6:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":541:0:541:5|Found counter in view:work.trn_cmd_addr(verilog) instance tap_count_cmd[7:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":509:0:509:5|Found counter in view:work.trn_cmd_addr(verilog) instance dly_cnt[9:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":541:0:541:5|Found counter in view:work.trn_cmd_addr(verilog) instance tap_count_refclk[7:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_dqsw.v":368:0:368:5|Found counter in view:work.trn_dqsw(verilog) instance tap_count_dqsw[7:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_dqsw.v":368:0:368:5|Found counter in view:work.trn_dqsw(verilog) instance tap_count_dqsw270[7:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_dqsw.v":368:0:368:5|Found counter in view:work.trn_dqsw(verilog) instance tap_offset_move_count[7:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1403:3:1403:8|Found counter in view:work.gate_training(verilog) instance read_count[11:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1403:3:1403:8|Found counter in view:work.gate_training(verilog) instance en_wait_cnt[9:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1403:3:1403:8|Found counter in view:work.gate_training(verilog) instance txdly_cnt[7:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":977:3:977:8|Found counter in view:work.dq_align_dqs_optimization(verilog) instance pause_delay_cnt[7:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Found counter in view:work.dq_align_dqs_optimization(verilog) instance good_cnt[7:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Found counter in view:work.dq_align_dqs_optimization(verilog) instance delay_cnt[7:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Found counter in view:work.dq_align_dqs_optimization(verilog) instance init_delay[7:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\wrlvl_bot.v":194:0:194:5|Found counter in view:work.WRLVL_BOT(verilog) instance tap_count[6:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Found counter in view:work.IOG_IF_2s_18s_0_1(verilog) instance APB_IOG_CTRL_SM.delay_cnt[7:0] 
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":270:3:270:8|Removing sequential instance APB_IOG_CTRL_SM.csr_reg[7] (in view: work.IOG_IF_2s_18s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Removing sequential instance APB_IOG_CTRL_SM.oor_detected (in view: work.IOG_IF_2s_18s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Removing sequential instance APB_IOG_CTRL_SM.reset_wr_regs (in view: work.IOG_IF_2s_18s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":270:3:270:8|Removing sequential instance APB_IOG_CTRL_SM.csr_reg[2] (in view: work.IOG_IF_2s_18s_0_1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":270:3:270:8|Removing sequential instance APB_IOG_CTRL_SM.csr_reg[3] (in view: work.IOG_IF_2s_18s_0_1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":270:3:270:8|Removing sequential instance APB_IOG_CTRL_SM.csr_reg[4] (in view: work.IOG_IF_2s_18s_0_1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":270:3:270:8|Removing sequential instance APB_IOG_CTRL_SM.csr_reg[5] (in view: work.IOG_IF_2s_18s_0_1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":270:3:270:8|Removing sequential instance APB_IOG_CTRL_SM.csr_reg[6] (in view: work.IOG_IF_2s_18s_0_1(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":411:28:411:47|Removing instance APB_IOG_CTRL_SM.un2_iog_lane_sel_r_1 (in view: work.IOG_IF_2s_18s_0_1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_complete.v":236:3:236:8|Removing sequential instance visual_trn_compl_current[7] (in view: work.TRN_COMPLETE_Z70(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ddr4_vref.v":179:0:179:5|Removing sequential instance current_state[0] (in view: work.ddr4_vref(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ddr4_vref.v":179:0:179:5|Removing sequential instance current_state[3] (in view: work.ddr4_vref(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ddr4_vref.v":179:0:179:5|Removing sequential instance current_state[5] (in view: work.ddr4_vref(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ddr4_vref.v":179:0:179:5|Removing sequential instance current_state[1] (in view: work.ddr4_vref(verilog)) because it does not drive other instances.
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":449:0:449:5|Found counter in view:work.write_callibrator_Z71(verilog) instance write_counter[7:0] 
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":484:10:484:73|Found 16 by 16 bit equality operator ('==') data_register\.data_match31_0 (in view: work.write_callibrator_Z71(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":484:10:484:73|Found 16 by 16 bit equality operator ('==') data_register\.data_match31_1 (in view: work.write_callibrator_Z71(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":484:10:484:73|Found 16 by 16 bit equality operator ('==') data_register\.data_match31_2 (in view: work.write_callibrator_Z71(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\write_callibrator.v":484:10:484:73|Found 16 by 16 bit equality operator ('==') data_register\.data_match31_3 (in view: work.write_callibrator_Z71(verilog))
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ddr_init_iterator.v":34:0:34:5|Found counter in view:work.ddr_init_iterator(verilog) instance timeout_counter[22:0] 
@N: MF135 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|RAM gen_buff_loop\[0\]\.buff_entry_error_resp_1[0] (in view: work.miv_rv32_ifu_iab_32s_2s_3s_2s(verilog)) is 4 words by 1 bits.
@N: MF135 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|RAM gen_buff_loop\[0\]\.buff_entry_error_resp[0] (in view: work.miv_rv32_ifu_iab_32s_2s_3s_2s(verilog)) is 4 words by 1 bits.
@N: MF135 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|RAM gen_buff_loop\[0\]\.buff_entry_data_resp_1[31:0] (in view: work.miv_rv32_ifu_iab_32s_2s_3s_2s(verilog)) is 4 words by 32 bits.
@N: MF135 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|RAM gen_buff_loop\[0\]\.buff_entry_data_resp[15:0] (in view: work.miv_rv32_ifu_iab_32s_2s_3s_2s(verilog)) is 4 words by 16 bits.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":16192:4:16192:9|Removing sequential instance gen_buff_loop\[0\]\.buff_entry_error_resp_1.gen_buff_loop\[0\]\.buff_entry_error_resp_1_ram3_[0] (in view: work.miv_rv32_ifu_iab_32s_2s_3s_2s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":10369:64:10369:92|Found 32 by 32 bit equality operator ('==') un185_exu_alu_result (in view: work.miv_rv32_exu_1s_1s_1_0s_0s_0_0_0(verilog))
@N: FX403 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":5963:6:5963:18|Property "block_ram" or "no_rw_check" found for RAM gen_gpr\.u_gpr_array_0.mem_1[31:0] with specified coding style. Inferring block RAM.
@N: FX403 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":5963:6:5963:18|Property "block_ram" or "no_rw_check" found for RAM gen_gpr\.u_gpr_array_0.mem[31:0] with specified coding style. Inferring block RAM.
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":4330:53:4330:117|Found 32 by 32 bit equality operator ('==') gen_tdata1_2\.gen_per_trig_tdata1\[0\]\.un2_trigger_iaddr_match (in view: work.miv_rv32_csr_privarch_Z76(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":4330:53:4330:117|Found 32 by 32 bit equality operator ('==') gen_tdata1_2\.gen_per_trig_tdata1\[1\]\.un5_trigger_iaddr_match (in view: work.miv_rv32_csr_privarch_Z76(verilog))
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12852:12:12852:20|There are no possible illegal states for state machine gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.miv_rv32_opsrv_dtm_jtag_1(verilog)); safe FSM implementation is not required.
@N: MF135 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12426:12:12426:20|RAM fifoMem[40:0] (in view: work.miv_rv32_opsrv_debug_fifo_1s_41s_1s_0s_2s(verilog)) is 2 words by 41 bits.
@N: MF135 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12426:12:12426:20|RAM fifoMem[33:0] (in view: work.miv_rv32_opsrv_debug_fifo_1s_34s_1s_0s_2s(verilog)) is 2 words by 34 bits.
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":11826:0:11826:8|There are no possible illegal states for state machine sba_state[3:0] (in view: work.miv_rv32_opsrv_debug_sba(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12180:0:12180:8|Found counter in view:work.miv_rv32_opsrv_debug_sba(verilog) instance counter[7:0] 
@N: FX106 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14682:4:14682:9|Using block RAM for single-port RAM
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6937:24:6938:83|Found 28 by 28 bit equality operator ('==') _l0\.un9_raw_hzd_d (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6937:24:6938:83|Found 28 by 28 bit equality operator ('==') _l1\.un22_raw_hzd_d (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6955:24:6956:81|Found 28 by 28 bit equality operator ('==') _l0\.un9_war_hzd_d (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6955:24:6956:81|Found 28 by 28 bit equality operator ('==') _l1\.un22_war_hzd_d (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6931:24:6932:83|Found 28 by 28 bit equality operator ('==') _l0\.un9_raw_hzd_i (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog))
@N: MF179 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6931:24:6932:83|Found 28 by 28 bit equality operator ('==') _l1\.un22_raw_hzd_i (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog))
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":5362:6:5362:11|Found counter in view:work.miv_rv32_mtime_irq_1s_1s_100s_1s_33603580_33570820(verilog) instance mtime_count_out[63:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\hdl\scheduler.sv":31:0:31:5|Found counter in view:work.scheduler_8s_4s_64s_3s(verilog) instance internal_counter[63:0] 
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l1\.un2_internal_counter_0 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l1\.un2_internal_counter_1 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l1\.un2_internal_counter_2 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l1\.un2_internal_counter_3 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l6\.un2_internal_counter_0 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l6\.un2_internal_counter_1 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l6\.un2_internal_counter_2 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l6\.un2_internal_counter_3 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l2\.un2_internal_counter_0 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l2\.un2_internal_counter_1 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l2\.un2_internal_counter_2 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l2\.un2_internal_counter_3 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l3\.un2_internal_counter_0 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l3\.un2_internal_counter_1 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l3\.un2_internal_counter_2 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l3\.un2_internal_counter_3 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l0\.un2_internal_counter_0 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l0\.un2_internal_counter_1 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l0\.un2_internal_counter_2 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l0\.un2_internal_counter_3 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l7\.un2_internal_counter_0 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l7\.un2_internal_counter_1 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l7\.un2_internal_counter_2 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l7\.un2_internal_counter_3 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l4\.un2_internal_counter_0 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l4\.un2_internal_counter_1 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l4\.un2_internal_counter_2 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l4\.un2_internal_counter_3 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l5\.un2_internal_counter_0 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l5\.un2_internal_counter_1 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l5\.un2_internal_counter_2 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') _l5\.un2_internal_counter_3 (in view: work.scheduler_8s_4s_64s_3s(verilog))
@N: FX702 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|Found startup values on RAM instance fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)).
@N: FX702 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|Found startup values on RAM instance fifo_mem_q[8:0]
@N: FX702 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|Found startup values on RAM instance fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)).
@N: FX702 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":101:0:101:5|Found startup values on RAM instance fifo_mem_q[8:0]
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v":823:0:823:5|Found counter in view:CORESPI_LIB.spi_chanctrl_Z83(verilog) instance stxs_bitcnt[4:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v":286:0:286:5|Found counter in view:CORESPI_LIB.spi_chanctrl_Z83(verilog) instance spi_clk_count[7:0] 
@N: MO231 :"c:\libero_projects\pf_mi_v_tut\component\work\uart_apb\uart_apb_0\rtl\vlog\core_obfuscated\clock_gen.v":1011:0:1011:5|Found counter in view:work.UART_apb_UART_apb_0_Clock_gen_0s_0s(verilog) instance genblk1\.CUARTO0[12:0] 
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\work\uart_apb\uart_apb_0\rtl\vlog\core_obfuscated\rx_async.v":871:0:871:5|There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing sequential instance genblk1\[0\]\.ram.mem_ram0_[0] (in view: work.SYNRAM4X1(decomp)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing sequential instance genblk1\[0\]\.ram.mem_ram1_[0] (in view: work.SYNRAM4X1(decomp)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing sequential instance genblk1\[0\]\.ram.mem_ram2_[0] (in view: work.SYNRAM4X1(decomp)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\ram_block.v":65:7:65:12|Removing sequential instance genblk1\[0\]\.ram.mem_ram3_[0] (in view: work.SYNRAM4X1(decomp)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing sequential instance DWC_AWChan.addr_fifo[3] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing sequential instance DWC_AWChan.addr_fifo[4] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing sequential instance DWC_AWChan.addr_fifo[5] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.MASTER_AADDR_out[0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.MASTER_AADDR_out[0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk4\.wrs.holdDat[0] (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk1\.awrs.holdDat[11] (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk2\.arrs.holdDat[11] (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk5\.brs.holdDat[0] (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk3\.rrs.holdDat[0] (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk1\.awrs.holdDat[0] (in view: work.caxi4interconnect_SlaveConvertor_Z12(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance rgsl.genblk2\.arrs.holdDat[0] (in view: work.caxi4interconnect_SlaveConvertor_Z12(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Removing sequential instance LEVELLING.IOG_IF.APB_IOG_CTRL_SM.direction (in view: work.TIP_CTRL_BLK_Z72(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_complete.v":236:3:236:8|Removing sequential instance LEVELLING.TRN_COMPLETE.visual_trn_compl_current[8] (in view: work.TIP_CTRL_BLK_Z72(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":8209:2:8209:7|Removing sequential instance de_ex_pipe_i_access_parity_error_ex (in view: work.miv_rv32_expipe_Z77(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_brespctrl.v":83:3:83:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_BChan.genblk1\.brespCtrl.MASTER_BUSER[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_downsizing.v":114:2:114:7|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.data_out_reg[33] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_downsizing.v":114:2:114:7|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.data_out_reg[32] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\iog_if.v":198:0:198:5|Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.out_of_range_reg[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk5\.brs.sDat[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk5\.brs.sDat[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk3\.rrs.sDat[68] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk3\.rrs.sDat[69] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk3\.rrs.sDat[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk2\.arrs.sDat[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk2\.arrs.sDat[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk2\.arrs.sDat[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk1\.awrs.sDat[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk1\.awrs.sDat[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk1\.awrs.sDat[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk5\.brs.holdDat[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk5\.brs.holdDat[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk3\.rrs.holdDat[68] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk3\.rrs.holdDat[69] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk3\.rrs.holdDat[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk2\.arrs.holdDat[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk2\.arrs.holdDat[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk2\.arrs.holdDat[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk1\.awrs.holdDat[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk1\.awrs.holdDat[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk1\.awrs.holdDat[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_brespctrl.v":83:3:83:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_BChan.genblk1\.brespCtrl.MASTER_BRESP[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_AWChan.sizeDiff_reg[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_AWChan.to_boundary_master_reg[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_ARChan.sizeDiff_reg[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_ARChan.to_boundary_master_reg[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.to_boundary_master_pre[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_ARChan.SLAVE_AADDR[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.to_boundary_master_pre[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_AWChan.SLAVE_AADDR[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[30] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[30] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[30] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[30] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk5\.brs.sDat[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk4\.wrs.sDat[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk3\.rrs.sDat[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk4\.wrs.sDat[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk4\.wrs.holdDat[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk1\.awrs.holdDat[30] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk1\.awrs.holdDat[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk1\.awrs.sDat[30] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk1\.awrs.sDat[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk1\.awrs.sDat[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk2\.arrs.holdDat[30] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk2\.arrs.holdDat[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk2\.arrs.sDat[30] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk2\.arrs.sDat[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk2\.arrs.sDat[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":6415:2:6415:7|Removing sequential instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_miv_rv32_priv_irq_0.gen_ext_sys_irq\[6\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys.interrupt_capture_reg (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":8723:2:8723:7|Removing sequential instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.de_ex_pipe_alu_op_sel_ex[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":9087:2:9087:7|Removing sequential instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.ex_retr_pipe_i_access_parity_error_retr (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14288:2:14288:7|Removing sequential instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_apb_mstr\.u_apb_master_0.u_apb_mstr_req_arb.hipri_req_ptr[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14288:2:14288:7|Removing sequential instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.u_TCM_req_arb.hipri_req_ptr[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14288:2:14288:7|Removing sequential instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.u_raddr_arb.hipri_req_ptr[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":3982:2:3982:7|Removing sequential instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_wchan.bresp_buff[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":5485:4:5485:9|Removing sequential instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_opsrv_interconnect_0.u_opsrv_regs.gen_axi_irq_pend\.u_opsrv_irq_axi_ecc_err_pend_reg.gen_bit_reset\.state_val[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_ARChan.sizeDiff_reg[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.sizeDiff_pre[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":2533:2:2533:7|Removing sequential instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.u_raddr_output_buffer.output_buff_data[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":4773:4:4773:9|Removing sequential instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.u_raddr_output_buffer.u_req_buffer.gen_buff_loop\[1\]\.buff_data\[1\][2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":4773:4:4773:9|Removing sequential instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_axi_mstr\.u_opsrv_axi_mstr_0.u_axi_rchan.u_raddr_output_buffer.u_req_buffer.gen_buff_loop\[0\]\.buff_data\[0\][2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_ARChan.unaligned_wrap_burst (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_ARChan.SLAVE_ASIZE[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_ARChan.SLAVE_ASIZE[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_AWChan.SLAVE_ASIZE[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_AWChan.wrap_flag (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_ARChan.wrap_flag (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk1\.awrs.holdDat[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk1\.awrs.sDat[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk2\.arrs.holdDat[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk2\.arrs.sDat[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.unaligned_wrap_burst_comb_pre (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v":286:0:286:5|Removing sequential instance SPI_Controller_0.SPI_Controller_0.USPI.UCC.spi_clk_next (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12732:12:12732:20|Removing sequential instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.MIV_opsrv_debug_transport_module_jtag_0.gen_current_state_register_active_high\.gen_current_state_register_active_low\.currTapState[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.preCalcRChan_Ctrl.mask_pre[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_AWChan.len_offset_reg[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":396:3:396:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_ARChan.len_offset_reg[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.len_offset_pre[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_ARChan.SLAVE_ALEN[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v":115:2:115:7|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.len_offset_pre[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_AWChan.SLAVE_ALEN[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[27] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[27] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_rchan_ctrl.v":330:3:330:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.RChan_Ctrl.mask_wrap_addr_reg[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.preCalcRChan_Ctrl.addr_out[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_rchan_ctrl.v":330:3:330:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.RChan_Ctrl.mask_wrap_addr_reg[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.preCalcRChan_Ctrl.addr_out[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_rchan_ctrl.v":330:3:330:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.RChan_Ctrl.mask_wrap_addr_reg[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v":89:2:89:7|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.preCalcRChan_Ctrl.addr_out[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_ARChan.SLAVE_ALEN[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_achannel.v":333:3:333:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_AWChan.SLAVE_ALEN[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[27] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[27] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.holdDat[26] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.holdDat[24] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk1\.awrs.holdDat[27] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk2\.arrs.holdDat[27] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk1\.awrs.sDat[26] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.rgsl.genblk2\.arrs.sDat[24] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk1\.awrs.sDat[27] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk2\.arrs.sDat[27] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk1\.awrs.holdDat[26] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":68:1:68:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk2\.arrs.holdDat[24] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk1\.awrs.sDat[26] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":80:1:80:6|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.rgsl.genblk2\.arrs.sDat[24] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_rchan_ctrl.v":330:3:330:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.RChan_Ctrl.mask_wrap_addr_reg[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_rchan_ctrl.v":201:3:201:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.RChan_Ctrl.rd_src_cnt[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_rchan_ctrl.v":201:3:201:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.RChan_Ctrl.rd_src_cnt[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_rchan_ctrl.v":201:3:201:8|Removing sequential instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.RChan_Ctrl.rd_src_cnt[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: FP130 |Promoting Net DDR3_0_0.reset_n_int_arst on CLKINT  I_3288 
@N: FP130 |Promoting Net DDR3_0_0.DDRCTRL_0.sdram_sys_top.s1_arst on CLKINT  I_2298 
@N: FP130 |Promoting Net Axi4Interconnect_0.Axi4Interconnect_0.arst_aclk_sync.sysReset on CLKINT  I_3289 
@N: FP130 |Promoting Net dff_arst on CLKINT  I_3290 
@N: FP130 |Promoting Net DDR3_0_0.CCC_0_OUT2_HS_IO_CLK_0 on CLKINT  I_3291 
@N: FP130 |Promoting Net DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0_TX_DQS_270 on CLKINT  I_3292 
@N: FP130 |Promoting Net COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.iUDRCK on CLKINT  I_3293 
@N: FP130 |Promoting Net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL_TX_DQS on CLKINT  I_3294 
@N: FP130 |Promoting Net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL_TX_DQS on CLKINT  I_3295 
@N: FP130 |Promoting Net DDR3_0_0.CCC_0_OUT3_HS_IO_CLK_0 on CLKINT  I_3296 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: MT615 |Found clock REF_CLK_0 with period 20.00ns 
@N: MT615 |Found clock TCK with period 33.33ns 
@N: MT615 |Found clock CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 with period 12.00ns 
@N: MT615 |Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT0 with period 1.50ns 
@N: MT615 |Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT1 with period 6.00ns 
@N: MT615 |Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT2 with period 1.50ns 
@N: MT615 |Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT3 with period 1.50ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
