## HDLBits

刷题记录

### Getting Started 

- [x] Getting Started
- [x] Output Zero

### Verilog Language 

#### - Basics

- [x] Simple wire
- [x] Four wires 
- [x] Inverter
- [x] AND gate
- [x] NOR gate
- [x] XNOR gate
- [x] Declaring wires 
- [x] 7458 chip

#### - Vectors

- [x] Vectors
- [x] Vectors in more detail
- [x] Vector part select
- [x] Bitwire operators
- [x] Four-input gates
- [x] Vector concatenation operator
- [x] Vector reversal 1
- [x] Replication operator
- [x] More replication

#### - Modules:Hierarchy

- [x] Modules
- [x] Connecting ports by position
- [x] Connecting ports by name
- [x] Three modules
- [x] Modules and vectors
- [x] Adder 1
- [x] Adder 2
- [x] Carry-select adder
- [x] Adder-subtractor

#### - Procedures

- [x] Always blocks(combinational)
- [x] Always blocks(clocked)
- [x] If statement
- [x] If statement latches
- [x] Case statement
- [x] Priority encoder
- [x] Priority encoder with casez
- [x] Avoiding latches

#### - More Verilog Features

- [x] Conditional ternary operator
- [x] Reduction operators
- [x] Reduction:Even wider gates
- [x] Combinational for-loop:Vector reversal 2
- [x] Combinational for-loop:255-bit population count 
- [x] Generate for-loop:100-bit binary adder 2
- [x] Generate for-loop:100-digit BCD adder

### Circuits

#### - Combinational Logic

##### -- Basic Gates

- [x] Wire

- [x] GND

- [x] NOR

- [x] Another gate

- [x] Two gates

- [x] More logic gates

- [x] 7420 chip

- [x] Truth  tables

- [x] Two-bit equality

- [x] Simple circuit A

- [x] Simple circuit B

- [x] Combine circuits A and B

- [x] Ring or vibrate

- [x] Thermostat

- [x] 3-bit population count

- [x] Gates and vectors

- [x] Even longer vectors

##### -- Multiplexers

- [x] 2-to-1 multiplexer

- [x] 2-to-1 bus multiplexer

- [x] 9-to-1 multiplexer

- [x] 256-to-1 multiplexer

- [x] 256-to-1 4-bit multiplexer

##### -- Arithmetic Circuits

- [x] Half adder

- [x] Full adder

- [x] 3-bit binary adder

- [x] Adder

- [x] Signed addition overflow

- [x] 100-bit binary adder

- [x] 4-digit BCD adder

##### -- Karnaugh Map to Circuit

- [x] 3-variable

- [x] 4-variable1

- [x] 4-variable2

- [x] 4-variable3

- [x] Minumum SOP and POS

- [x] Karnaugh map1

- [x] Karnaugh map2

- [x] K-map implemented with a multiplexer

#### - Sequential Logic

##### -- Latches and Flip-Flops

- [x] D flip-flop

- [x] D flip-flops

- [x] DFF with reset

- [x] DFF with reset value

- [x] DFF with asychronous reset

- [x] DFF with byte enable

- [x] D Latch

- [x] DFF1

- [x] DFF2

- [x] DFF+gate

- [x] Mux and DFF 1

- [x] Mux and DFF 2

- [x] DFFs and gates

- [ ] Create circuit from truth table

- [ ] Detect and edge

- [ ] Detect both edges

- [ ] Edge capture register

- [ ] Dual-edge triggered flip-flop

##### -- Counters

- [ ] Four-bit binary counter

- [ ] Decade counter

- [ ] Decade counter again

- [ ] Slow decade counter

- [ ] Counter 1-12

- [ ] Counter 1000

- [ ] 4-digit decimal counter

- [ ] 12-hour clock

##### -- Shift Registers

- [ ] 4-bit shift register

- [ ] Left/right rotator

- [ ] Left/right arithmetic shift by 1or 8

- [ ] 5-bit LFSR

- [ ] 3-bit LFSR

- [ ] 32-bit LFSR

- [ ] Shift register1

- [ ] Shift register2

- [ ] 3-input LUT

##### -- More Circuits

- [ ] Rule 90

- [ ] Rule 110

- [ ] Conway's Game of Life 16x16

##### -- Finite State Machines

Simple FSM 1-1

Simple FSM 1-2

Simple FSM 2-1

Simple FSM 202

Simple state transitions 3

Simple one-hot state transitions 3

Simple FSM 3-1

Simple FSM 3-2

Design a Moore FSM

Lemmings 1

Lemmings 2

Lemmings 3

Lemmings 4

One-hot FSM

PS/2 packet parser

PS/2 packet parser and datapath

Serial receiver

Serial receiver and datapath

Serial reveiver with parity checking

Sequence recognition

Q8：Design a Mealy FSM

Q5a：Serial two's complementer

Q5b：Serial two's complementer

Q3a：FSM

Q3b：FSM

Q3c：FSM logic

Q6b：FSM next-state logic

Q6c：FSM one-hot next-state logic

Q6：FSM

Q2a：FSM

Q2b：One-hot FSM equation

Q2a：FSM

Q2b：Another FSM

#### - Building Larger Ciruits

- [ ] Counter with period 1000

- [ ] 4-bit shift register and down counter

- [ ] FSM：Sequence 1101 recognizer

- [ ] FSM：Enable shift register

- [ ] FSM：The complete FSM

- [ ] The complete timer

- [ ] FSM：One-hot logic equations

### Verification:Reading Simulations 

#### - 

### Verification:Writing Testbenches

#### - 

### CS450

#### - 
