
*** Running vivado
    with args -log design_1_xlconstant_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xlconstant_0_0.tcl


****** Vivado v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_xlconstant_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 357.480 ; gain = 93.574
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [c:/Users/Thomas/Documents/GitHub/Hello_World3/Hello_World3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [c:/Users/Thomas/Documents/GitHub/Hello_World3/Hello_World3.srcs/sources_1/bd/design_1/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [c:/Users/Thomas/Documents/GitHub/Hello_World3/Hello_World3.srcs/sources_1/bd/design_1/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (2#1) [c:/Users/Thomas/Documents/GitHub/Hello_World3/Hello_World3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 399.008 ; gain = 135.102
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 399.008 ; gain = 135.102
INFO: [Device 21-403] Loading part xc7s50csga324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 588.754 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 588.754 ; gain = 324.848
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 588.754 ; gain = 324.848
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 588.754 ; gain = 324.848
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 588.754 ; gain = 324.848
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 588.754 ; gain = 324.848
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:52 ; elapsed = 00:01:58 . Memory (MB): peak = 632.660 ; gain = 368.754
Finished Timing Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:01:58 . Memory (MB): peak = 632.660 ; gain = 368.754
Finished Technology Mapping : Time (s): cpu = 00:01:52 ; elapsed = 00:01:58 . Memory (MB): peak = 642.801 ; gain = 378.895
Finished IO Insertion : Time (s): cpu = 00:01:56 ; elapsed = 00:02:02 . Memory (MB): peak = 642.801 ; gain = 378.895
Finished Renaming Generated Instances : Time (s): cpu = 00:01:56 ; elapsed = 00:02:02 . Memory (MB): peak = 642.801 ; gain = 378.895
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:56 ; elapsed = 00:02:02 . Memory (MB): peak = 642.801 ; gain = 378.895
Finished Renaming Generated Ports : Time (s): cpu = 00:01:56 ; elapsed = 00:02:02 . Memory (MB): peak = 642.801 ; gain = 378.895
Finished Handling Custom Attributes : Time (s): cpu = 00:01:56 ; elapsed = 00:02:02 . Memory (MB): peak = 642.801 ; gain = 378.895
Finished Renaming Generated Nets : Time (s): cpu = 00:01:56 ; elapsed = 00:02:02 . Memory (MB): peak = 642.801 ; gain = 378.895

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:56 ; elapsed = 00:02:02 . Memory (MB): peak = 642.801 ; gain = 378.895
synth_design: Time (s): cpu = 00:02:00 ; elapsed = 00:02:07 . Memory (MB): peak = 659.398 ; gain = 402.875
