Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 25 19:27:45 2024
| Host         : ban running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/vram_add_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------+-------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|              Instance              |                                  Module                                 | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+------------------------------------+-------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| bd_0_wrapper                       |                                                                   (top) |         64 |         64 |       0 |    0 | 176 |      0 |      0 |          0 |
|   bd_0_i                           |                                                                    bd_0 |         64 |         64 |       0 |    0 | 176 |      0 |      0 |          0 |
|     hls_inst                       |                                                         bd_0_hls_inst_0 |         64 |         64 |       0 |    0 | 176 |      0 |      0 |          0 |
|       inst                         |                                                bd_0_hls_inst_0_vram_add |         64 |         64 |       0 |    0 | 176 |      0 |      0 |          0 |
|         add_64s_64ns_64_3_1_U1     |                            bd_0_hls_inst_0_vram_add_add_64s_64ns_64_3_1 |         64 |         64 |       0 |    0 | 176 |      0 |      0 |          0 |
|           (add_64s_64ns_64_3_1_U1) |                            bd_0_hls_inst_0_vram_add_add_64s_64ns_64_3_1 |          0 |          0 |       0 |    0 | 176 |      0 |      0 |          0 |
|           u1                       |                 bd_0_hls_inst_0_vram_add_add_64s_64ns_64_3_1_comb_adder |         21 |         21 |       0 |    0 |   0 |      0 |      0 |          0 |
|           u2                       | bd_0_hls_inst_0_vram_add_add_64s_64ns_64_3_1_comb_adder__parameterized0 |         22 |         22 |       0 |    0 |   0 |      0 |      0 |          0 |
|           u3                       |               bd_0_hls_inst_0_vram_add_add_64s_64ns_64_3_1_comb_adder_0 |         21 |         21 |       0 |    0 |   0 |      0 |      0 |          0 |
+------------------------------------+-------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


