/*****************************************************************************
* This file is provided under a dual BSD/GPLv2 license.  When using or 
*   redistributing this file, you may do so under either license.
* 
*   GPL LICENSE SUMMARY
* 
*   Copyright(c) 2007,2008,2009,2010 Intel Corporation. All rights reserved.
* 
*   This program is free software; you can redistribute it and/or modify 
*   it under the terms of version 2 of the GNU General Public License as
*   published by the Free Software Foundation.
* 
*   This program is distributed in the hope that it will be useful, but 
*   WITHOUT ANY WARRANTY; without even the implied warranty of 
*   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
*   General Public License for more details.
* 
*   You should have received a copy of the GNU General Public License 
*   along with this program; if not, write to the Free Software 
*   Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
*   The full GNU General Public License is included in this distribution 
*   in the file called LICENSE.GPL.
* 
*   Contact Information:
*   Intel Corporation
* 
*   BSD LICENSE 
* 
*   Copyright(c) 2007,2008,2009, 2010 Intel Corporation. All rights reserved.
*   All rights reserved.
* 
*   Redistribution and use in source and binary forms, with or without 
*   modification, are permitted provided that the following conditions 
*   are met:
* 
*     * Redistributions of source code must retain the above copyright 
*       notice, this list of conditions and the following disclaimer.
*     * Redistributions in binary form must reproduce the above copyright 
*       notice, this list of conditions and the following disclaimer in 
*       the documentation and/or other materials provided with the 
*       distribution.
*     * Neither the name of Intel Corporation nor the names of its 
*       contributors may be used to endorse or promote products derived 
*       from this software without specific prior written permission.
* 
*   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
*   "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
*   LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 
*   A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
*   OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
*   SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
*   LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 
*   DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 
*   THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
*   (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 
*   OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
* 
* 
*  version: Embedded.Release.L.1.0.0-401
*****************************************************************************/

#ifndef NTB_MAIN_H_
#define NTB_MAIN_H_

#include "ntb_lib.h"
#include "ntb_api.h"

#define EXTENDED_SPACE           0x500

#define NTB_MSIX_NAME "NTB_MSIX"

#define BAR_TWO_OFFSET	     0x18
#define BAR_THREE_OFFSET     0x1C
#define BAR_FOUR_OFFSET	     0x20
#define BAR_FIVE_OFFSET      0x24
#define NO_CLIENTS           0x02

#define NTB_DELAY            0x1000
#define TIMEOUT              1000
#define PM_ACK_23            0x08
#define PM_ACK_45            0x80
#define PM_ACK_BOTH          0x800

#define BAR_NO              3
#define DEVICE_BAR_01       0
#define DEVICE_BAR_23       1
#define DEVICE_BAR_45       2
#define PCI_CONFIG_SPACE_01 0
#define PCI_CONFIG_SPACE_23 2
#define	PCI_CONFIG_SPACE_45 4
#define DOORBELL_LINK_BIT   0x8000
#define DOORBELL_FLUSH_ACK  0x4000

/* Flip from 1 to 0 to get rid of all the debug printing */
#ifdef NTB_DEBUG
#define NTB_DEBUG_PRINT(args) printk args
#else
#define NTB_DEBUG_PRINT(args)
#endif


#ifdef RH_5
#define NTB_IRQ_HANDLER irqreturn_t ntb_irq_xxx(int irq, void *data, \
struct pt_regs *regs)
#else
#define NTB_IRQ_HANDLER irqreturn_t ntb_irq_xxx(int irq, void *data)
#endif

#ifdef NTB_B2B
#define PREFIX_STRING "NTB_B2B: "
#endif

#ifdef NTB_CLASSIC
#define PREFIX_STRING "NTB_CLASSIC: "
#endif

#ifdef NTB_RP
#define PREFIX_STRING "NTB_RP: "
#endif

enum ntb_irq_handle_index_t {
	NTB_XXX_0     = 0,
	NTB_XXX_1     = 1,
	NTB_XXX_2     = 2,
	NTB_INTX_ONLY = 3
};

enum ntb_client_list_index_t {
	NTB_CLIENT_23 = 0x00000000,
	NTB_CLIENT_45 = 0x00000001
};

typedef irqreturn_t (*ntb_irq_handler_t)(int irq, void *data,
		struct pt_regs *regs);

#define NTB_IDENTIFIER 0x78846600

#define MASK_36_BIT  0xFFFFFFF0

#define SHIFT_LOWER     0xFFF
#define UPPER_LIMIT     0x3FFFFFFF
#define FULL_LIMIT      0x3FFFFFFFFFFFF000
#define SHIFT_8         0x8
#define LOWER_16        0xFFFF

struct ntb_clients {
  uint32_t number_used; /*number of BARS used */
  int32_t semaphore_owner;
  struct ntb_client clients[2];
  spinlock_t client_list_lock;
};

struct ntb_device {
	/* Has a device been found for this processor NOT_ENUMERATED,
	 * PROC_0, PROC1*/
	int32_t device_tag;
	int32_t device_state; /* Indicates if device has been enumerated */
	int32_t device_index; /* Index into the array of devices */
	uint16_t bdf;
	uint16_t device_id;

#define NTB_DEV_TYPE_B2B	0
#define NTB_DEV_TYPE_CLASSIC	1
#define NTB_DEV_TYPE_RP		2
	uint32_t dev_type;



	/* MSIx related values */
	int16_t msixmsgctrl;
	struct pci_dev *dev;
	int16_t msix_entry_no;
	int16_t intx_entry_no;
	int16_t msi_entry_no;
	struct msix_entry msix_entries[NTB_MSIX_MAX_VECTORS];

	/* Virtual address for the memory mapped regs for BAR 0/1 */
	struct ntb_mm_regs *mm_regs;
	void *pci_bar_23_virt;
	void *pci_bar_45_virt;

	/* Physical addresses of BARs- PRIMARY */
	uint64_t pci_bar[3];
	uint64_t bar_23_translate;
	uint64_t bar_45_translate;
	uint64_t bar_23_limit;
	uint64_t bar_45_limit;
	uint32_t cntrl;

	uint64_t limit_base_23;
	uint64_t limit_base_45;
	uint64_t limit_max_23;
	uint64_t limit_max_45;

	/* Secondary */
	uint64_t secondary_pci_bar[3];
	void *secondary_pci_bar_01_virt;
	void *secondary_pci_bar_23_virt;
	void *secondary_pci_bar_45_virt;
	int64_t secondary_bar_23_translate;
	int64_t secondary_bar_45_translate;
	int64_t secondary_bar_23_limit;
	int64_t secondary_bar_45_limit;

	uint64_t secondary_limit_base_23;
	uint64_t secondary_limit_base_45;
	uint64_t secondary_limit_max_23;
	uint64_t secondary_limit_max_45;

	/* List of clients associated with BARs */
	struct ntb_clients client_list;

	ntb_irq_handler_t handlers[4];

	/* Offsets */
	int32_t doorbell_offset;
	int32_t bar_23_translate_offset;
	int32_t bar_45_translate_offset;
	int32_t bar_23_limit_offset;
	int32_t bar_45_limit_offset;
	int32_t scratchpad_offset_write;
	int32_t scratchpad_offset_read;
	int32_t semaphore_offset;
	int32_t link_status_offset;
	int32_t link_control_offset;

	uint32_t link_status;
	uint16_t policy_bits_23;
	uint16_t policy_bits_45;

	uint16_t client_pm_acknowledgement;
	uint32_t test_value;
};

void ntb_get_limit_settings(struct pci_dev *dev, enum ntb_bar_t bar,
struct ntb_device *device, int32_t cmd);
void ntb_write_limit_settings_to_scratchpad(struct ntb_device *device);
/* NTB Device Access Functions */
struct ntb_clients *ntb_get_client_list_by_bdf(uint32_t bdf);
uint16_t ntb_get_bdf(unsigned char bus, uint32_t devfn);
uint32_t ntb_get_number_devices(void);
void ntb_increment_number_devices(void);
void ntb_write_client_data(ntb_client_handle_t handle,
struct ntb_client *client,
struct ntb_client_data *client_data);
enum ntb_bar_t ntb_compare_handle_bar(ntb_client_handle_t handle);
int32_t ntb_compare_handle_snoop_level(ntb_client_handle_t handle,
uint32_t value);
struct ntb_clients *ntb_get_client_list(uint32_t index);
struct ntb_clients *ntb_get_client_list_by_handle(ntb_client_handle_t handle);
struct ntb_device *ntb_get_device(uint32_t index);
struct ntb_device *ntb_get_device_by_handle(ntb_client_handle_t handle);
int32_t ntb_check_handle_validity(ntb_client_handle_t handle);
void ntb_initialize_number_devices(void);

#endif /*NTB_MAIN_H_*/

