Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 28 19:26:14 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Real_Top_control_sets_placed.rpt
| Design       : Real_Top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    44 |
|    Minimum number of control sets                        |    44 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   143 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    44 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           20 |
| No           | No                    | Yes                    |             309 |          101 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             189 |           82 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------+------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                         Enable Signal                        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+--------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next__0[0] |                                                              |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                  | u_DHT11_module/u_sen/data_reg_i_1_n_0                        | reset_IBUF       |                1 |              1 |         1.00 |
|  U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next__0[3] |                                                              |                  |                1 |              1 |         1.00 |
|  U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next__0[1] |                                                              |                  |                1 |              1 |         1.00 |
|  U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next__0[7] |                                                              |                  |                1 |              1 |         1.00 |
|  U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next__0[2] |                                                              |                  |                1 |              1 |         1.00 |
|  U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next__0[6] |                                                              |                  |                1 |              1 |         1.00 |
|  U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next__0[5] |                                                              |                  |                1 |              1 |         1.00 |
|  U_UART/U_Uart_FSM/U_Uart_rx/rx_data_next__0[4] |                                                              |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                  | u_uart_clock/u_uart_tx2/tx_next                              | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                  |                                                              |                  |                2 |              3 |         1.50 |
|  U_Fnd_Ctrl/U_Clk_Divider/CLK                   |                                                              | reset_IBUF       |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                                  | u_uart_clock/uclock_Tx/E[0]                                  | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                  | u_DHT11_module/u_sen/FSM_sequential_state[3]_i_1_n_0         | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                  | u_uart_clock/u_uart_tx2/data_count_next                      | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                  | u_uart_clock/u_uart_tx2/tick_count_next                      | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                  | u_top_stopwatch/U_Stopwatch/tick_reg_reg[0]                  | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                                  | u_top_stopwatch/U_Btn_Hour_DB/E[0]                           | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                  | U_UART/U_Uart_FSM/U_Uart_rx/tick_count_next                  | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                  | u_top_stopwatch/U_Btn_Min_DB/E[0]                            | reset_IBUF       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                  | u_DHT11_module/u_sen/data_count[5]_i_1_n_0                   | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                  | u_top_stopwatch/U_Stopwatch/tick_reg_reg_1[0]                | reset_IBUF       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                  | u_top_stopwatch/U_Stopwatch/tick_reg_reg_0[0]                | reset_IBUF       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                  | u_top_stopwatch/U_Btn_Sec_DB/E[0]                            | reset_IBUF       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                  | u_uart_clock/uclock_Tx/state[6]_i_1_n_0                      | reset_IBUF       |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                                  | u_uart_clock/uclock_Tx/start_next                            | reset_IBUF       |                6 |              7 |         1.17 |
|  clk_IBUF_BUFG                                  | u_top_stopwatch/U_Stopwatch/E[0]                             | reset_IBUF       |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG                                  | u_HC_SR04_module/U_senor_cu/start_tick_next                  | reset_IBUF       |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                  | u_top_stopwatch/U_clock_dp/U_CLK_Div/E[0]                    | reset_IBUF       |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                                  | u_uart_clock/utx2/ufifo_cu/p_0_in__0                         | reset_IBUF       |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                  | u_DHT11_module/u_sen/real_count[7]_i_1_n_0                   | reset_IBUF       |                3 |              8 |         2.67 |
|  u_top_stopwatch/U_Btn_Hour_DB/r_1khz_reg_n_0   |                                                              | reset_IBUF       |                2 |              8 |         4.00 |
|  u_top_stopwatch/U_Btn_Min_DB/r_1khz_reg_n_0    |                                                              | reset_IBUF       |                2 |              8 |         4.00 |
|  u_top_stopwatch/U_Btn_Run_DB/r_1khz            |                                                              | reset_IBUF       |                1 |              8 |         8.00 |
|  u_top_stopwatch/U_Btn_Sec_DB/r_1khz_reg_n_0    |                                                              | reset_IBUF       |                2 |              8 |         4.00 |
|  u_top_stopwatch/U_Btn_Clear_DB/r_1khz_reg_n_0  |                                                              | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                  | u_uart_clock/u_uart_tx2/E[0]                                 | reset_IBUF       |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                                  | u_uart_clock/uclock_Tx/I51                                   |                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                                  | u_DHT11_module/u_sen/tick_count[15]_i_1_n_0                  | reset_IBUF       |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG                                  | u_HC_SR04_module/U_senor_cu/data_next                        | reset_IBUF       |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                                  | u_top_stopwatch/U_clock_dp/U_Clock_Cu/state_reg_0[0]         | reset_IBUF       |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                                  | u_top_stopwatch/U_Stopwatch/FSM_sequential_state_reg[1]_2[0] | reset_IBUF       |                6 |             20 |         3.33 |
|  u_univ_cu/u_uart_cu/E[0]                       |                                                              |                  |               10 |             28 |         2.80 |
|  clk_IBUF_BUFG                                  |                                                              | reset_IBUF       |               90 |            266 |         2.96 |
+-------------------------------------------------+--------------------------------------------------------------+------------------+------------------+----------------+--------------+


