#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Feb  5 23:05:55 2023
# Process ID: 3240
# Current directory: C:/Users/dell/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9848
# Log file: C:/Users/dell/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/dell/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2019.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
create_project Decoder {C:/Users/dell/3D Objects/Decoder} -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 751.664 ; gain = 42.469
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
file mkdir C:/Users/dell/3D Objects/Decoder/Decoder.srcs/sources_1/new
file mkdir C:/Users/dell/3D Objects/Decoder/Decoder.srcs/sources_1/new
file mkdir C:/Users/dell/3D Objects/Decoder/Decoder.srcs/sources_1/new
file mkdir C:/Users/dell/3D Objects/Decoder/Decoder.srcs/sources_1/new
file mkdir C:/Users/dell/3D Objects/Decoder/Decoder.srcs/sources_1/new
file mkdir C:/Users/dell/3D Objects/Decoder/Decoder.srcs/sources_1/new
file mkdir {C:/Users/dell/3D Objects/Decoder/Decoder.srcs/sources_1/new}
close [ open {C:/Users/dell/3D Objects/Decoder/Decoder.srcs/sources_1/new/Decoder.v} w ]
add_files {{C:/Users/dell/3D Objects/Decoder/Decoder.srcs/sources_1/new/Decoder.v}}
update_compile_order -fileset sources_1
file mkdir C:/Users/dell/3D Objects/Decoder/Decoder.srcs/sim_1/new
file mkdir C:/Users/dell/3D Objects/Decoder/Decoder.srcs/sim_1/new
file mkdir C:/Users/dell/3D Objects/Decoder/Decoder.srcs/sim_1/new
file mkdir C:/Users/dell/3D Objects/Decoder/Decoder.srcs/sim_1/new
file mkdir C:/Users/dell/3D Objects/Decoder/Decoder.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/dell/3D Objects/Decoder/Decoder.srcs/sim_1/new
file mkdir {C:/Users/dell/3D Objects/Decoder/Decoder.srcs/sim_1/new}
close [ open {C:/Users/dell/3D Objects/Decoder/Decoder.srcs/sim_1/new/Decoder_tb.v} w ]
add_files -fileset sim_1 {{C:/Users/dell/3D Objects/Decoder/Decoder.srcs/sim_1/new/Decoder_tb.v}}
update_compile_order -fileset sim_1
add_files -fileset constrs_1 -norecurse C:/Users/dell/Desktop/Basys3_Master.xdc
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/dell/3D Objects/Decoder/Decoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Decoder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dell/3D Objects/Decoder/Decoder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Decoder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/3D Objects/Decoder/Decoder.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/3D Objects/Decoder/Decoder.srcs/sim_1/new/Decoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dell/3D Objects/Decoder/Decoder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dell/3D Objects/Decoder/Decoder.sim/sim_1/behav/xsim'
"xelab -wto 7985ad9a3e8d45a7a8094b7263f9ffff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decoder_tb_behav xil_defaultlib.Decoder_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7985ad9a3e8d45a7a8094b7263f9ffff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Decoder_tb_behav xil_defaultlib.Decoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Decoder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Decoder_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/dell/3D -notrace
couldn't read file "C:/Users/dell/3D": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Feb  5 23:57:55 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dell/3D Objects/Decoder/Decoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Decoder_tb_behav -key {Behavioral:sim_1:Functional:Decoder_tb} -tclbatch {Decoder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Decoder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
N = 0000, Q = 0000000000000001
N = 0001, Q = 0000000000000010
N = 0010, Q = 0000000000000100
N = 0011, Q = 0000000000001000
N = 0100, Q = 0000000000010000
N = 0101, Q = 0000000000100000
N = 0110, Q = 0000000001000000
N = 0111, Q = 0000000010000000
N = 1000, Q = 0000000100000000
N = 1001, Q = 0000001000000000
N = 1010, Q = 0000010000000000
N = 1011, Q = 0000100000000000
N = 1100, Q = 0001000000000000
N = 1101, Q = 0010000000000000
N = 1110, Q = 0100000000000000
N = 1111, Q = 1000000000000000
N = 0000, Q = 0000000000000001
N = 0001, Q = 0000000000000010
N = 0010, Q = 0000000000000100
N = 0011, Q = 0000000000001000
N = 0100, Q = 0000000000010000
N = 0101, Q = 0000000000100000
N = 0110, Q = 0000000001000000
N = 0111, Q = 0000000010000000
N = 1000, Q = 0000000100000000
N = 1001, Q = 0000001000000000
N = 1010, Q = 0000010000000000
N = 1011, Q = 0000100000000000
N = 1100, Q = 0001000000000000
N = 1101, Q = 0010000000000000
N = 1110, Q = 0100000000000000
N = 1111, Q = 1000000000000000
N = 0000, Q = 0000000000000001
N = 0001, Q = 0000000000000010
N = 0010, Q = 0000000000000100
N = 0011, Q = 0000000000001000
N = 0100, Q = 0000000000010000
N = 0101, Q = 0000000000100000
N = 0110, Q = 0000000001000000
N = 0111, Q = 0000000010000000
N = 1000, Q = 0000000100000000
N = 1001, Q = 0000001000000000
N = 1010, Q = 0000010000000000
N = 1011, Q = 0000100000000000
N = 1100, Q = 0001000000000000
N = 1101, Q = 0010000000000000
N = 1110, Q = 0100000000000000
N = 1111, Q = 1000000000000000
N = 0000, Q = 0000000000000001
N = 0001, Q = 0000000000000010
N = 0010, Q = 0000000000000100
N = 0011, Q = 0000000000001000
N = 0100, Q = 0000000000010000
N = 0101, Q = 0000000000100000
N = 0110, Q = 0000000001000000
N = 0111, Q = 0000000010000000
N = 1000, Q = 0000000100000000
N = 1001, Q = 0000001000000000
N = 1010, Q = 0000010000000000
N = 1011, Q = 0000100000000000
N = 1100, Q = 0001000000000000
N = 1101, Q = 0010000000000000
N = 1110, Q = 0100000000000000
N = 1111, Q = 1000000000000000
N = 0000, Q = 0000000000000001
N = 0001, Q = 0000000000000010
N = 0010, Q = 0000000000000100
N = 0011, Q = 0000000000001000
N = 0100, Q = 0000000000010000
N = 0101, Q = 0000000000100000
N = 0110, Q = 0000000001000000
N = 0111, Q = 0000000010000000
N = 1000, Q = 0000000100000000
N = 1001, Q = 0000001000000000
N = 1010, Q = 0000010000000000
N = 1011, Q = 0000100000000000
N = 1100, Q = 0001000000000000
N = 1101, Q = 0010000000000000
N = 1110, Q = 0100000000000000
N = 1111, Q = 1000000000000000
N = 0000, Q = 0000000000000001
N = 0001, Q = 0000000000000010
N = 0010, Q = 0000000000000100
N = 0011, Q = 0000000000001000
N = 0100, Q = 0000000000010000
N = 0101, Q = 0000000000100000
N = 0110, Q = 0000000001000000
N = 0111, Q = 0000000010000000
N = 1000, Q = 0000000100000000
N = 1001, Q = 0000001000000000
N = 1010, Q = 0000010000000000
N = 1011, Q = 0000100000000000
N = 1100, Q = 0001000000000000
N = 1101, Q = 0010000000000000
N = 1110, Q = 0100000000000000
N = 1111, Q = 1000000000000000
N = 0000, Q = 0000000000000001
N = 0001, Q = 0000000000000010
N = 0010, Q = 0000000000000100
N = 0011, Q = 0000000000001000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Decoder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 783.836 ; gain = 15.617
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
add_bp {C:/Users/dell/3D Objects/Decoder/Decoder.srcs/sources_1/new/Decoder.v} 35
remove_bps -file {C:/Users/dell/3D Objects/Decoder/Decoder.srcs/sources_1/new/Decoder.v} -line 35
archive_project C:/Users/dell/Desktop/Decoder.xpr.zip -temp_dir C:/Users/dell/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-3240-DESKTOP-U9B2L22 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/dell/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-3240-DESKTOP-U9B2L22' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/dell/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-3240-DESKTOP-U9B2L22/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
