
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_10112:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6fffe00; valaddr_reg:x3; val_offset:30336*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30336*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10113:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6ffff00; valaddr_reg:x3; val_offset:30339*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30339*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10114:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6ffff80; valaddr_reg:x3; val_offset:30342*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30342*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10115:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6ffffc0; valaddr_reg:x3; val_offset:30345*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30345*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10116:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6ffffe0; valaddr_reg:x3; val_offset:30348*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30348*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10117:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6fffff0; valaddr_reg:x3; val_offset:30351*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30351*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10118:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6fffff8; valaddr_reg:x3; val_offset:30354*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30354*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10119:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6fffffc; valaddr_reg:x3; val_offset:30357*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30357*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10120:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6fffffe; valaddr_reg:x3; val_offset:30360*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30360*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10121:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xed and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xf6ffffff; valaddr_reg:x3; val_offset:30363*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30363*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10122:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff000001; valaddr_reg:x3; val_offset:30366*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30366*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10123:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff000003; valaddr_reg:x3; val_offset:30369*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30369*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10124:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff000007; valaddr_reg:x3; val_offset:30372*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30372*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10125:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff199999; valaddr_reg:x3; val_offset:30375*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30375*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10126:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff249249; valaddr_reg:x3; val_offset:30378*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30378*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10127:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff333333; valaddr_reg:x3; val_offset:30381*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30381*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10128:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:30384*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30384*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10129:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:30387*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30387*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10130:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff444444; valaddr_reg:x3; val_offset:30390*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30390*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10131:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:30393*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30393*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10132:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:30396*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30396*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10133:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff666666; valaddr_reg:x3; val_offset:30399*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30399*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10134:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:30402*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30402*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10135:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:30405*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30405*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10136:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:30408*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30408*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10137:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x4200c4 and fs2 == 1 and fe2 == 0x81 and fm2 == 0x28e793 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e4200c4; op2val:0xc0a8e793;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:30411*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30411*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10138:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:30414*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30414*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10139:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:30417*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30417*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10140:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:30420*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30420*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10141:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:30423*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30423*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10142:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:30426*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30426*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10143:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:30429*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30429*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10144:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:30432*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30432*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10145:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:30435*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30435*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10146:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:30438*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30438*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10147:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:30441*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30441*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10148:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:30444*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30444*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10149:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:30447*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30447*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10150:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:30450*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30450*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10151:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:30453*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30453*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10152:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:30456*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30456*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10153:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:30459*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30459*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10154:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a000000; valaddr_reg:x3; val_offset:30462*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30462*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10155:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a000001; valaddr_reg:x3; val_offset:30465*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30465*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10156:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a000003; valaddr_reg:x3; val_offset:30468*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30468*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10157:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a000007; valaddr_reg:x3; val_offset:30471*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30471*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10158:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a00000f; valaddr_reg:x3; val_offset:30474*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30474*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10159:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a00001f; valaddr_reg:x3; val_offset:30477*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30477*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10160:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a00003f; valaddr_reg:x3; val_offset:30480*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30480*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10161:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a00007f; valaddr_reg:x3; val_offset:30483*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30483*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10162:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a0000ff; valaddr_reg:x3; val_offset:30486*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30486*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10163:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a0001ff; valaddr_reg:x3; val_offset:30489*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30489*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10164:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a0003ff; valaddr_reg:x3; val_offset:30492*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30492*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10165:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a0007ff; valaddr_reg:x3; val_offset:30495*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30495*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10166:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a000fff; valaddr_reg:x3; val_offset:30498*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30498*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10167:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a001fff; valaddr_reg:x3; val_offset:30501*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30501*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10168:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a003fff; valaddr_reg:x3; val_offset:30504*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30504*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10169:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a007fff; valaddr_reg:x3; val_offset:30507*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30507*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10170:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a00ffff; valaddr_reg:x3; val_offset:30510*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30510*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10171:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a01ffff; valaddr_reg:x3; val_offset:30513*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30513*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10172:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a03ffff; valaddr_reg:x3; val_offset:30516*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30516*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10173:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a07ffff; valaddr_reg:x3; val_offset:30519*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30519*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10174:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a0fffff; valaddr_reg:x3; val_offset:30522*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30522*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10175:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a1fffff; valaddr_reg:x3; val_offset:30525*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30525*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10176:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a3fffff; valaddr_reg:x3; val_offset:30528*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30528*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10177:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a400000; valaddr_reg:x3; val_offset:30531*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30531*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10178:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a600000; valaddr_reg:x3; val_offset:30534*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30534*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10179:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a700000; valaddr_reg:x3; val_offset:30537*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30537*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10180:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a780000; valaddr_reg:x3; val_offset:30540*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30540*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10181:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7c0000; valaddr_reg:x3; val_offset:30543*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30543*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10182:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7e0000; valaddr_reg:x3; val_offset:30546*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30546*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10183:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7f0000; valaddr_reg:x3; val_offset:30549*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30549*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10184:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7f8000; valaddr_reg:x3; val_offset:30552*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30552*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10185:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7fc000; valaddr_reg:x3; val_offset:30555*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30555*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10186:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7fe000; valaddr_reg:x3; val_offset:30558*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30558*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10187:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7ff000; valaddr_reg:x3; val_offset:30561*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30561*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10188:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7ff800; valaddr_reg:x3; val_offset:30564*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30564*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10189:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7ffc00; valaddr_reg:x3; val_offset:30567*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30567*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10190:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7ffe00; valaddr_reg:x3; val_offset:30570*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30570*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10191:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7fff00; valaddr_reg:x3; val_offset:30573*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30573*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10192:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7fff80; valaddr_reg:x3; val_offset:30576*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30576*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10193:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7fffc0; valaddr_reg:x3; val_offset:30579*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30579*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10194:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7fffe0; valaddr_reg:x3; val_offset:30582*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30582*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10195:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7ffff0; valaddr_reg:x3; val_offset:30585*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30585*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10196:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7ffff8; valaddr_reg:x3; val_offset:30588*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30588*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10197:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7ffffc; valaddr_reg:x3; val_offset:30591*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30591*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10198:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7ffffe; valaddr_reg:x3; val_offset:30594*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30594*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10199:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44f9f4 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x14 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44f9f4; op2val:0x80000000;
op3val:0x8a7fffff; valaddr_reg:x3; val_offset:30597*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30597*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10200:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbf800001; valaddr_reg:x3; val_offset:30600*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30600*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10201:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbf800003; valaddr_reg:x3; val_offset:30603*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30603*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10202:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbf800007; valaddr_reg:x3; val_offset:30606*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30606*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10203:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbf999999; valaddr_reg:x3; val_offset:30609*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30609*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10204:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:30612*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30612*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10205:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:30615*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30615*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10206:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:30618*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30618*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10207:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:30621*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30621*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10208:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:30624*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30624*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10209:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:30627*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30627*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10210:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:30630*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30630*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10211:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:30633*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30633*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10212:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:30636*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30636*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10213:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:30639*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30639*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10214:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:30642*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30642*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10215:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:30645*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30645*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10216:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc0000000; valaddr_reg:x3; val_offset:30648*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30648*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10217:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc0000001; valaddr_reg:x3; val_offset:30651*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30651*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10218:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc0000003; valaddr_reg:x3; val_offset:30654*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30654*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10219:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc0000007; valaddr_reg:x3; val_offset:30657*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30657*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10220:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc000000f; valaddr_reg:x3; val_offset:30660*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30660*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10221:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc000001f; valaddr_reg:x3; val_offset:30663*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30663*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10222:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc000003f; valaddr_reg:x3; val_offset:30666*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30666*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10223:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc000007f; valaddr_reg:x3; val_offset:30669*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30669*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10224:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc00000ff; valaddr_reg:x3; val_offset:30672*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30672*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10225:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc00001ff; valaddr_reg:x3; val_offset:30675*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30675*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10226:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc00003ff; valaddr_reg:x3; val_offset:30678*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30678*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10227:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc00007ff; valaddr_reg:x3; val_offset:30681*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30681*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10228:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc0000fff; valaddr_reg:x3; val_offset:30684*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30684*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10229:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc0001fff; valaddr_reg:x3; val_offset:30687*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30687*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10230:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc0003fff; valaddr_reg:x3; val_offset:30690*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30690*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10231:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc0007fff; valaddr_reg:x3; val_offset:30693*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30693*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10232:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc000ffff; valaddr_reg:x3; val_offset:30696*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30696*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10233:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc001ffff; valaddr_reg:x3; val_offset:30699*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30699*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10234:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc003ffff; valaddr_reg:x3; val_offset:30702*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30702*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10235:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc007ffff; valaddr_reg:x3; val_offset:30705*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30705*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10236:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc00fffff; valaddr_reg:x3; val_offset:30708*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30708*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10237:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc01fffff; valaddr_reg:x3; val_offset:30711*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30711*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10238:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc03fffff; valaddr_reg:x3; val_offset:30714*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30714*0 + 3*79*FLEN/8, x4, x1, x2)

inst_10239:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x44fbbe and fs2 == 1 and fe2 == 0x01 and fm2 == 0x26595c and fs3 == 1 and fe3 == 0x80 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e44fbbe; op2val:0x80a6595c;
op3val:0xc0400000; valaddr_reg:x3; val_offset:30717*0 + 3*79*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 30717*0 + 3*79*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143971840,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143972096,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143972224,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143972288,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143972320,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143972336,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143972344,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143972348,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143972350,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4143972351,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2118254788,32,FLEN)
NAN_BOXED(3232294803,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255808,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255809,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255811,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255815,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255823,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255839,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255871,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315255935,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315256063,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315256319,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315256831,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315257855,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315259903,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315263999,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315272191,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315288575,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315321343,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315386879,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315517951,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2315780095,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2316304383,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2317352959,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2319450111,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2319450112,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2321547264,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2322595840,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323120128,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323382272,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323513344,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323578880,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323611648,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323628032,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323636224,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323640320,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323642368,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323643392,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323643904,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644160,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644288,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644352,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644384,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644400,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644408,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644412,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644414,32,FLEN)
NAN_BOXED(2118449652,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2323644415,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221225472,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221225473,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221225475,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221225479,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221225487,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221225503,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221225535,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221225599,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221225727,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221225983,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221226495,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221227519,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221229567,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221233663,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221241855,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221258239,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221291007,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221356543,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221487615,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3221749759,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3222274047,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3223322623,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3225419775,32,FLEN)
NAN_BOXED(2118450110,32,FLEN)
NAN_BOXED(2158385500,32,FLEN)
NAN_BOXED(3225419776,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
