{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 19:26:47 2025 " "Info: Processing started: Wed May 28 19:26:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Pill_Bottling_System -c Pill_Bottling_System " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Pill_Bottling_System -c Pill_Bottling_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 16 " "Info: Parallel compilation is enabled and will use 4 of the 16 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "warning_flag\[0\]~16 " "Warning: Node \"warning_flag\[0\]~16\"" {  } { { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 61 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 61 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "warning_flag\[1\]~12 " "Warning: Node \"warning_flag\[1\]~12\"" {  } { { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 92 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 92 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "QD " "Info: Assuming node \"QD\" is an undefined clock" {  } { { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 5 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "QD" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 2 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "PULSE " "Info: Assuming node \"PULSE\" is an undefined clock" {  } { { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 10 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "PULSE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "QD register current_display_state\[0\] register current_display_state\[0\] 76.92 MHz 13.0 ns Internal " "Info: Clock \"QD\" has Internal fmax of 76.92 MHz between source register \"current_display_state\[0\]\" and destination register \"current_display_state\[0\]\" (period= 13.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.000 ns + Longest register register " "Info: + Longest register to register delay is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns current_display_state\[0\] 1 REG LC117 49 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC117; Fanout = 49; REG Node = 'current_display_state\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { current_display_state[0] } "NODE_NAME" } } { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 8.000 ns current_display_state\[0\] 2 REG LC117 49 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC117; Fanout = 49; REG Node = 'current_display_state\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { current_display_state[0] current_display_state[0] } "NODE_NAME" } } { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns ( 75.00 % ) " "Info: Total cell delay = 6.000 ns ( 75.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 25.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 25.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { current_display_state[0] current_display_state[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { current_display_state[0] {} current_display_state[0] {} } { 0.000ns 2.000ns } { 0.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "QD destination 10.000 ns + Shortest register " "Info: + Shortest clock path from clock \"QD\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns QD 1 CLK PIN_60 7 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_60; Fanout = 7; CLK Node = 'QD'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { QD } "NODE_NAME" } } { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns current_display_state\[0\] 2 REG LC117 49 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC117; Fanout = 49; REG Node = 'current_display_state\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { QD current_display_state[0] } "NODE_NAME" } } { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { QD current_display_state[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { QD {} QD~out {} current_display_state[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "QD source 10.000 ns - Longest register " "Info: - Longest clock path from clock \"QD\" to source register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns QD 1 CLK PIN_60 7 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_60; Fanout = 7; CLK Node = 'QD'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { QD } "NODE_NAME" } } { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns current_display_state\[0\] 2 REG LC117 49 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC117; Fanout = 49; REG Node = 'current_display_state\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { QD current_display_state[0] } "NODE_NAME" } } { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { QD current_display_state[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { QD {} QD~out {} current_display_state[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { QD current_display_state[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { QD {} QD~out {} current_display_state[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { QD {} QD~out {} current_display_state[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 87 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 87 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { current_display_state[0] current_display_state[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { current_display_state[0] {} current_display_state[0] {} } { 0.000ns 2.000ns } { 0.000ns 6.000ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { QD current_display_state[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { QD {} QD~out {} current_display_state[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { QD {} QD~out {} current_display_state[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Counter_Module:counter_module\|out_bottle_num\[0\] register Counter_Module:counter_module\|out_pill_num\[0\] 40.0 MHz 25.0 ns Internal " "Info: Clock \"clk\" has Internal fmax of 40.0 MHz between source register \"Counter_Module:counter_module\|out_bottle_num\[0\]\" and destination register \"Counter_Module:counter_module\|out_pill_num\[0\]\" (period= 25.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.000 ns + Longest register register " "Info: + Longest register to register delay is 20.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_Module:counter_module\|out_bottle_num\[0\] 1 REG LC15 47 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC15; Fanout = 47; REG Node = 'Counter_Module:counter_module\|out_bottle_num\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_Module:counter_module|out_bottle_num[0] } "NODE_NAME" } } { "Counter_Module.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Counter_Module.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 8.000 ns Counter_Module:counter_module\|Equal0~13 2 COMB LC113 1 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC113; Fanout = 1; COMB Node = 'Counter_Module:counter_module\|Equal0~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { Counter_Module:counter_module|out_bottle_num[0] Counter_Module:counter_module|Equal0~13 } "NODE_NAME" } } { "Counter_Module.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Counter_Module.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 9.000 ns Counter_Module:counter_module\|Equal0~16 3 COMB LC114 1 " "Info: 3: + IC(0.000 ns) + CELL(1.000 ns) = 9.000 ns; Loc. = LC114; Fanout = 1; COMB Node = 'Counter_Module:counter_module\|Equal0~16'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { Counter_Module:counter_module|Equal0~13 Counter_Module:counter_module|Equal0~16 } "NODE_NAME" } } { "Counter_Module.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Counter_Module.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 11.000 ns Counter_Module:counter_module\|Equal0~12 4 COMB LC115 50 " "Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 11.000 ns; Loc. = LC115; Fanout = 50; COMB Node = 'Counter_Module:counter_module\|Equal0~12'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { Counter_Module:counter_module|Equal0~16 Counter_Module:counter_module|Equal0~12 } "NODE_NAME" } } { "Counter_Module.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Counter_Module.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 19.000 ns Counter_Module:counter_module\|Selector11~9 5 COMB LC8 1 " "Info: 5: + IC(2.000 ns) + CELL(6.000 ns) = 19.000 ns; Loc. = LC8; Fanout = 1; COMB Node = 'Counter_Module:counter_module\|Selector11~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { Counter_Module:counter_module|Equal0~12 Counter_Module:counter_module|Selector11~9 } "NODE_NAME" } } { "Counter_Module.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Counter_Module.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 20.000 ns Counter_Module:counter_module\|out_pill_num\[0\] 6 REG LC9 32 " "Info: 6: + IC(0.000 ns) + CELL(1.000 ns) = 20.000 ns; Loc. = LC9; Fanout = 32; REG Node = 'Counter_Module:counter_module\|out_pill_num\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { Counter_Module:counter_module|Selector11~9 Counter_Module:counter_module|out_pill_num[0] } "NODE_NAME" } } { "Counter_Module.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Counter_Module.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.000 ns ( 80.00 % ) " "Info: Total cell delay = 16.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 4.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "20.000 ns" { Counter_Module:counter_module|out_bottle_num[0] Counter_Module:counter_module|Equal0~13 Counter_Module:counter_module|Equal0~16 Counter_Module:counter_module|Equal0~12 Counter_Module:counter_module|Selector11~9 Counter_Module:counter_module|out_pill_num[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "20.000 ns" { Counter_Module:counter_module|out_bottle_num[0] {} Counter_Module:counter_module|Equal0~13 {} Counter_Module:counter_module|Equal0~16 {} Counter_Module:counter_module|Equal0~12 {} Counter_Module:counter_module|Selector11~9 {} Counter_Module:counter_module|out_pill_num[0] {} } { 0.000ns 2.000ns 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 6.000ns 1.000ns 2.000ns 6.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_58 32 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 32; CLK Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns Counter_Module:counter_module\|out_pill_num\[0\] 2 REG LC9 32 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC9; Fanout = 32; REG Node = 'Counter_Module:counter_module\|out_pill_num\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk Counter_Module:counter_module|out_pill_num[0] } "NODE_NAME" } } { "Counter_Module.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Counter_Module.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk Counter_Module:counter_module|out_pill_num[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} Counter_Module:counter_module|out_pill_num[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.000 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_58 32 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 32; CLK Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns Counter_Module:counter_module\|out_bottle_num\[0\] 2 REG LC15 47 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC15; Fanout = 47; REG Node = 'Counter_Module:counter_module\|out_bottle_num\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk Counter_Module:counter_module|out_bottle_num[0] } "NODE_NAME" } } { "Counter_Module.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Counter_Module.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk Counter_Module:counter_module|out_bottle_num[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} Counter_Module:counter_module|out_bottle_num[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk Counter_Module:counter_module|out_pill_num[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} Counter_Module:counter_module|out_pill_num[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk Counter_Module:counter_module|out_bottle_num[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} Counter_Module:counter_module|out_bottle_num[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "Counter_Module.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Counter_Module.v" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "Counter_Module.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Counter_Module.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "20.000 ns" { Counter_Module:counter_module|out_bottle_num[0] Counter_Module:counter_module|Equal0~13 Counter_Module:counter_module|Equal0~16 Counter_Module:counter_module|Equal0~12 Counter_Module:counter_module|Selector11~9 Counter_Module:counter_module|out_pill_num[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "20.000 ns" { Counter_Module:counter_module|out_bottle_num[0] {} Counter_Module:counter_module|Equal0~13 {} Counter_Module:counter_module|Equal0~16 {} Counter_Module:counter_module|Equal0~12 {} Counter_Module:counter_module|Selector11~9 {} Counter_Module:counter_module|out_pill_num[0] {} } { 0.000ns 2.000ns 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 6.000ns 1.000ns 2.000ns 6.000ns 1.000ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk Counter_Module:counter_module|out_pill_num[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} Counter_Module:counter_module|out_pill_num[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk Counter_Module:counter_module|out_bottle_num[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} Counter_Module:counter_module|out_bottle_num[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PULSE register Modify_Setting_Module:modify_setting_module\|lpm_counter:out_target_bottle_num_rtl_0\|dffs\[5\] register Modify_Setting_Module:modify_setting_module\|lpm_counter:out_target_bottle_num_rtl_0\|dffs\[5\] 76.92 MHz 13.0 ns Internal " "Info: Clock \"PULSE\" has Internal fmax of 76.92 MHz between source register \"Modify_Setting_Module:modify_setting_module\|lpm_counter:out_target_bottle_num_rtl_0\|dffs\[5\]\" and destination register \"Modify_Setting_Module:modify_setting_module\|lpm_counter:out_target_bottle_num_rtl_0\|dffs\[5\]\" (period= 13.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.000 ns + Longest register register " "Info: + Longest register to register delay is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Modify_Setting_Module:modify_setting_module\|lpm_counter:out_target_bottle_num_rtl_0\|dffs\[5\] 1 REG LC109 43 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC109; Fanout = 43; REG Node = 'Modify_Setting_Module:modify_setting_module\|lpm_counter:out_target_bottle_num_rtl_0\|dffs\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.000 ns) 8.000 ns Modify_Setting_Module:modify_setting_module\|lpm_counter:out_target_bottle_num_rtl_0\|dffs\[5\] 2 REG LC109 43 " "Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 8.000 ns; Loc. = LC109; Fanout = 43; REG Node = 'Modify_Setting_Module:modify_setting_module\|lpm_counter:out_target_bottle_num_rtl_0\|dffs\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 100.00 % ) " "Info: Total cell delay = 8.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] {} Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] {} } { 0.000ns 0.000ns } { 0.000ns 8.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PULSE destination 10.000 ns + Shortest register " "Info: + Shortest clock path from clock \"PULSE\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns PULSE 1 CLK PIN_61 12 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_61; Fanout = 12; CLK Node = 'PULSE'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE } "NODE_NAME" } } { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns Modify_Setting_Module:modify_setting_module\|lpm_counter:out_target_bottle_num_rtl_0\|dffs\[5\] 2 REG LC109 43 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC109; Fanout = 43; REG Node = 'Modify_Setting_Module:modify_setting_module\|lpm_counter:out_target_bottle_num_rtl_0\|dffs\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { PULSE Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { PULSE Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { PULSE {} PULSE~out {} Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PULSE source 10.000 ns - Longest register " "Info: - Longest clock path from clock \"PULSE\" to source register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns PULSE 1 CLK PIN_61 12 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_61; Fanout = 12; CLK Node = 'PULSE'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE } "NODE_NAME" } } { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns Modify_Setting_Module:modify_setting_module\|lpm_counter:out_target_bottle_num_rtl_0\|dffs\[5\] 2 REG LC109 43 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC109; Fanout = 43; REG Node = 'Modify_Setting_Module:modify_setting_module\|lpm_counter:out_target_bottle_num_rtl_0\|dffs\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { PULSE Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { PULSE Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { PULSE {} PULSE~out {} Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { PULSE Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { PULSE {} PULSE~out {} Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { PULSE {} PULSE~out {} Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "lpm_counter.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "lpm_counter.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] {} Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] {} } { 0.000ns 0.000ns } { 0.000ns 8.000ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { PULSE Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { PULSE {} PULSE~out {} Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { PULSE {} PULSE~out {} Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Counter_Module:counter_module\|out_pill_num\[0\] suspend clk 13.000 ns register " "Info: tsu for register \"Counter_Module:counter_module\|out_pill_num\[0\]\" (data pin = \"suspend\", clock pin = \"clk\") is 13.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.000 ns + Longest pin register " "Info: + Longest pin to register delay is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns suspend 1 PIN PIN_81 58 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 58; PIN Node = 'suspend'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { suspend } "NODE_NAME" } } { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns Counter_Module:counter_module\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|sout_node\[0\]~6sexp2 2 COMB SEXP10 6 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP10; Fanout = 6; COMB Node = 'Counter_Module:counter_module\|lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|sout_node\[0\]~6sexp2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { suspend Counter_Module:counter_module|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|sout_node[0]~6sexp2 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/a_csnbuffer.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 18.000 ns Counter_Module:counter_module\|Selector11~9 3 COMB LC8 1 " "Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 18.000 ns; Loc. = LC8; Fanout = 1; COMB Node = 'Counter_Module:counter_module\|Selector11~9'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { Counter_Module:counter_module|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|sout_node[0]~6sexp2 Counter_Module:counter_module|Selector11~9 } "NODE_NAME" } } { "Counter_Module.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Counter_Module.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 19.000 ns Counter_Module:counter_module\|out_pill_num\[0\] 4 REG LC9 32 " "Info: 4: + IC(0.000 ns) + CELL(1.000 ns) = 19.000 ns; Loc. = LC9; Fanout = 32; REG Node = 'Counter_Module:counter_module\|out_pill_num\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { Counter_Module:counter_module|Selector11~9 Counter_Module:counter_module|out_pill_num[0] } "NODE_NAME" } } { "Counter_Module.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Counter_Module.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.000 ns ( 89.47 % ) " "Info: Total cell delay = 17.000 ns ( 89.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 10.53 % ) " "Info: Total interconnect delay = 2.000 ns ( 10.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { suspend Counter_Module:counter_module|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|sout_node[0]~6sexp2 Counter_Module:counter_module|Selector11~9 Counter_Module:counter_module|out_pill_num[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { suspend {} suspend~out {} Counter_Module:counter_module|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|sout_node[0]~6sexp2 {} Counter_Module:counter_module|Selector11~9 {} Counter_Module:counter_module|out_pill_num[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "Counter_Module.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Counter_Module.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_58 32 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 32; CLK Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns Counter_Module:counter_module\|out_pill_num\[0\] 2 REG LC9 32 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC9; Fanout = 32; REG Node = 'Counter_Module:counter_module\|out_pill_num\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk Counter_Module:counter_module|out_pill_num[0] } "NODE_NAME" } } { "Counter_Module.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Counter_Module.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk Counter_Module:counter_module|out_pill_num[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} Counter_Module:counter_module|out_pill_num[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { suspend Counter_Module:counter_module|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|sout_node[0]~6sexp2 Counter_Module:counter_module|Selector11~9 Counter_Module:counter_module|out_pill_num[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { suspend {} suspend~out {} Counter_Module:counter_module|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|sout_node[0]~6sexp2 {} Counter_Module:counter_module|Selector11~9 {} Counter_Module:counter_module|out_pill_num[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns 1.000ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk Counter_Module:counter_module|out_pill_num[0] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} Counter_Module:counter_module|out_pill_num[0] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "PULSE state_LED\[2\] Modify_Setting_Module:modify_setting_module\|lpm_counter:out_target_bottle_num_rtl_0\|dffs\[5\] 42.000 ns register " "Info: tco from clock \"PULSE\" to destination pin \"state_LED\[2\]\" through register \"Modify_Setting_Module:modify_setting_module\|lpm_counter:out_target_bottle_num_rtl_0\|dffs\[5\]\" is 42.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PULSE source 10.000 ns + Longest register " "Info: + Longest clock path from clock \"PULSE\" to source register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns PULSE 1 CLK PIN_61 12 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_61; Fanout = 12; CLK Node = 'PULSE'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { PULSE } "NODE_NAME" } } { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns Modify_Setting_Module:modify_setting_module\|lpm_counter:out_target_bottle_num_rtl_0\|dffs\[5\] 2 REG LC109 43 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC109; Fanout = 43; REG Node = 'Modify_Setting_Module:modify_setting_module\|lpm_counter:out_target_bottle_num_rtl_0\|dffs\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { PULSE Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { PULSE Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { PULSE {} PULSE~out {} Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "lpm_counter.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "31.000 ns + Longest register pin " "Info: + Longest register to pin delay is 31.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Modify_Setting_Module:modify_setting_module\|lpm_counter:out_target_bottle_num_rtl_0\|dffs\[5\] 1 REG LC109 43 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC109; Fanout = 43; REG Node = 'Modify_Setting_Module:modify_setting_module\|lpm_counter:out_target_bottle_num_rtl_0\|dffs\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/lpm_counter.tdf" 300 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 9.000 ns always1~3 2 COMB LC26 4 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 9.000 ns; Loc. = LC26; Fanout = 4; COMB Node = 'always1~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] always1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(9.000 ns) 18.000 ns warning_flag\[0\]~16 3 COMB LOOP LC68 24 " "Info: 3: + IC(0.000 ns) + CELL(9.000 ns) = 18.000 ns; Loc. = LC68; Fanout = 24; COMB LOOP Node = 'warning_flag\[0\]~16'" { { "Info" "ITDB_PART_OF_SCC" "warning_flag\[0\]~16 LC68 " "Info: Loc. = LC68; Node \"warning_flag\[0\]~16\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { warning_flag[0]~16 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { warning_flag[0]~16 } "NODE_NAME" } } { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 61 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { always1~3 warning_flag[0]~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 27.000 ns State_Display_Module:state_display_module\|out_7_LED\[2\]~71 4 COMB LC73 1 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 27.000 ns; Loc. = LC73; Fanout = 1; COMB Node = 'State_Display_Module:state_display_module\|out_7_LED\[2\]~71'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { warning_flag[0]~16 State_Display_Module:state_display_module|out_7_LED[2]~71 } "NODE_NAME" } } { "State_Display_Module.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/State_Display_Module.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 31.000 ns state_LED\[2\] 5 PIN PIN_49 0 " "Info: 5: + IC(0.000 ns) + CELL(4.000 ns) = 31.000 ns; Loc. = PIN_49; Fanout = 0; PIN Node = 'state_LED\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { State_Display_Module:state_display_module|out_7_LED[2]~71 state_LED[2] } "NODE_NAME" } } { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "27.000 ns ( 87.10 % ) " "Info: Total cell delay = 27.000 ns ( 87.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 12.90 % ) " "Info: Total interconnect delay = 4.000 ns ( 12.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "31.000 ns" { Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] always1~3 warning_flag[0]~16 State_Display_Module:state_display_module|out_7_LED[2]~71 state_LED[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "31.000 ns" { Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] {} always1~3 {} warning_flag[0]~16 {} State_Display_Module:state_display_module|out_7_LED[2]~71 {} state_LED[2] {} } { 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 7.000ns 9.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { PULSE Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { PULSE {} PULSE~out {} Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "31.000 ns" { Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] always1~3 warning_flag[0]~16 State_Display_Module:state_display_module|out_7_LED[2]~71 state_LED[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "31.000 ns" { Modify_Setting_Module:modify_setting_module|lpm_counter:out_target_bottle_num_rtl_0|dffs[5] {} always1~3 {} warning_flag[0]~16 {} State_Display_Module:state_display_module|out_7_LED[2]~71 {} state_LED[2] {} } { 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 7.000ns 9.000ns 7.000ns 4.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "display_setting state_LED\[2\] 33.000 ns Longest " "Info: Longest tpd from source pin \"display_setting\" to destination pin \"state_LED\[2\]\" is 33.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns display_setting 1 PIN PIN_54 234 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_54; Fanout = 234; PIN Node = 'display_setting'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_setting } "NODE_NAME" } } { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns always1~3 2 COMB LC26 4 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC26; Fanout = 4; COMB Node = 'always1~3'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { display_setting always1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(9.000 ns) 20.000 ns warning_flag\[0\]~16 3 COMB LOOP LC68 24 " "Info: 3: + IC(0.000 ns) + CELL(9.000 ns) = 20.000 ns; Loc. = LC68; Fanout = 24; COMB LOOP Node = 'warning_flag\[0\]~16'" { { "Info" "ITDB_PART_OF_SCC" "warning_flag\[0\]~16 LC68 " "Info: Loc. = LC68; Node \"warning_flag\[0\]~16\"" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { warning_flag[0]~16 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { warning_flag[0]~16 } "NODE_NAME" } } { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 61 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { always1~3 warning_flag[0]~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 29.000 ns State_Display_Module:state_display_module\|out_7_LED\[2\]~71 4 COMB LC73 1 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 29.000 ns; Loc. = LC73; Fanout = 1; COMB Node = 'State_Display_Module:state_display_module\|out_7_LED\[2\]~71'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { warning_flag[0]~16 State_Display_Module:state_display_module|out_7_LED[2]~71 } "NODE_NAME" } } { "State_Display_Module.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/State_Display_Module.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 33.000 ns state_LED\[2\] 5 PIN PIN_49 0 " "Info: 5: + IC(0.000 ns) + CELL(4.000 ns) = 33.000 ns; Loc. = PIN_49; Fanout = 0; PIN Node = 'state_LED\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { State_Display_Module:state_display_module|out_7_LED[2]~71 state_LED[2] } "NODE_NAME" } } { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "29.000 ns ( 87.88 % ) " "Info: Total cell delay = 29.000 ns ( 87.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 12.12 % ) " "Info: Total interconnect delay = 4.000 ns ( 12.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "33.000 ns" { display_setting always1~3 warning_flag[0]~16 State_Display_Module:state_display_module|out_7_LED[2]~71 state_LED[2] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "33.000 ns" { display_setting {} display_setting~out {} always1~3 {} warning_flag[0]~16 {} State_Display_Module:state_display_module|out_7_LED[2]~71 {} state_LED[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 9.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Counter_Module:counter_module\|out_bottle_num\[5\] suspend clk 4.000 ns register " "Info: th for register \"Counter_Module:counter_module\|out_bottle_num\[5\]\" (data pin = \"suspend\", clock pin = \"clk\") is 4.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns clk 1 CLK PIN_58 32 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_58; Fanout = 32; CLK Node = 'clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns Counter_Module:counter_module\|out_bottle_num\[5\] 2 REG LC1 57 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC1; Fanout = 57; REG Node = 'Counter_Module:counter_module\|out_bottle_num\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { clk Counter_Module:counter_module|out_bottle_num[5] } "NODE_NAME" } } { "Counter_Module.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Counter_Module.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk Counter_Module:counter_module|out_bottle_num[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} Counter_Module:counter_module|out_bottle_num[5] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "4.000 ns + " "Info: + Micro hold delay of destination is 4.000 ns" {  } { { "Counter_Module.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Counter_Module.v" 15 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns suspend 1 PIN PIN_81 58 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 58; PIN Node = 'suspend'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { suspend } "NODE_NAME" } } { "Pill_Bottling_System.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Pill_Bottling_System.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns Counter_Module:counter_module\|out_bottle_num\[5\] 2 REG LC1 57 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC1; Fanout = 57; REG Node = 'Counter_Module:counter_module\|out_bottle_num\[5\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { suspend Counter_Module:counter_module|out_bottle_num[5] } "NODE_NAME" } } { "Counter_Module.v" "" { Text "D:/QuartusII/quartus/\[new things/Pill_Bottling_System6（初步完成的版本）/Counter_Module.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { suspend Counter_Module:counter_module|out_bottle_num[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { suspend {} suspend~out {} Counter_Module:counter_module|out_bottle_num[5] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { clk Counter_Module:counter_module|out_bottle_num[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { clk {} clk~out {} Counter_Module:counter_module|out_bottle_num[5] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { suspend Counter_Module:counter_module|out_bottle_num[5] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { suspend {} suspend~out {} Counter_Module:counter_module|out_bottle_num[5] {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 19:26:51 2025 " "Info: Processing ended: Wed May 28 19:26:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
