Analysis & Synthesis report for HDL_DUT_fil
Mon Dec 28 21:14:45 2020
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|pktState
 12. State Machine - |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|tx_state
 13. State Machine - |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|rx_state
 14. State Machine - |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|rd_state
 15. State Machine - |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|rd_state
 16. State Machine - |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|status_state
 17. State Machine - |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILPktMUX:u_FILPktMUX|state
 18. State Machine - |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrState
 19. State Machine - |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|state
 20. State Machine - |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|txfifo_state
 21. Registers Protected by Synthesis
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Registers Packed Into Inferred Megafunctions
 27. Multiplexer Restructuring Statistics (Restructuring Performed)
 28. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo
 29. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated
 30. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_bu6:rdptr_g1p
 31. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_7cc:wrptr_g1p
 32. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|altsyncram_23d1:fifo_ram
 33. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp
 34. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10
 35. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp
 36. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13
 37. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component
 38. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated
 39. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p
 40. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p
 41. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|altsyncram_i8d1:fifo_ram
 42. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 43. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12
 44. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_brp
 45. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_bwp
 46. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 47. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16
 48. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_sqs1:auto_generated
 49. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_hns1:auto_generated
 50. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_n2s1:auto_generated
 51. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_c7s1:auto_generated
 52. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_ubo1:auto_generated
 53. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_5co1:auto_generated
 54. Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_o8s1:auto_generated
 55. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0|shift_taps_huv:auto_generated|altsyncram_5gc1:altsyncram5
 56. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0|shift_taps_huv:auto_generated|cntr_b3h:cntr6
 57. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|altsyncram_vic1:altsyncram5
 58. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|cntr_23h:cntr6
 59. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0|shift_taps_9uv:auto_generated|altsyncram_hfc1:altsyncram5
 60. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0|shift_taps_9uv:auto_generated|cntr_83h:cntr6
 61. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0|shift_taps_1001:auto_generated|altsyncram_1jc1:altsyncram5
 62. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0|shift_taps_1001:auto_generated|cntr_73h:cntr6
 63. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0|shift_taps_iuv:auto_generated|altsyncram_1gc1:altsyncram5
 64. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0|shift_taps_iuv:auto_generated|cntr_33h:cntr6
 65. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated|altsyncram_jfc1:altsyncram5
 66. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated|cntr_43h:cntr6
 67. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0|shift_taps_8uv:auto_generated|altsyncram_ffc1:altsyncram5
 68. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0|shift_taps_8uv:auto_generated|cntr_03h:cntr6
 69. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0|shift_taps_qvv:auto_generated|altsyncram_ric1:altsyncram5
 70. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0|shift_taps_qvv:auto_generated|cntr_l1h:cntr6
 71. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0|shift_taps_nvv:auto_generated|altsyncram_bic1:altsyncram5
 72. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0|shift_taps_nvv:auto_generated|cntr_v2h:cntr6
 73. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0|shift_taps_rvv:auto_generated|altsyncram_jic1:altsyncram5
 74. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0|shift_taps_rvv:auto_generated|cntr_m1h:cntr6
 75. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_guv:auto_generated|altsyncram_tfc1:altsyncram5
 76. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_guv:auto_generated|cntr_j1h:cntr6
 77. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1|shift_taps_nuv:auto_generated|altsyncram_9gc1:altsyncram4
 78. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1|shift_taps_nuv:auto_generated|cntr_i1h:cntr5
 79. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0|shift_taps_duv:auto_generated|altsyncram_lfc1:altsyncram5
 80. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0|shift_taps_duv:auto_generated|cntr_g1h:cntr6
 81. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0|shift_taps_juv:auto_generated|altsyncram_rfc1:altsyncram5
 82. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0|shift_taps_juv:auto_generated|cntr_e1h:cntr6
 83. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_fuv:auto_generated|altsyncram_nfc1:altsyncram4
 84. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_fuv:auto_generated|cntr_d1h:cntr5
 85. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0|shift_taps_buv:auto_generated|altsyncram_bfc1:altsyncram4
 86. Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0|shift_taps_buv:auto_generated|cntr_b1h:cntr5
 87. Parameter Settings for User Entity Instance: MWClkMgr:u_ClockManager|altpll:u_dcm
 88. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo
 89. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component
 90. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component
 91. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc
 92. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC
 93. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM
 94. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc
 95. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO
 96. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram
 97. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO
 98. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram
 99. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder
100. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF
101. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM
102. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO
103. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF
104. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM
105. Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO
106. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore
107. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut
108. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo
109. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram
110. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller
111. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo
112. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram
113. Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus
114. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0
115. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0
116. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0
117. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0
118. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0
119. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0
120. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0
121. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0
122. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0
123. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0
124. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0
125. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0
126. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0
127. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0
128. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0
129. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0
130. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0
131. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0
132. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1
133. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0
134. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0
135. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_reg_rtl_0
136. Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0
137. altpll Parameter Settings by Entity Instance
138. dcfifo Parameter Settings by Entity Instance
139. altsyncram Parameter Settings by Entity Instance
140. altshift_taps Parameter Settings by Entity Instance
141. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7"
142. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6"
143. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5"
144. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi"
145. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3"
146. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2"
147. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1"
148. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within"
149. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp"
150. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp"
151. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1"
152. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp"
153. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT"
154. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo"
155. Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo"
156. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO"
157. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM"
158. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO"
159. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM"
160. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF"
161. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder"
162. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram"
163. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO"
164. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram"
165. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO"
166. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM"
167. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc"
168. Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component"
169. Port Connectivity Checks: "FILCore:u_FILCore"
170. Port Connectivity Checks: "MWClkMgr:u_ClockManager"
171. Virtual JTAG Settings
172. Post-Synthesis Netlist Statistics for Top Partition
173. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
174. Elapsed Time Per Partition
175. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Dec 28 21:14:44 2020       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; HDL_DUT_fil                                 ;
; Top-level Entity Name           ; HDL_DUT_fil                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 6691                                        ;
; Total pins                      ; 1                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 140,441                                     ;
; Total DSP Blocks                ; 7                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; HDL_DUT_fil        ; HDL_DUT_fil        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                      ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../../hdlsrc/psk_demodulate_block1/HDL_DUT_pac.vhd                 ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/HDL_DUT_pac.vhd                                        ;             ;
; ../../hdlsrc/psk_demodulate_block1/nfp_relop_single.vhd            ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_relop_single.vhd                                   ;             ;
; ../../hdlsrc/psk_demodulate_block1/nfp_relop_single_block.vhd      ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_relop_single_block.vhd                             ;             ;
; ../../hdlsrc/psk_demodulate_block1/value_within.vhd                ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/value_within.vhd                                       ;             ;
; ../../hdlsrc/psk_demodulate_block1/value_within3.vhd               ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/value_within3.vhd                                      ;             ;
; ../../hdlsrc/psk_demodulate_block1/nfp_relop_single_block1.vhd     ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_relop_single_block1.vhd                            ;             ;
; ../../hdlsrc/psk_demodulate_block1/value_within_pi.vhd             ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/value_within_pi.vhd                                    ;             ;
; ../../hdlsrc/psk_demodulate_block1/hard_decision_demod.vhd         ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/hard_decision_demod.vhd                                ;             ;
; ../../hdlsrc/psk_demodulate_block1/nfp_add_single.vhd              ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_add_single.vhd                                     ;             ;
; ../../hdlsrc/psk_demodulate_block1/nfp_atan_single.vhd             ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_atan_single.vhd                                    ;             ;
; ../../hdlsrc/psk_demodulate_block1/nfp_div_single.vhd              ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_div_single.vhd                                     ;             ;
; ../../hdlsrc/psk_demodulate_block1/nfp_sub_single.vhd              ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_sub_single.vhd                                     ;             ;
; ../../hdlsrc/psk_demodulate_block1/HDL_DUT.vhd                     ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/HDL_DUT.vhd                                            ;             ;
; ../filsrc/MWClkMgr.vhd                                             ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWClkMgr.vhd                                                         ;             ;
; ../filsrc/MWAJTAG.vhd                                              ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWAJTAG.vhd                                                          ;             ;
; ../filsrc/MWDPRAM.vhd                                              ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWDPRAM.vhd                                                          ;             ;
; ../filsrc/FILUDPCRC.vhd                                            ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILUDPCRC.vhd                                                        ;             ;
; ../filsrc/FILPktMUX.vhd                                            ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILPktMUX.vhd                                                        ;             ;
; ../filsrc/FILCmdProc.vhd                                           ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILCmdProc.vhd                                                       ;             ;
; ../filsrc/MWAsyncFIFO.vhd                                          ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWAsyncFIFO.vhd                                                      ;             ;
; ../filsrc/FILDataProc.vhd                                          ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILDataProc.vhd                                                      ;             ;
; ../filsrc/MWPKTBuffer.vhd                                          ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWPKTBuffer.vhd                                                      ;             ;
; ../filsrc/MWUDPPKTBuilder.vhd                                      ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWUDPPKTBuilder.vhd                                                  ;             ;
; ../filsrc/FILPktProc.vhd                                           ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILPktProc.vhd                                                       ;             ;
; ../filsrc/FILCommLayer.vhd                                         ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILCommLayer.vhd                                                     ;             ;
; ../filsrc/mwfil_dpscram.vhd                                        ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_dpscram.vhd                                                    ;             ;
; ../filsrc/mwfil_udfifo.vhd                                         ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_udfifo.vhd                                                     ;             ;
; ../filsrc/mwfil_bus2dut.vhd                                        ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_bus2dut.vhd                                                    ;             ;
; ../filsrc/mwfil_chifcore.vhd                                       ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_chifcore.vhd                                                   ;             ;
; ../filsrc/mwfil_controller.vhd                                     ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_controller.vhd                                                 ;             ;
; ../filsrc/mwfil_dut2bus.vhd                                        ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_dut2bus.vhd                                                    ;             ;
; ../filsrc/HDL_DUT_wrapper.vhd                                      ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_wrapper.vhd                                                  ;             ;
; ../filsrc/mwfil_chiftop.vhd                                        ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_chiftop.vhd                                                    ;             ;
; ../filsrc/FILCore.vhd                                              ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILCore.vhd                                                          ;             ;
; ../filsrc/HDL_DUT_fil.vhd                                          ; yes             ; User VHDL File                                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.vhd                                                      ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altpll.tdf                                                                             ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/aglobal201.inc                                                                         ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/stratix_pll.inc                                                                        ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/stratixii_pll.inc                                                                      ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                      ;             ;
; db/clockmodule_altpll.v                                            ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/clockmodule_altpll.v                                            ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/dcfifo.tdf                                                                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/lpm_counter.inc                                                                        ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altdpram.inc                                                                           ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/a_graycounter.inc                                                                      ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/a_fefifo.inc                                                                           ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/a_gray2bin.inc                                                                         ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/dffpipe.inc                                                                            ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                      ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/lpm_compare.inc                                                                        ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                    ;             ;
; db/dcfifo_eip1.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dcfifo_eip1.tdf                                                 ;             ;
; db/a_graycounter_bu6.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/a_graycounter_bu6.tdf                                           ;             ;
; db/a_graycounter_7cc.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/a_graycounter_7cc.tdf                                           ;             ;
; db/altsyncram_23d1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_23d1.tdf                                             ;             ;
; db/alt_synch_pipe_snl.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/alt_synch_pipe_snl.tdf                                          ;             ;
; db/dffpipe_dd9.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dffpipe_dd9.tdf                                                 ;             ;
; db/alt_synch_pipe_tnl.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/alt_synch_pipe_tnl.tdf                                          ;             ;
; db/dffpipe_ed9.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dffpipe_ed9.tdf                                                 ;             ;
; db/cmpr_ru5.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cmpr_ru5.tdf                                                    ;             ;
; db/cmpr_qu5.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cmpr_qu5.tdf                                                    ;             ;
; db/mux_5r7.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/mux_5r7.tdf                                                     ;             ;
; db/dcfifo_mkq1.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf                                                 ;             ;
; db/a_gray2bin_qab.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/a_gray2bin_qab.tdf                                              ;             ;
; db/a_graycounter_pv6.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/a_graycounter_pv6.tdf                                           ;             ;
; db/a_graycounter_ldc.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/a_graycounter_ldc.tdf                                           ;             ;
; db/altsyncram_i8d1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_i8d1.tdf                                             ;             ;
; db/alt_synch_pipe_apl.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/alt_synch_pipe_apl.tdf                                          ;             ;
; db/dffpipe_re9.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dffpipe_re9.tdf                                                 ;             ;
; db/dffpipe_qe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dffpipe_qe9.tdf                                                 ;             ;
; db/alt_synch_pipe_bpl.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/alt_synch_pipe_bpl.tdf                                          ;             ;
; db/dffpipe_se9.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dffpipe_se9.tdf                                                 ;             ;
; db/cmpr_uu5.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cmpr_uu5.tdf                                                    ;             ;
; sld_virtual_jtag.v                                                 ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag.v                                                                     ;             ;
; sld_virtual_jtag_basic.v                                           ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                      ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; d:/quartus/quartus/libraries/megafunctions/sld_hub.vhd                                                                            ; altera_sld  ;
; db/ip/sldc54044f0/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/ip/sldc54044f0/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldc54044f0/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/ip/sldc54044f0/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldc54044f0/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/ip/sldc54044f0/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldc54044f0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/ip/sldc54044f0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldc54044f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/ip/sldc54044f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldc54044f0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/ip/sldc54044f0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; d:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                       ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; d:/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                         ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                                                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                                                         ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altrom.inc                                                                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altram.inc                                                                             ;             ;
; db/altsyncram_sqs1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_sqs1.tdf                                             ;             ;
; db/HDL_DUT_fil.ram0_mwfil_dpscram_78aec0cb.hdl.mif                 ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/HDL_DUT_fil.ram0_mwfil_dpscram_78aec0cb.hdl.mif                 ;             ;
; db/altsyncram_hns1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_hns1.tdf                                             ;             ;
; db/HDL_DUT_fil.ram0_mwfil_dpscram_a05446ce.hdl.mif                 ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/HDL_DUT_fil.ram0_mwfil_dpscram_a05446ce.hdl.mif                 ;             ;
; db/altsyncram_n2s1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_n2s1.tdf                                             ;             ;
; db/HDL_DUT_fil.ram0_MWDPRAM_fbbd6693.hdl.mif                       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/HDL_DUT_fil.ram0_MWDPRAM_fbbd6693.hdl.mif                       ;             ;
; db/altsyncram_c7s1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_c7s1.tdf                                             ;             ;
; db/HDL_DUT_fil.ram0_MWDPRAM_4d214765.hdl.mif                       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/HDL_DUT_fil.ram0_MWDPRAM_4d214765.hdl.mif                       ;             ;
; db/altsyncram_ubo1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_ubo1.tdf                                             ;             ;
; db/HDL_DUT_fil.ram0_MWDPRAM_6502bd71.hdl.mif                       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/HDL_DUT_fil.ram0_MWDPRAM_6502bd71.hdl.mif                       ;             ;
; db/altsyncram_5co1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_5co1.tdf                                             ;             ;
; db/HDL_DUT_fil.ram0_MWDPRAM_6502bd12.hdl.mif                       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/HDL_DUT_fil.ram0_MWDPRAM_6502bd12.hdl.mif                       ;             ;
; db/altsyncram_o8s1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_o8s1.tdf                                             ;             ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altshift_taps.tdf                                                                      ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/lpm_constant.inc                                                                       ;             ;
; db/shift_taps_huv.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_huv.tdf                                              ;             ;
; db/altsyncram_5gc1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_5gc1.tdf                                             ;             ;
; db/cntr_njf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_njf.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_b3h.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_b3h.tdf                                                    ;             ;
; db/shift_taps_vvv.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_vvv.tdf                                              ;             ;
; db/altsyncram_vic1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_vic1.tdf                                             ;             ;
; db/cntr_fjf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_fjf.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cmpr_e9c.tdf                                                    ;             ;
; db/cntr_23h.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_23h.tdf                                                    ;             ;
; db/shift_taps_9uv.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_9uv.tdf                                              ;             ;
; db/altsyncram_hfc1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_hfc1.tdf                                             ;             ;
; db/cntr_bjf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_bjf.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_83h.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_83h.tdf                                                    ;             ;
; db/shift_taps_1001.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_1001.tdf                                             ;             ;
; db/altsyncram_1jc1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_1jc1.tdf                                             ;             ;
; db/cntr_jjf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_jjf.tdf                                                    ;             ;
; db/cntr_73h.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_73h.tdf                                                    ;             ;
; db/shift_taps_iuv.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_iuv.tdf                                              ;             ;
; db/altsyncram_1gc1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_1gc1.tdf                                             ;             ;
; db/cntr_gjf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_gjf.tdf                                                    ;             ;
; db/cntr_33h.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_33h.tdf                                                    ;             ;
; db/shift_taps_auv.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_auv.tdf                                              ;             ;
; db/altsyncram_jfc1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_jfc1.tdf                                             ;             ;
; db/cntr_ejf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_ejf.tdf                                                    ;             ;
; db/cntr_43h.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_43h.tdf                                                    ;             ;
; db/shift_taps_8uv.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_8uv.tdf                                              ;             ;
; db/altsyncram_ffc1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_ffc1.tdf                                             ;             ;
; db/cntr_cjf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_cjf.tdf                                                    ;             ;
; db/cntr_03h.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_03h.tdf                                                    ;             ;
; db/shift_taps_qvv.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_qvv.tdf                                              ;             ;
; db/altsyncram_ric1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_ric1.tdf                                             ;             ;
; db/cntr_8jf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_8jf.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_l1h.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_l1h.tdf                                                    ;             ;
; db/shift_taps_nvv.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_nvv.tdf                                              ;             ;
; db/altsyncram_bic1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_bic1.tdf                                             ;             ;
; db/cntr_djf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_djf.tdf                                                    ;             ;
; db/cntr_v2h.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_v2h.tdf                                                    ;             ;
; db/shift_taps_rvv.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_rvv.tdf                                              ;             ;
; db/altsyncram_jic1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_jic1.tdf                                             ;             ;
; db/cntr_9jf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_9jf.tdf                                                    ;             ;
; db/cntr_m1h.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_m1h.tdf                                                    ;             ;
; db/shift_taps_guv.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_guv.tdf                                              ;             ;
; db/altsyncram_tfc1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_tfc1.tdf                                             ;             ;
; db/cntr_0if.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_0if.tdf                                                    ;             ;
; db/cntr_j1h.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_j1h.tdf                                                    ;             ;
; db/shift_taps_nuv.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_nuv.tdf                                              ;             ;
; db/altsyncram_9gc1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_9gc1.tdf                                             ;             ;
; db/cntr_uhf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_uhf.tdf                                                    ;             ;
; db/cntr_i1h.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_i1h.tdf                                                    ;             ;
; db/shift_taps_duv.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_duv.tdf                                              ;             ;
; db/altsyncram_lfc1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_lfc1.tdf                                             ;             ;
; db/cntr_shf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_shf.tdf                                                    ;             ;
; db/cmpr_b9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cmpr_b9c.tdf                                                    ;             ;
; db/cntr_g1h.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_g1h.tdf                                                    ;             ;
; db/shift_taps_juv.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_juv.tdf                                              ;             ;
; db/altsyncram_rfc1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_rfc1.tdf                                             ;             ;
; db/cntr_rhf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_rhf.tdf                                                    ;             ;
; db/cntr_e1h.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_e1h.tdf                                                    ;             ;
; db/shift_taps_fuv.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_fuv.tdf                                              ;             ;
; db/altsyncram_nfc1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_nfc1.tdf                                             ;             ;
; db/cntr_phf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_phf.tdf                                                    ;             ;
; db/cntr_d1h.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_d1h.tdf                                                    ;             ;
; db/shift_taps_buv.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_buv.tdf                                              ;             ;
; db/altsyncram_bfc1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_bfc1.tdf                                             ;             ;
; db/cntr_ohf.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_ohf.tdf                                                    ;             ;
; db/cmpr_a9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cmpr_a9c.tdf                                                    ;             ;
; db/cntr_b1h.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_b1h.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 3973                                                                                            ;
;                                             ;                                                                                                 ;
; Combinational ALUT usage for logic          ; 5134                                                                                            ;
;     -- 7 input functions                    ; 12                                                                                              ;
;     -- 6 input functions                    ; 933                                                                                             ;
;     -- 5 input functions                    ; 782                                                                                             ;
;     -- 4 input functions                    ; 621                                                                                             ;
;     -- <=3 input functions                  ; 2786                                                                                            ;
;                                             ;                                                                                                 ;
; Dedicated logic registers                   ; 6691                                                                                            ;
;                                             ;                                                                                                 ;
; I/O pins                                    ; 1                                                                                               ;
; Total MLAB memory bits                      ; 0                                                                                               ;
; Total block memory bits                     ; 140441                                                                                          ;
;                                             ;                                                                                                 ;
; Total DSP Blocks                            ; 7                                                                                               ;
;                                             ;                                                                                                 ;
; Total PLLs                                  ; 2                                                                                               ;
;     -- PLLs                                 ; 2                                                                                               ;
;                                             ;                                                                                                 ;
; Maximum fan-out node                        ; MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated|wire_generic_pll1_outclk ;
; Maximum fan-out                             ; 6361                                                                                            ;
; Total fan-out                               ; 54634                                                                                           ;
; Average fan-out                             ; 4.39                                                                                            ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |HDL_DUT_fil                                                                                                                            ; 5134 (2)            ; 6691 (0)                  ; 140441            ; 7          ; 1    ; 0            ; |HDL_DUT_fil                                                                                                                                                                                                                                                                                                                                            ; HDL_DUT_fil                       ; work         ;
;    |FILCore:u_FILCore|                                                                                                                  ; 5042 (0)            ; 6589 (0)                  ; 140441            ; 7          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore                                                                                                                                                                                                                                                                                                                          ; FILCore                           ; work         ;
;       |FILCommLayer:u_FILCommLayer|                                                                                                     ; 1018 (0)            ; 1056 (0)                  ; 133392            ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer                                                                                                                                                                                                                                                                                              ; FILCommLayer                      ; work         ;
;          |FILPktProc:u_FILPktProc|                                                                                                      ; 740 (0)             ; 716 (0)                   ; 90240             ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc                                                                                                                                                                                                                                                                      ; FILPktProc                        ; work         ;
;             |FILCmdProc:u_FILCmdProc|                                                                                                   ; 57 (57)             ; 67 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc                                                                                                                                                                                                                                              ; FILCmdProc                        ; work         ;
;             |FILDataProc:u_FILDataProc|                                                                                                 ; 371 (151)           ; 347 (124)                 ; 55296             ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc                                                                                                                                                                                                                                            ; FILDataProc                       ; work         ;
;                |MWAsyncFIFO:u_rxFIFO|                                                                                                   ; 110 (109)           ; 115 (106)                 ; 36864             ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO                                                                                                                                                                                                                       ; MWAsyncFIFO                       ; work         ;
;                   |MWDPRAM:dpram|                                                                                                       ; 1 (1)               ; 9 (9)                     ; 36864             ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram                                                                                                                                                                                                         ; MWDPRAM                           ; work         ;
;                      |altsyncram:memory_rtl_0|                                                                                          ; 0 (0)               ; 0 (0)                     ; 36864             ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0                                                                                                                                                                                 ; altsyncram                        ; work         ;
;                         |altsyncram_5co1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 36864             ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_5co1:auto_generated                                                                                                                                                  ; altsyncram_5co1                   ; work         ;
;                |MWAsyncFIFO:u_txFIFO|                                                                                                   ; 110 (109)           ; 108 (99)                  ; 18432             ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO                                                                                                                                                                                                                       ; MWAsyncFIFO                       ; work         ;
;                   |MWDPRAM:dpram|                                                                                                       ; 1 (1)               ; 9 (9)                     ; 18432             ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram                                                                                                                                                                                                         ; MWDPRAM                           ; work         ;
;                      |altsyncram:memory_rtl_0|                                                                                          ; 0 (0)               ; 0 (0)                     ; 18432             ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0                                                                                                                                                                                 ; altsyncram                        ; work         ;
;                         |altsyncram_ubo1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 18432             ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_ubo1:auto_generated                                                                                                                                                  ; altsyncram_ubo1                   ; work         ;
;             |FILPktMUX:u_FILPktMUX|                                                                                                     ; 27 (27)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILPktMUX:u_FILPktMUX                                                                                                                                                                                                                                                ; FILPktMUX                         ; work         ;
;             |FILUDPCRC:u_FILUDPCRC|                                                                                                     ; 35 (35)             ; 38 (38)                   ; 18432             ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC                                                                                                                                                                                                                                                ; FILUDPCRC                         ; work         ;
;                |MWDPRAM:u_MWDPRAM|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 18432             ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM                                                                                                                                                                                                                              ; MWDPRAM                           ; work         ;
;                   |altsyncram:memory_rtl_0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 18432             ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;                      |altsyncram_o8s1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 18432             ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_o8s1:auto_generated                                                                                                                                                                       ; altsyncram_o8s1                   ; work         ;
;             |MWUDPPKTBuilder:u_MWUDPPKTBuilder|                                                                                         ; 250 (99)            ; 241 (91)                  ; 16512             ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder                                                                                                                                                                                                                                    ; MWUDPPKTBuilder                   ; work         ;
;                |MWPKTBuffer:u_DATA_BUF|                                                                                                 ; 98 (83)             ; 103 (43)                  ; 16384             ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF                                                                                                                                                                                                             ; MWPKTBuffer                       ; work         ;
;                   |MWDPRAM:u_MWDPRAM|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM                                                                                                                                                                                           ; MWDPRAM                           ; work         ;
;                      |altsyncram:memory_rtl_0|                                                                                          ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0                                                                                                                                                                   ; altsyncram                        ; work         ;
;                         |altsyncram_c7s1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_c7s1:auto_generated                                                                                                                                    ; altsyncram_c7s1                   ; work         ;
;                   |MWDPRAM:u_PKTINFO|                                                                                                   ; 15 (15)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO                                                                                                                                                                                           ; MWDPRAM                           ; work         ;
;                |MWPKTBuffer:u_STATUS_BUF|                                                                                               ; 53 (41)             ; 47 (22)                   ; 128               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF                                                                                                                                                                                                           ; MWPKTBuffer                       ; work         ;
;                   |MWDPRAM:u_MWDPRAM|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM                                                                                                                                                                                         ; MWDPRAM                           ; work         ;
;                      |altsyncram:memory_rtl_0|                                                                                          ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0                                                                                                                                                                 ; altsyncram                        ; work         ;
;                         |altsyncram_n2s1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_n2s1:auto_generated                                                                                                                                  ; altsyncram_n2s1                   ; work         ;
;                   |MWDPRAM:u_PKTINFO|                                                                                                   ; 12 (12)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO                                                                                                                                                                                         ; MWDPRAM                           ; work         ;
;          |MWAJTAG:u_MWAJTAG|                                                                                                            ; 278 (144)           ; 340 (137)                 ; 43152             ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG                                                                                                                                                                                                                                                                            ; MWAJTAG                           ; work         ;
;             |dcfifo:dcfifo_component|                                                                                                   ; 104 (0)             ; 152 (0)                   ; 43008             ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component                                                                                                                                                                                                                                                    ; dcfifo                            ; work         ;
;                |dcfifo_mkq1:auto_generated|                                                                                             ; 104 (17)            ; 152 (52)                  ; 43008             ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated                                                                                                                                                                                                                         ; dcfifo_mkq1                       ; work         ;
;                   |a_gray2bin_qab:wrptr_g_gray2bin|                                                                                     ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_gray2bin_qab:wrptr_g_gray2bin                                                                                                                                                                                         ; a_gray2bin_qab                    ; work         ;
;                   |a_gray2bin_qab:ws_dgrp_gray2bin|                                                                                     ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_gray2bin_qab:ws_dgrp_gray2bin                                                                                                                                                                                         ; a_gray2bin_qab                    ; work         ;
;                   |a_graycounter_ldc:wrptr_g1p|                                                                                         ; 21 (21)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p                                                                                                                                                                                             ; a_graycounter_ldc                 ; work         ;
;                   |a_graycounter_pv6:rdptr_g1p|                                                                                         ; 21 (21)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p                                                                                                                                                                                             ; a_graycounter_pv6                 ; work         ;
;                   |alt_synch_pipe_apl:rs_dgwp|                                                                                          ; 0 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp                                                                                                                                                                                              ; alt_synch_pipe_apl                ; work         ;
;                      |dffpipe_re9:dffpipe12|                                                                                            ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12                                                                                                                                                                        ; dffpipe_re9                       ; work         ;
;                   |alt_synch_pipe_bpl:ws_dgrp|                                                                                          ; 0 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                                                                                                                                                                                              ; alt_synch_pipe_bpl                ; work         ;
;                      |dffpipe_se9:dffpipe16|                                                                                            ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16                                                                                                                                                                        ; dffpipe_se9                       ; work         ;
;                   |altsyncram_i8d1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 43008             ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|altsyncram_i8d1:fifo_ram                                                                                                                                                                                                ; altsyncram_i8d1                   ; work         ;
;                   |dffpipe_qe9:ws_brp|                                                                                                  ; 0 (0)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_brp                                                                                                                                                                                                      ; dffpipe_qe9                       ; work         ;
;                   |dffpipe_qe9:ws_bwp|                                                                                                  ; 0 (0)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_bwp                                                                                                                                                                                                      ; dffpipe_qe9                       ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                       ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                           ; mux_5r7                           ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                       ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                           ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                          ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                          ; mux_5r7                           ; work         ;
;             |dcfifo:u_rxfifo|                                                                                                           ; 27 (0)              ; 51 (0)                    ; 144               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo                                                                                                                                                                                                                                                            ; dcfifo                            ; work         ;
;                |dcfifo_eip1:auto_generated|                                                                                             ; 27 (5)              ; 51 (19)                   ; 144               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated                                                                                                                                                                                                                                 ; dcfifo_eip1                       ; work         ;
;                   |a_graycounter_7cc:wrptr_g1p|                                                                                         ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_7cc:wrptr_g1p                                                                                                                                                                                                     ; a_graycounter_7cc                 ; work         ;
;                   |a_graycounter_bu6:rdptr_g1p|                                                                                         ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_bu6:rdptr_g1p                                                                                                                                                                                                     ; a_graycounter_bu6                 ; work         ;
;                   |alt_synch_pipe_snl:rs_dgwp|                                                                                          ; 0 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp                                                                                                                                                                                                      ; alt_synch_pipe_snl                ; work         ;
;                      |dffpipe_dd9:dffpipe10|                                                                                            ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10                                                                                                                                                                                ; dffpipe_dd9                       ; work         ;
;                   |alt_synch_pipe_tnl:ws_dgrp|                                                                                          ; 0 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp                                                                                                                                                                                                      ; alt_synch_pipe_tnl                ; work         ;
;                      |dffpipe_ed9:dffpipe13|                                                                                            ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13                                                                                                                                                                                ; dffpipe_ed9                       ; work         ;
;                   |altsyncram_23d1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 144               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|altsyncram_23d1:fifo_ram                                                                                                                                                                                                        ; altsyncram_23d1                   ; work         ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                   ; mux_5r7                           ; work         ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                       ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                   ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                  ; mux_5r7                           ; work         ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                  ; mux_5r7                           ; work         ;
;             |sld_virtual_jtag:sld_virtual_jtag_component|                                                                               ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component                                                                                                                                                                                                                                ; sld_virtual_jtag                  ; work         ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|                                                                     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst                                                                                                                                                                             ; sld_virtual_jtag_basic            ; work         ;
;       |mwfil_chiftop:u_mwfil_chiftop|                                                                                                   ; 4024 (0)            ; 5533 (0)                  ; 7049              ; 7          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop                                                                                                                                                                                                                                                                                            ; mwfil_chiftop                     ; work         ;
;          |HDL_DUT_wrapper:u_dut|                                                                                                        ; 3647 (0)            ; 5155 (0)                  ; 4489              ; 7          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut                                                                                                                                                                                                                                                                      ; HDL_DUT_wrapper                   ; work         ;
;             |HDL_DUT:u_HDL_DUT|                                                                                                         ; 3647 (36)           ; 5155 (65)                 ; 4489              ; 7          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT                                                                                                                                                                                                                                                    ; HDL_DUT                           ; work         ;
;                |altshift_taps:delayMatch1_reg_rtl_0|                                                                                    ; 23 (0)              ; 12 (0)                    ; 288               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0                                                                                                                                                                                                                ; altshift_taps                     ; work         ;
;                   |shift_taps_guv:auto_generated|                                                                                       ; 23 (9)              ; 12 (5)                    ; 288               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_guv:auto_generated                                                                                                                                                                                  ; shift_taps_guv                    ; work         ;
;                      |altsyncram_tfc1:altsyncram5|                                                                                      ; 0 (0)               ; 0 (0)                     ; 288               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_guv:auto_generated|altsyncram_tfc1:altsyncram5                                                                                                                                                      ; altsyncram_tfc1                   ; work         ;
;                      |cntr_0if:cntr1|                                                                                                   ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_guv:auto_generated|cntr_0if:cntr1                                                                                                                                                                   ; cntr_0if                          ; work         ;
;                      |cntr_j1h:cntr6|                                                                                                   ; 8 (8)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_guv:auto_generated|cntr_j1h:cntr6                                                                                                                                                                   ; cntr_j1h                          ; work         ;
;                |altshift_taps:delayMatch1_reg_rtl_1|                                                                                    ; 16 (0)              ; 10 (0)                    ; 392               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1                                                                                                                                                                                                                ; altshift_taps                     ; work         ;
;                   |shift_taps_nuv:auto_generated|                                                                                       ; 16 (6)              ; 10 (4)                    ; 392               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1|shift_taps_nuv:auto_generated                                                                                                                                                                                  ; shift_taps_nuv                    ; work         ;
;                      |altsyncram_9gc1:altsyncram4|                                                                                      ; 0 (0)               ; 0 (0)                     ; 392               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1|shift_taps_nuv:auto_generated|altsyncram_9gc1:altsyncram4                                                                                                                                                      ; altsyncram_9gc1                   ; work         ;
;                      |cntr_i1h:cntr5|                                                                                                   ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1|shift_taps_nuv:auto_generated|cntr_i1h:cntr5                                                                                                                                                                   ; cntr_i1h                          ; work         ;
;                      |cntr_uhf:cntr1|                                                                                                   ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1|shift_taps_nuv:auto_generated|cntr_uhf:cntr1                                                                                                                                                                   ; cntr_uhf                          ; work         ;
;                |altshift_taps:delayMatch_reg_rtl_0|                                                                                     ; 35 (0)              ; 22 (0)                    ; 152               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0                                                                                                                                                                                                                 ; altshift_taps                     ; work         ;
;                   |shift_taps_huv:auto_generated|                                                                                       ; 35 (14)             ; 22 (8)                    ; 152               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0|shift_taps_huv:auto_generated                                                                                                                                                                                   ; shift_taps_huv                    ; work         ;
;                      |altsyncram_5gc1:altsyncram5|                                                                                      ; 0 (0)               ; 0 (0)                     ; 152               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0|shift_taps_huv:auto_generated|altsyncram_5gc1:altsyncram5                                                                                                                                                       ; altsyncram_5gc1                   ; work         ;
;                      |cntr_b3h:cntr6|                                                                                                   ; 12 (12)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0|shift_taps_huv:auto_generated|cntr_b3h:cntr6                                                                                                                                                                    ; cntr_b3h                          ; work         ;
;                      |cntr_njf:cntr1|                                                                                                   ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0|shift_taps_huv:auto_generated|cntr_njf:cntr1                                                                                                                                                                    ; cntr_njf                          ; work         ;
;                |hard_decision_demod:u_hard_decision_demod|                                                                              ; 115 (11)            ; 88 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod                                                                                                                                                                                                          ; hard_decision_demod               ; work         ;
;                   |value_within3:u_value_within3|                                                                                       ; 52 (1)              ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3                                                                                                                                                                            ; value_within3                     ; work         ;
;                      |nfp_relop_single:u_nfp_relop_comp|                                                                                ; 27 (27)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp                                                                                                                                          ; nfp_relop_single                  ; work         ;
;                      |nfp_relop_single_block:u_nfp_relop_comp_1|                                                                        ; 24 (24)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1                                                                                                                                  ; nfp_relop_single_block            ; work         ;
;                   |value_within:u_value_within1|                                                                                        ; 26 (1)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1                                                                                                                                                                             ; value_within                      ; work         ;
;                      |nfp_relop_single:u_nfp_relop_comp|                                                                                ; 14 (14)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp                                                                                                                                           ; nfp_relop_single                  ; work         ;
;                      |nfp_relop_single_block:u_nfp_relop_comp_1|                                                                        ; 11 (11)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1                                                                                                                                   ; nfp_relop_single_block            ; work         ;
;                   |value_within:u_value_within2|                                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2                                                                                                                                                                             ; value_within                      ; work         ;
;                   |value_within:u_value_within5|                                                                                        ; 7 (1)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5                                                                                                                                                                             ; value_within                      ; work         ;
;                      |nfp_relop_single:u_nfp_relop_comp|                                                                                ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp                                                                                                                                           ; nfp_relop_single                  ; work         ;
;                      |nfp_relop_single_block:u_nfp_relop_comp_1|                                                                        ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1                                                                                                                                   ; nfp_relop_single_block            ; work         ;
;                   |value_within:u_value_within6|                                                                                        ; 3 (1)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6                                                                                                                                                                             ; value_within                      ; work         ;
;                      |nfp_relop_single:u_nfp_relop_comp|                                                                                ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp                                                                                                                                           ; nfp_relop_single                  ; work         ;
;                   |value_within:u_value_within7|                                                                                        ; 3 (1)               ; 34 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7                                                                                                                                                                             ; value_within                      ; work         ;
;                      |nfp_relop_single:u_nfp_relop_comp|                                                                                ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp                                                                                                                                           ; nfp_relop_single                  ; work         ;
;                      |nfp_relop_single_block:u_nfp_relop_comp_1|                                                                        ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1                                                                                                                                   ; nfp_relop_single_block            ; work         ;
;                   |value_within:u_value_within|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within                                                                                                                                                                              ; value_within                      ; work         ;
;                   |value_within_pi:u_value_within_pi|                                                                                   ; 11 (1)              ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi                                                                                                                                                                        ; value_within_pi                   ; work         ;
;                      |nfp_relop_single_block1:u_nfp_relop_comp|                                                                         ; 9 (9)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp                                                                                                                               ; nfp_relop_single_block1           ; work         ;
;                      |nfp_relop_single_block:u_nfp_relop_comp_1|                                                                        ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1                                                                                                                              ; nfp_relop_single_block            ; work         ;
;                |nfp_add_single:u_nfp_add_comp|                                                                                          ; 463 (416)           ; 400 (378)                 ; 453               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp                                                                                                                                                                                                                      ; nfp_add_single                    ; work         ;
;                   |altshift_taps:Delay17_reg_rtl_0|                                                                                     ; 21 (0)              ; 9 (0)                     ; 225               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0                                                                                                                                                                                      ; altshift_taps                     ; work         ;
;                      |shift_taps_juv:auto_generated|                                                                                    ; 21 (8)              ; 9 (4)                     ; 225               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0|shift_taps_juv:auto_generated                                                                                                                                                        ; shift_taps_juv                    ; work         ;
;                         |altsyncram_rfc1:altsyncram5|                                                                                   ; 0 (0)               ; 0 (0)                     ; 225               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0|shift_taps_juv:auto_generated|altsyncram_rfc1:altsyncram5                                                                                                                            ; altsyncram_rfc1                   ; work         ;
;                         |cntr_e1h:cntr6|                                                                                                ; 6 (6)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0|shift_taps_juv:auto_generated|cntr_e1h:cntr6                                                                                                                                         ; cntr_e1h                          ; work         ;
;                         |cntr_rhf:cntr1|                                                                                                ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0|shift_taps_juv:auto_generated|cntr_rhf:cntr1                                                                                                                                         ; cntr_rhf                          ; work         ;
;                   |altshift_taps:Delay2_out1_3_rtl_0|                                                                                   ; 12 (0)              ; 6 (0)                     ; 120               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0                                                                                                                                                                                    ; altshift_taps                     ; work         ;
;                      |shift_taps_buv:auto_generated|                                                                                    ; 12 (3)              ; 6 (3)                     ; 120               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0|shift_taps_buv:auto_generated                                                                                                                                                      ; shift_taps_buv                    ; work         ;
;                         |altsyncram_bfc1:altsyncram4|                                                                                   ; 0 (0)               ; 0 (0)                     ; 120               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0|shift_taps_buv:auto_generated|altsyncram_bfc1:altsyncram4                                                                                                                          ; altsyncram_bfc1                   ; work         ;
;                         |cntr_b1h:cntr5|                                                                                                ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0|shift_taps_buv:auto_generated|cntr_b1h:cntr5                                                                                                                                       ; cntr_b1h                          ; work         ;
;                         |cntr_ohf:cntr1|                                                                                                ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0|shift_taps_buv:auto_generated|cntr_ohf:cntr1                                                                                                                                       ; cntr_ohf                          ; work         ;
;                   |altshift_taps:Delay2_reg_rtl_0|                                                                                      ; 14 (0)              ; 7 (0)                     ; 108               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_reg_rtl_0                                                                                                                                                                                       ; altshift_taps                     ; work         ;
;                      |shift_taps_fuv:auto_generated|                                                                                    ; 14 (5)              ; 7 (3)                     ; 108               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_fuv:auto_generated                                                                                                                                                         ; shift_taps_fuv                    ; work         ;
;                         |altsyncram_nfc1:altsyncram4|                                                                                   ; 2 (2)               ; 0 (0)                     ; 108               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_fuv:auto_generated|altsyncram_nfc1:altsyncram4                                                                                                                             ; altsyncram_nfc1                   ; work         ;
;                         |cntr_d1h:cntr5|                                                                                                ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_fuv:auto_generated|cntr_d1h:cntr5                                                                                                                                          ; cntr_d1h                          ; work         ;
;                         |cntr_phf:cntr1|                                                                                                ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_fuv:auto_generated|cntr_phf:cntr1                                                                                                                                          ; cntr_phf                          ; work         ;
;                |nfp_atan_single:u_nfp_atan_comp|                                                                                        ; 1444 (1323)         ; 2233 (2166)               ; 1893              ; 7          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp                                                                                                                                                                                                                    ; nfp_atan_single                   ; work         ;
;                   |altshift_taps:Delay25_reg_1_rtl_0|                                                                                   ; 20 (0)              ; 10 (0)                    ; 84                ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0                                                                                                                                                                                  ; altshift_taps                     ; work         ;
;                      |shift_taps_duv:auto_generated|                                                                                    ; 20 (7)              ; 10 (4)                    ; 84                ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0|shift_taps_duv:auto_generated                                                                                                                                                    ; shift_taps_duv                    ; work         ;
;                         |altsyncram_lfc1:altsyncram5|                                                                                   ; 0 (0)               ; 0 (0)                     ; 84                ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0|shift_taps_duv:auto_generated|altsyncram_lfc1:altsyncram5                                                                                                                        ; altsyncram_lfc1                   ; work         ;
;                         |cntr_g1h:cntr6|                                                                                                ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0|shift_taps_duv:auto_generated|cntr_g1h:cntr6                                                                                                                                     ; cntr_g1h                          ; work         ;
;                         |cntr_shf:cntr1|                                                                                                ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0|shift_taps_duv:auto_generated|cntr_shf:cntr1                                                                                                                                     ; cntr_shf                          ; work         ;
;                   |altshift_taps:Delay25_reg_rtl_0|                                                                                     ; 33 (0)              ; 18 (0)                    ; 825               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0                                                                                                                                                                                    ; altshift_taps                     ; work         ;
;                      |shift_taps_vvv:auto_generated|                                                                                    ; 33 (12)             ; 18 (7)                    ; 825               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated                                                                                                                                                      ; shift_taps_vvv                    ; work         ;
;                         |altsyncram_vic1:altsyncram5|                                                                                   ; 0 (0)               ; 0 (0)                     ; 825               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|altsyncram_vic1:altsyncram5                                                                                                                          ; altsyncram_vic1                   ; work         ;
;                         |cntr_23h:cntr6|                                                                                                ; 12 (12)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|cntr_23h:cntr6                                                                                                                                       ; cntr_23h                          ; work         ;
;                         |cntr_fjf:cntr1|                                                                                                ; 9 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|cntr_fjf:cntr1                                                                                                                                       ; cntr_fjf                          ; work         ;
;                            |cmpr_e9c:cmpr9|                                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|cntr_fjf:cntr1|cmpr_e9c:cmpr9                                                                                                                        ; cmpr_e9c                          ; work         ;
;                   |altshift_taps:Delay6_reg_1_rtl_0|                                                                                    ; 23 (0)              ; 13 (0)                    ; 374               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0                                                                                                                                                                                   ; altshift_taps                     ; work         ;
;                      |shift_taps_rvv:auto_generated|                                                                                    ; 23 (9)              ; 13 (5)                    ; 374               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0|shift_taps_rvv:auto_generated                                                                                                                                                     ; shift_taps_rvv                    ; work         ;
;                         |altsyncram_jic1:altsyncram5|                                                                                   ; 0 (0)               ; 0 (0)                     ; 374               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0|shift_taps_rvv:auto_generated|altsyncram_jic1:altsyncram5                                                                                                                         ; altsyncram_jic1                   ; work         ;
;                         |cntr_9jf:cntr1|                                                                                                ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0|shift_taps_rvv:auto_generated|cntr_9jf:cntr1                                                                                                                                      ; cntr_9jf                          ; work         ;
;                         |cntr_m1h:cntr6|                                                                                                ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0|shift_taps_rvv:auto_generated|cntr_m1h:cntr6                                                                                                                                      ; cntr_m1h                          ; work         ;
;                   |altshift_taps:reduced_reg_2_rtl_0|                                                                                   ; 21 (0)              ; 13 (0)                    ; 480               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0                                                                                                                                                                                  ; altshift_taps                     ; work         ;
;                      |shift_taps_qvv:auto_generated|                                                                                    ; 21 (8)              ; 13 (5)                    ; 480               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0|shift_taps_qvv:auto_generated                                                                                                                                                    ; shift_taps_qvv                    ; work         ;
;                         |altsyncram_ric1:altsyncram5|                                                                                   ; 0 (0)               ; 0 (0)                     ; 480               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0|shift_taps_qvv:auto_generated|altsyncram_ric1:altsyncram5                                                                                                                        ; altsyncram_ric1                   ; work         ;
;                         |cntr_8jf:cntr1|                                                                                                ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0|shift_taps_qvv:auto_generated|cntr_8jf:cntr1                                                                                                                                     ; cntr_8jf                          ; work         ;
;                         |cntr_l1h:cntr6|                                                                                                ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0|shift_taps_qvv:auto_generated|cntr_l1h:cntr6                                                                                                                                     ; cntr_l1h                          ; work         ;
;                   |altshift_taps:reduced_reg_rtl_0|                                                                                     ; 24 (0)              ; 13 (0)                    ; 130               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0                                                                                                                                                                                    ; altshift_taps                     ; work         ;
;                      |shift_taps_nvv:auto_generated|                                                                                    ; 24 (9)              ; 13 (5)                    ; 130               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0|shift_taps_nvv:auto_generated                                                                                                                                                      ; shift_taps_nvv                    ; work         ;
;                         |altsyncram_bic1:altsyncram5|                                                                                   ; 0 (0)               ; 0 (0)                     ; 130               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0|shift_taps_nvv:auto_generated|altsyncram_bic1:altsyncram5                                                                                                                          ; altsyncram_bic1                   ; work         ;
;                         |cntr_djf:cntr1|                                                                                                ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0|shift_taps_nvv:auto_generated|cntr_djf:cntr1                                                                                                                                       ; cntr_djf                          ; work         ;
;                         |cntr_v2h:cntr6|                                                                                                ; 9 (9)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0|shift_taps_nvv:auto_generated|cntr_v2h:cntr6                                                                                                                                       ; cntr_v2h                          ; work         ;
;                |nfp_div_single:u_nfp_div_comp|                                                                                          ; 1062 (926)          ; 1932 (1852)               ; 1311              ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp                                                                                                                                                                                                                      ; nfp_div_single                    ; work         ;
;                   |altshift_taps:Delay11_reg_rtl_0|                                                                                     ; 27 (0)              ; 16 (0)                    ; 48                ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0                                                                                                                                                                                      ; altshift_taps                     ; work         ;
;                      |shift_taps_auv:auto_generated|                                                                                    ; 27 (10)             ; 16 (6)                    ; 48                ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated                                                                                                                                                        ; shift_taps_auv                    ; work         ;
;                         |altsyncram_jfc1:altsyncram5|                                                                                   ; 0 (0)               ; 0 (0)                     ; 48                ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated|altsyncram_jfc1:altsyncram5                                                                                                                            ; altsyncram_jfc1                   ; work         ;
;                         |cntr_43h:cntr6|                                                                                                ; 10 (10)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated|cntr_43h:cntr6                                                                                                                                         ; cntr_43h                          ; work         ;
;                         |cntr_ejf:cntr1|                                                                                                ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated|cntr_ejf:cntr1                                                                                                                                         ; cntr_ejf                          ; work         ;
;                   |altshift_taps:Delay54_reg_rtl_0|                                                                                     ; 27 (0)              ; 16 (0)                    ; 120               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0                                                                                                                                                                                      ; altshift_taps                     ; work         ;
;                      |shift_taps_9uv:auto_generated|                                                                                    ; 27 (10)             ; 16 (6)                    ; 120               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0|shift_taps_9uv:auto_generated                                                                                                                                                        ; shift_taps_9uv                    ; work         ;
;                         |altsyncram_hfc1:altsyncram5|                                                                                   ; 0 (0)               ; 0 (0)                     ; 120               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0|shift_taps_9uv:auto_generated|altsyncram_hfc1:altsyncram5                                                                                                                            ; altsyncram_hfc1                   ; work         ;
;                         |cntr_83h:cntr6|                                                                                                ; 10 (10)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0|shift_taps_9uv:auto_generated|cntr_83h:cntr6                                                                                                                                         ; cntr_83h                          ; work         ;
;                         |cntr_bjf:cntr1|                                                                                                ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0|shift_taps_9uv:auto_generated|cntr_bjf:cntr1                                                                                                                                         ; cntr_bjf                          ; work         ;
;                   |altshift_taps:Delay55_reg_rtl_0|                                                                                     ; 28 (0)              ; 16 (0)                    ; 899               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0                                                                                                                                                                                      ; altshift_taps                     ; work         ;
;                      |shift_taps_1001:auto_generated|                                                                                   ; 28 (10)             ; 16 (6)                    ; 899               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0|shift_taps_1001:auto_generated                                                                                                                                                       ; shift_taps_1001                   ; work         ;
;                         |altsyncram_1jc1:altsyncram5|                                                                                   ; 0 (0)               ; 0 (0)                     ; 899               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0|shift_taps_1001:auto_generated|altsyncram_1jc1:altsyncram5                                                                                                                           ; altsyncram_1jc1                   ; work         ;
;                         |cntr_73h:cntr6|                                                                                                ; 11 (11)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0|shift_taps_1001:auto_generated|cntr_73h:cntr6                                                                                                                                        ; cntr_73h                          ; work         ;
;                         |cntr_jjf:cntr1|                                                                                                ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0|shift_taps_1001:auto_generated|cntr_jjf:cntr1                                                                                                                                        ; cntr_jjf                          ; work         ;
;                   |altshift_taps:Delay8_reg_rtl_0|                                                                                      ; 28 (0)              ; 16 (0)                    ; 200               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0                                                                                                                                                                                       ; altshift_taps                     ; work         ;
;                      |shift_taps_iuv:auto_generated|                                                                                    ; 28 (10)             ; 16 (6)                    ; 200               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0|shift_taps_iuv:auto_generated                                                                                                                                                         ; shift_taps_iuv                    ; work         ;
;                         |altsyncram_1gc1:altsyncram5|                                                                                   ; 0 (0)               ; 0 (0)                     ; 200               ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0|shift_taps_iuv:auto_generated|altsyncram_1gc1:altsyncram5                                                                                                                             ; altsyncram_1gc1                   ; work         ;
;                         |cntr_33h:cntr6|                                                                                                ; 11 (11)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0|shift_taps_iuv:auto_generated|cntr_33h:cntr6                                                                                                                                          ; cntr_33h                          ; work         ;
;                         |cntr_gjf:cntr1|                                                                                                ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0|shift_taps_iuv:auto_generated|cntr_gjf:cntr1                                                                                                                                          ; cntr_gjf                          ; work         ;
;                   |altshift_taps:Delay_P9_out1_rtl_0|                                                                                   ; 26 (0)              ; 16 (0)                    ; 44                ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0                                                                                                                                                                                    ; altshift_taps                     ; work         ;
;                      |shift_taps_8uv:auto_generated|                                                                                    ; 26 (10)             ; 16 (6)                    ; 44                ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0|shift_taps_8uv:auto_generated                                                                                                                                                      ; shift_taps_8uv                    ; work         ;
;                         |altsyncram_ffc1:altsyncram5|                                                                                   ; 0 (0)               ; 0 (0)                     ; 44                ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0|shift_taps_8uv:auto_generated|altsyncram_ffc1:altsyncram5                                                                                                                          ; altsyncram_ffc1                   ; work         ;
;                         |cntr_03h:cntr6|                                                                                                ; 9 (9)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0|shift_taps_8uv:auto_generated|cntr_03h:cntr6                                                                                                                                       ; cntr_03h                          ; work         ;
;                         |cntr_cjf:cntr1|                                                                                                ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0|shift_taps_8uv:auto_generated|cntr_cjf:cntr1                                                                                                                                       ; cntr_cjf                          ; work         ;
;                |nfp_relop_single_block:u_nfp_relop_comp_1|                                                                              ; 17 (17)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1                                                                                                                                                                                                          ; nfp_relop_single_block            ; work         ;
;                |nfp_relop_single_block:u_nfp_relop_comp|                                                                                ; 16 (16)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp                                                                                                                                                                                                            ; nfp_relop_single_block            ; work         ;
;                |nfp_sub_single:u_nfp_sub_comp|                                                                                          ; 420 (420)           ; 379 (379)                 ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp                                                                                                                                                                                                                      ; nfp_sub_single                    ; work         ;
;          |mwfil_chifcore:u_mwfil_chifcore|                                                                                              ; 377 (0)             ; 378 (0)                   ; 2560              ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore                                                                                                                                                                                                                                                            ; mwfil_chifcore                    ; work         ;
;             |mwfil_bus2dut:\NormalBlock:u_bus2dut|                                                                                      ; 15 (15)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut                                                                                                                                                                                                                       ; mwfil_bus2dut                     ; work         ;
;             |mwfil_controller:u_controller|                                                                                             ; 60 (60)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller                                                                                                                                                                                                                              ; mwfil_controller                  ; work         ;
;             |mwfil_dut2bus:u_dut2bus|                                                                                                   ; 100 (100)           ; 110 (110)                 ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus                                                                                                                                                                                                                                    ; mwfil_dut2bus                     ; work         ;
;             |mwfil_udfifo:\NormalBlock:u_b2dfifo|                                                                                       ; 85 (85)             ; 76 (76)                   ; 1024              ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo                                                                                                                                                                                                                        ; mwfil_udfifo                      ; work         ;
;                |mwfil_dpscram:u_dpscram|                                                                                                ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram                                                                                                                                                                                                ; mwfil_dpscram                     ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0                                                                                                                                                                           ; altsyncram                        ; work         ;
;                      |altsyncram_hns1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_hns1:auto_generated                                                                                                                                            ; altsyncram_hns1                   ; work         ;
;             |mwfil_udfifo:u_d2bfifo|                                                                                                    ; 117 (117)           ; 109 (109)                 ; 1536              ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo                                                                                                                                                                                                                                     ; mwfil_udfifo                      ; work         ;
;                |mwfil_dpscram:u_dpscram|                                                                                                ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram                                                                                                                                                                                                             ; mwfil_dpscram                     ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0                                                                                                                                                                                        ; altsyncram                        ; work         ;
;                      |altsyncram_sqs1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_sqs1:auto_generated                                                                                                                                                         ; altsyncram_sqs1                   ; work         ;
;    |MWClkMgr:u_ClockManager|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|MWClkMgr:u_ClockManager                                                                                                                                                                                                                                                                                                                    ; MWClkMgr                          ; work         ;
;       |altpll:u_dcm|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|MWClkMgr:u_ClockManager|altpll:u_dcm                                                                                                                                                                                                                                                                                                       ; altpll                            ; work         ;
;          |clockmodule_altpll:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated                                                                                                                                                                                                                                                                     ; clockmodule_altpll                ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)              ; 102 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)              ; 102 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)              ; 102 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)              ; 102 (5)                   ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)              ; 97 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (55)             ; 97 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |HDL_DUT_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------+
; Name                                                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------+
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_5co1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 4096         ; 9            ; 4096         ; 9            ; 36864 ; db/HDL_DUT_fil.ram0_MWDPRAM_6502bd12.hdl.mif       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_ubo1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 2048         ; 9            ; 2048         ; 9            ; 18432 ; db/HDL_DUT_fil.ram0_MWDPRAM_6502bd71.hdl.mif       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_o8s1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Simple Dual Port ; 2048         ; 9            ; 2048         ; 9            ; 18432 ; db/HDL_DUT_fil.ram0_MWDPRAM_6502bd71.hdl.mif       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_c7s1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; db/HDL_DUT_fil.ram0_MWDPRAM_4d214765.hdl.mif       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_n2s1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; db/HDL_DUT_fil.ram0_MWDPRAM_fbbd6693.hdl.mif       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|altsyncram_i8d1:fifo_ram|ALTSYNCRAM                                                                         ; AUTO ; Simple Dual Port ; 2048         ; 21           ; 2048         ; 21           ; 43008 ; None                                               ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|altsyncram_23d1:fifo_ram|ALTSYNCRAM                                                                                 ; AUTO ; Simple Dual Port ; 16           ; 9            ; 16           ; 9            ; 144   ; None                                               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_guv:auto_generated|altsyncram_tfc1:altsyncram5|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 9            ; 32           ; 9            ; 32           ; 288   ; None                                               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1|shift_taps_nuv:auto_generated|altsyncram_9gc1:altsyncram4|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 8            ; 49           ; 8            ; 49           ; 392   ; None                                               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0|shift_taps_huv:auto_generated|altsyncram_5gc1:altsyncram5|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 76           ; 2            ; 76           ; 2            ; 152   ; None                                               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0|shift_taps_juv:auto_generated|altsyncram_rfc1:altsyncram5|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 5            ; 45           ; 5            ; 45           ; 225   ; None                                               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0|shift_taps_buv:auto_generated|altsyncram_bfc1:altsyncram4|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 3            ; 40           ; 3            ; 40           ; 120   ; None                                               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_fuv:auto_generated|altsyncram_nfc1:altsyncram4|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 4            ; 27           ; 4            ; 27           ; 108   ; None                                               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0|shift_taps_duv:auto_generated|altsyncram_lfc1:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 6            ; 14           ; 6            ; 14           ; 84    ; None                                               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|altsyncram_vic1:altsyncram5|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 33           ; 25           ; 33           ; 25           ; 825   ; None                                               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0|shift_taps_rvv:auto_generated|altsyncram_jic1:altsyncram5|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 11           ; 34           ; 11           ; 34           ; 374   ; None                                               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0|shift_taps_qvv:auto_generated|altsyncram_ric1:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 10           ; 48           ; 10           ; 48           ; 480   ; None                                               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0|shift_taps_nvv:auto_generated|altsyncram_bic1:altsyncram5|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 13           ; 10           ; 13           ; 10           ; 130   ; None                                               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated|altsyncram_jfc1:altsyncram5|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 24           ; 2            ; 24           ; 2            ; 48    ; None                                               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0|shift_taps_9uv:auto_generated|altsyncram_hfc1:altsyncram5|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 30           ; 4            ; 30           ; 4            ; 120   ; None                                               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0|shift_taps_1001:auto_generated|altsyncram_1jc1:altsyncram5|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 29           ; 31           ; 29           ; 31           ; 899   ; None                                               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0|shift_taps_iuv:auto_generated|altsyncram_1gc1:altsyncram5|ALTSYNCRAM      ; AUTO ; Simple Dual Port ; 25           ; 8            ; 25           ; 8            ; 200   ; None                                               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0|shift_taps_8uv:auto_generated|altsyncram_ffc1:altsyncram5|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 22           ; 2            ; 22           ; 2            ; 44    ; None                                               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_hns1:auto_generated|ALTSYNCRAM                     ; AUTO ; Simple Dual Port ; 16           ; 64           ; 16           ; 64           ; 1024  ; db/HDL_DUT_fil.ram0_mwfil_dpscram_a05446ce.hdl.mif ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_sqs1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 16           ; 96           ; 16           ; 96           ; 1536  ; db/HDL_DUT_fil.ram0_mwfil_dpscram_78aec0cb.hdl.mif ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Independent 27x27                 ; 7           ;
; Total number of DSP blocks        ; 7           ;
;                                   ;             ;
; Fixed Point Mixed Sign Multiplier ; 7           ;
+-----------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |HDL_DUT_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |HDL_DUT_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |HDL_DUT_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |HDL_DUT_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |HDL_DUT_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|pktState                                           ;
+---------------------------+---------------------------+--------------------------+--------------------+---------------------+----------------------+--------------------+---------------+
; Name                      ; pktState.DATA_PKT_PAYLOAD ; pktState.DATA_PKT_HEADER ; pktState.DATA_MODE ; pktState.STATUS_PKT ; pktState.STATUS_MODE ; pktState.PKT_READY ; pktState.IDLE ;
+---------------------------+---------------------------+--------------------------+--------------------+---------------------+----------------------+--------------------+---------------+
; pktState.IDLE             ; 0                         ; 0                        ; 0                  ; 0                   ; 0                    ; 0                  ; 0             ;
; pktState.PKT_READY        ; 0                         ; 0                        ; 0                  ; 0                   ; 0                    ; 1                  ; 1             ;
; pktState.STATUS_MODE      ; 0                         ; 0                        ; 0                  ; 0                   ; 1                    ; 0                  ; 1             ;
; pktState.STATUS_PKT       ; 0                         ; 0                        ; 0                  ; 1                   ; 0                    ; 0                  ; 1             ;
; pktState.DATA_MODE        ; 0                         ; 0                        ; 1                  ; 0                   ; 0                    ; 0                  ; 1             ;
; pktState.DATA_PKT_HEADER  ; 0                         ; 1                        ; 0                  ; 0                   ; 0                    ; 0                  ; 1             ;
; pktState.DATA_PKT_PAYLOAD ; 1                         ; 0                        ; 0                  ; 0                   ; 0                    ; 0                  ; 1             ;
+---------------------------+---------------------------+--------------------------+--------------------+---------------------+----------------------+--------------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|tx_state ;
+------------------+-----------------+------------------+-------------------------------------------------------------------------------+
; Name             ; tx_state.TX_EOP ; tx_state.TX_DATA ; tx_state.TX_IDLE                                                              ;
+------------------+-----------------+------------------+-------------------------------------------------------------------------------+
; tx_state.TX_IDLE ; 0               ; 0                ; 0                                                                             ;
; tx_state.TX_DATA ; 0               ; 1                ; 1                                                                             ;
; tx_state.TX_EOP  ; 1               ; 0                ; 1                                                                             ;
+------------------+-----------------+------------------+-------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|rx_state                                                           ;
+----------------------+-----------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------+
; Name                 ; rx_state.RX_EOP ; rx_state.RX_DATA ; rx_state.RX_HEADER_5 ; rx_state.RX_HEADER_4 ; rx_state.RX_HEADER_3 ; rx_state.RX_HEADER_2 ; rx_state.RX_HEADER_1 ; rx_state.RX_IDLE ;
+----------------------+-----------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------+
; rx_state.RX_IDLE     ; 0               ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                ;
; rx_state.RX_HEADER_1 ; 0               ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 1                ;
; rx_state.RX_HEADER_2 ; 0               ; 0                ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 1                ;
; rx_state.RX_HEADER_3 ; 0               ; 0                ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 1                ;
; rx_state.RX_HEADER_4 ; 0               ; 0                ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 1                ;
; rx_state.RX_HEADER_5 ; 0               ; 0                ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                ;
; rx_state.RX_DATA     ; 0               ; 1                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                ;
; rx_state.RX_EOP      ; 1               ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                ;
+----------------------+-----------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|rd_state ;
+----------------------+------------------+----------------------+-------------------------------------------------------------------------------------------+
; Name                 ; rd_state.RD_DATA ; rd_state.RD_WAIT4VLD ; rd_state.RD_IDLE                                                                          ;
+----------------------+------------------+----------------------+-------------------------------------------------------------------------------------------+
; rd_state.RD_IDLE     ; 0                ; 0                    ; 0                                                                                         ;
; rd_state.RD_WAIT4VLD ; 0                ; 1                    ; 1                                                                                         ;
; rd_state.RD_DATA     ; 1                ; 0                    ; 1                                                                                         ;
+----------------------+------------------+----------------------+-------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|rd_state ;
+----------------------+------------------+----------------------+-------------------------------------------------------------------------------------------+
; Name                 ; rd_state.RD_DATA ; rd_state.RD_WAIT4VLD ; rd_state.RD_IDLE                                                                          ;
+----------------------+------------------+----------------------+-------------------------------------------------------------------------------------------+
; rd_state.RD_IDLE     ; 0                ; 0                    ; 0                                                                                         ;
; rd_state.RD_WAIT4VLD ; 0                ; 1                    ; 1                                                                                         ;
; rd_state.RD_DATA     ; 1                ; 0                    ; 1                                                                                         ;
+----------------------+------------------+----------------------+-------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|status_state                                                                                                                                                                                        ;
+------------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+------------------------------+--------------------------+
; Name                         ; status_state.STATUS_BYTE_8 ; status_state.STATUS_BYTE_7 ; status_state.STATUS_BYTE_6 ; status_state.STATUS_BYTE_5 ; status_state.STATUS_BYTE_4 ; status_state.STATUS_BYTE_3 ; status_state.STATUS_BYTE_2 ; status_state.STATUS_BYTE_1 ; status_state.STATUS_WAIT_RDY ; status_state.STATUS_IDLE ;
+------------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+------------------------------+--------------------------+
; status_state.STATUS_IDLE     ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                            ; 0                        ;
; status_state.STATUS_WAIT_RDY ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                            ; 1                        ;
; status_state.STATUS_BYTE_1   ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                            ; 1                        ;
; status_state.STATUS_BYTE_2   ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                            ; 1                        ;
; status_state.STATUS_BYTE_3   ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                            ; 1                        ;
; status_state.STATUS_BYTE_4   ; 0                          ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                            ; 1                        ;
; status_state.STATUS_BYTE_5   ; 0                          ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                            ; 1                        ;
; status_state.STATUS_BYTE_6   ; 0                          ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                            ; 1                        ;
; status_state.STATUS_BYTE_7   ; 0                          ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                            ; 1                        ;
; status_state.STATUS_BYTE_8   ; 1                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                          ; 0                            ; 1                        ;
+------------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+----------------------------+------------------------------+--------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILPktMUX:u_FILPktMUX|state ;
+---------------------+---------------------+--------------------+---------------------------------------------------------------+
; Name                ; state.DATA_WAIT_EOP ; state.CMD_WAIT_EOP ; state.IDLE                                                    ;
+---------------------+---------------------+--------------------+---------------------------------------------------------------+
; state.IDLE          ; 0                   ; 0                  ; 0                                                             ;
; state.CMD_WAIT_EOP  ; 0                   ; 1                  ; 1                                                             ;
; state.DATA_WAIT_EOP ; 1                   ; 0                  ; 1                                                             ;
+---------------------+---------------------+--------------------+---------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrState ;
+---------------------+---------------------+-----------------+--------------------------------------------------------------------+
; Name                ; wrState.WR_CHECKCRC ; wrState.WR_DATA ; wrState.WR_IDLE                                                    ;
+---------------------+---------------------+-----------------+--------------------------------------------------------------------+
; wrState.WR_IDLE     ; 0                   ; 0               ; 0                                                                  ;
; wrState.WR_DATA     ; 0                   ; 1               ; 1                                                                  ;
; wrState.WR_CHECKCRC ; 1                   ; 0               ; 1                                                                  ;
+---------------------+---------------------+-----------------+--------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|state                                                                                   ;
+-----------------------+---------------+---------------------+----------------+----------------+-----------------------+-----------------------+-------------------+------------------+
; Name                  ; state.RX_WEOP ; state.TX_NRDY_STATE ; state.TX_STATE ; state.RX_STATE ; state.TX_HEADER_STATE ; state.RX_HEADER_STATE ; state.PILOT_STATE ; state.IDLE_STATE ;
+-----------------------+---------------+---------------------+----------------+----------------+-----------------------+-----------------------+-------------------+------------------+
; state.IDLE_STATE      ; 0             ; 0                   ; 0              ; 0              ; 0                     ; 0                     ; 0                 ; 0                ;
; state.PILOT_STATE     ; 0             ; 0                   ; 0              ; 0              ; 0                     ; 0                     ; 1                 ; 1                ;
; state.RX_HEADER_STATE ; 0             ; 0                   ; 0              ; 0              ; 0                     ; 1                     ; 0                 ; 1                ;
; state.TX_HEADER_STATE ; 0             ; 0                   ; 0              ; 0              ; 1                     ; 0                     ; 0                 ; 1                ;
; state.RX_STATE        ; 0             ; 0                   ; 0              ; 1              ; 0                     ; 0                     ; 0                 ; 1                ;
; state.TX_STATE        ; 0             ; 0                   ; 1              ; 0              ; 0                     ; 0                     ; 0                 ; 1                ;
; state.TX_NRDY_STATE   ; 0             ; 1                   ; 0              ; 0              ; 0                     ; 0                     ; 0                 ; 1                ;
; state.RX_WEOP         ; 1             ; 0                   ; 0              ; 0              ; 0                     ; 0                     ; 0                 ; 1                ;
+-----------------------+---------------+---------------------+----------------+----------------+-----------------------+-----------------------+-------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|txfifo_state                         ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; Name                           ; txfifo_state.TXFIFO_HALT_STATE ; txfifo_state.TXFIFO_SEND_STATE ; txfifo_state.TXFIFO_IDLE_STATE ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; txfifo_state.TXFIFO_IDLE_STATE ; 0                              ; 0                              ; 0                              ;
; txfifo_state.TXFIFO_SEND_STATE ; 0                              ; 1                              ; 1                              ;
; txfifo_state.TXFIFO_HALT_STATE ; 1                              ; 0                              ; 1                              ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[10] ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[11] ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[11] ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[10] ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[11] ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11] ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|ws_dgrp_reg[7]                                               ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|ws_dgrp_reg[8]                                               ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|ws_dgrp_reg[9]                                               ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|ws_dgrp_reg[11]                                              ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|ws_dgrp_reg[10]                                              ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|ws_dgrp_reg[6]                                               ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|ws_dgrp_reg[5]                                               ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|ws_dgrp_reg[4]                                               ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                           ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|wrfull_eq_comp_msb_mux_reg                                           ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|rdemp_eq_comp_msb_aeb                                                ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|ws_dgrp_reg[3]                                               ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13|dffe15a[2]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13|dffe15a[0]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13|dffe15a[1]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13|dffe15a[3]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13|dffe15a[4]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10|dffe12a[2]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10|dffe12a[0]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10|dffe12a[1]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10|dffe12a[3]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10|dffe12a[4]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|ws_dgrp_reg[2]                                               ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13|dffe14a[2]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13|dffe14a[0]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13|dffe14a[1]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13|dffe14a[3]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13|dffe14a[4]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10|dffe11a[2]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10|dffe11a[0]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10|dffe11a[1]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10|dffe11a[3]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10|dffe11a[4]          ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|ws_dgrp_reg[1]                                               ; yes                                                              ; yes                                        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|ws_dgrp_reg[0]                                               ; yes                                                              ; yes                                        ;
; Total number of protected registers is 88                                                                                                                                       ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                        ; Reason for Removal                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|kconst_3[1]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|Gain3_out1_1[1]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[7]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[0,1,3,4,10,12,13,16,19,21,22] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[1,7]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay6_out1                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[2,5,12..15,17,18,20,21]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[7]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[1..3,5,10,11,13,15,18]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[7]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay6_out1                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[0,1,3,4,10,12,13,16,19,21,22]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[0..6]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[5,9,12,20,22]                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[7]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay6_out1                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[1..3,5,10,11,13,15,18]                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[0..6]                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[5,9,12,20,22]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_2                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1_1                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay2_out1[0..6]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay5_out1                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[5,9,12,20,22]               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[7]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[1..3,5,10,11,13,15,18]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_2                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1_1                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[0..6]                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay6_out1                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[5,9,12,20,22]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_1                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay6_out1_1                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay2_out1_2                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[7]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[0,1,3,4,10,12,13,16,19,21,22] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_2                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1_1                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[7]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay6_out1                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[1..3,5,10,11,13,15,18]                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_1                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay6_out1_1                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay2_out1_2                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[1,7]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[2,5,12..15,17,18,20,21]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_2                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1_1                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[7]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay6_out1                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[0,1,3,4,10,12,13,16,19,21,22]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_1                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay6_out1_1                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay2_out1_2                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[1,7]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[2,5,12..15,17,18,20,21]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[1,7]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay6_out1                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[2,5,12..15,17,18,20,21]                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_1                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay6_out1_1                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay2_out1_2                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1[0..6]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[2,5,12..15,17,18,20,21]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1_1[0..6]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay4_out1_1[2,5,12..15,17,18,20,21]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[0,1,26,27]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][27]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][26]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][1]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][27]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][26]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][1]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay6_reg[0,1]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_2[0,1,26,27]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1[0..6]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[2,5,12..15,17,18,20,21]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_1[0..6]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay1_out1_1[2,5,12..15,17,18,20,21]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[0,1,26,27]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][27]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][26]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][1]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][27]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][26]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][1]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay3_out1                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay1_out1_2[0,1,26,27]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[0,1,26]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay1_out1_1[5..7]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_reg[0][26]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_reg[1][26]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[0][0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[1][0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][1]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][0]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][1]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][0]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[0..2]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_3[2..4]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_out1_2[4]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[0..12]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[0,1,26]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][26]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][1]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][26]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][1]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][26]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][1]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1_3[6,7]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_reg[0][7]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_reg[0][6]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_reg[1][7]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_reg[1][6]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[0][26]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[0][24]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[0][23]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[0][22]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[1][26]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[1][24]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[1][23]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[1][22]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[2][26]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[2][24]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[2][23]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[2][22]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay_out1[0..37,62,63]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay1_out1_3[3..5]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay2_out1_3[4,5]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_5[5]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_5[5]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_out1_4[4]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_2[8,9]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_out1_2[8,9]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[0][2]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[0][1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[1][2]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[1][1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[2][2]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[2][1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[3][2]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[3][1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[4][2]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[4][1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[5][2]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[5][1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[6][2]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[6][1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[7][2]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[7][1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[8][2]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[8][1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[9][2]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[9][1]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[10][2]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[10][1]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[11][2]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[11][1]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[12][2]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[12][1]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[13][2]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[13][1]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[14][2]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[14][1]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[15][2]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[15][1]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[16][2]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[16][1]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[17][2]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[17][1]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[18][2]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[18][1]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[19][2]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[19][1]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[20][2]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[20][1]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[21][2]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[21][1]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[22][2]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[22][1]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[23][2]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[23][1]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay6_out1[25]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay3_out1_3[25]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P6_1_out1[0]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P7_1_out1[0]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P8_out1[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_1_out1[0]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P10_1_out1[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P11_1_out1[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P12_1_out1[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P13_1_out1[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P14_1_out1[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P15_1_out1[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P16_1_out1[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P17_1_out1[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P18_1_out1[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P19_1_out1[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P20_1_out1[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P21_1_out1[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P22_1_out1[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P23_1_out1[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P24_1_out1[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P25_1_out1[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P26_1_out1[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P27_out1[0]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P28_1_out1[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P29_1_out1[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay7_out1_1[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[0..7]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[0..22]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_2                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1_1                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay4_out1[0..7]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay6_out1                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay5_out1_1[0..22]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay1_out1_2                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay6_out1_1                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay2_out1_2                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|clk_en_d                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|txReady_d[2..7]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrAddrFirst[0..10]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][63]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][62]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][61]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][60]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][59]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][58]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][57]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][56]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][55]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][54]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][53]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][52]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][51]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][50]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][49]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][48]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][47]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][46]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][45]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][44]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][43]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][42]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][41]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][40]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][39]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][38]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][37]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][36]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][35]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][34]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][33]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][32]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][31]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][30]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][29]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][28]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][27]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][26]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][26]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][25]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][25]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][24]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][24]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][23]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][23]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][22]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][22]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][21]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][21]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][20]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][20]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][19]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][19]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][18]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][18]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][17]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][17]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][16]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][16]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][15]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][15]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][14]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][14]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][13]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][13]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][12]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][12]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][11]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][11]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][10]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][10]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][9]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][9]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][8]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][8]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][7]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][7]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][6]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][6]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][5]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][5]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][4]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][4]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][3]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][3]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][2]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][2]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][1]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][1]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][0]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][0]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_3[27]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay1_out1_3[27]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[1][26]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][26]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_out1_1[63]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_3[63]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_reg[1][63]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_reg[0][63]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_out1_1[62]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_3[62]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_reg[1][62]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_reg[0][62]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_bwp|dffe15a[11]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_brp|dffe15a[11]                                                                                                    ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[1][37]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][37]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay2_out1_4[7]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay6_out1_1[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay6_out1_1[0]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[1][35]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][35]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[1][36]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][36]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay6_out1_1[1]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay6_out1_1[1]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P6_out1                                                                                                                  ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay2_out1_4[6]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay2_out1_4[6]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1_4[4]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1_4[4]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1_4[5]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1_4[5]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_4[5]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_4[5]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_out1_4[5]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_out1_4[5]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_5[4]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_5[4]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[0][25]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[0][25]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_1[0][24]                                                                                    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_1[0][24]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_1[0][25]                                                                                    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_1[0][25]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_1[0][26]                                                                                    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_1[0][26]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_out1_1[23]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_out1_1[23]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1_1[4]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1_1[4]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_reg[0][25]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_reg[0][25]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[25]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[25]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[26]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[26]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay3_out1_1                                                                                             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay3_out1_1                                                                                                                  ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[0]                                                                                            ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[0]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[1]                                                                                            ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[1]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[3]                                                                                            ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[3]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[4]                                                                                            ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[4]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[6]                                                                                            ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[6]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[7]                                                                                            ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[7]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[8]                                                                                            ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[8]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[9]                                                                                            ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[9]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[10]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[10]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[11]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[11]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[16]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[16]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[19]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[19]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[22]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[22]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1[7]                                                                                            ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1[7]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[0]                                                                                            ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[0]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[1]                                                                                            ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[1]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[3]                                                                                            ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[3]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[4]                                                                                            ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[4]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[6]                                                                                            ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[6]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[7]                                                                                            ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[7]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[8]                                                                                            ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[8]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[9]                                                                                            ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[9]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[10]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[10]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[11]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[11]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[16]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[16]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[19]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[19]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[22]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[22]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1[7]                                                                                            ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1[7]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[0]                ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[0]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[1]                ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[1]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[3]                ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[3]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[4]                ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[4]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[6]                ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[6]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[7]                ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[7]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[8]                ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[8]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[9]                ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[9]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[10]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[10]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[11]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[11]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[16]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[16]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[19]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[19]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[22]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[22]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[0]                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[0]                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[2]                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[2]                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[3]                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[3]                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[4]                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[4]                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[5]                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[5]                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[6]                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[6]                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_2           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_2                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[0]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[0]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[1]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[1]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[3]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[3]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[4]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[4]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[6]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[6]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[7]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[7]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[8]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[8]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[9]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[9]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[10]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[10]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[11]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[11]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[16]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[16]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[19]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[19]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[22]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[22]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[0]          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[0]                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[2]          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[2]                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[3]          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[3]                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[4]          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[4]                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[5]          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[5]                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[6]          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[6]                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[2]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[2]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[5]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[5]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[6]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[6]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[7]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[7]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[8]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[8]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[9]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[9]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[11]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[11]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[14]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[14]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[15]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[15]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[17]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[17]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[18]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[18]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[20]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[20]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[0]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[0]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[1]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[1]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[2]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[2]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[3]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[3]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[4]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[4]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[5]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[5]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[6]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[6]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[0]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[0]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[1]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[1]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[3]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[3]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[4]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[4]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[6]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[6]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[7]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[7]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[8]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[8]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[9]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[9]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[10]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[10]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[11]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[11]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[16]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[16]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[19]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[19]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[22]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[22]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[0]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[2]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[3]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[4]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[5]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[6]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[0]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[0]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[4]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[4]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[6]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[6]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[7]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[7]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[8]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[8]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[9]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[9]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[12]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[12]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[14]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[14]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[16]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[16]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[17]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[17]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[19]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[19]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[20]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[20]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[21]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[21]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[22]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[22]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[0]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[0]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[1]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[1]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[2]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[2]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[3]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[3]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[4]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[4]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[5]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[5]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[6]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[6]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[2]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[2]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[5]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[5]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[6]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[6]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[7]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[7]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[8]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[8]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[9]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[9]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[11]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[11]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[14]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[14]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[15]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[15]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[17]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[17]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[18]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[18]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[20]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[20]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[0]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[1]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[2]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[3]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[4]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[5]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[6]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[0]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[0]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[1]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[1]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[2]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[2]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[3]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[3]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[4]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[4]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[6]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[6]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[7]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[7]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[8]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[8]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[10]             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[10]                                  ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[11]             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[11]                                  ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[13]             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[13]                                  ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[14]             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[14]                                  ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[15]             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[15]                                  ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[16]             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[16]                                  ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[17]             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[17]                                  ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[18]             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[18]                                  ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[19]             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[19]                                  ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[21]             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[21]                                  ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[7]                ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[7]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[0]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[0]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[4]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[4]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[6]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[6]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[7]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[7]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[8]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[8]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[9]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[9]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[12]     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[12]                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[14]     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[14]                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[16]     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[16]                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[17]     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[17]                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[19]     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[19]                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[20]     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[20]                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[21]     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[21]                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[22]     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[22]                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[0]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[0]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[1]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[1]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[2]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[2]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[3]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[3]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[4]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[4]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[5]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[5]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[6]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[6]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay_out1         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay_out1                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[0]     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[0]                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[1]     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[1]                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[2]     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[2]                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[3]     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[3]                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[4]     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[4]                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[6]     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[6]                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[7]     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[7]                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[8]     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[8]                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[10]    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[10]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[11]    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[11]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[13]    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[13]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[14]    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[14]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[15]    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[15]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[16]    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[16]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[17]    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[17]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[18]    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[18]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[19]    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[19]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[21]    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1[21]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay2_out1[7]     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay2_out1[7]                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[0]  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[0]                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[1]  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[1]                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[2]  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[2]                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[3]  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[3]                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[4]  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[4]                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[6]  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[6]                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[7]  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[7]                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[8]  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[8]                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[10] ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[10]                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[11] ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[11]                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[13] ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[13]                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[14] ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[14]                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[15] ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[15]                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[16] ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[16]                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[17] ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[17]                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[18] ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[18]                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[19] ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[19]                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[21] ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[21]                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[7]    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[7]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_1                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[0]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[0]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[4]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[4]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[6]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[6]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[7]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[7]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[8]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[8]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[9]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[9]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[12]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[12]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[14]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[14]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[16]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[16]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[17]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[17]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[19]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[19]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[20]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[20]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[21]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[21]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[22]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[22]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[0]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[0]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[1]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[1]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[2]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[2]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[3]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[3]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[4]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[4]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[5]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[5]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[6]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[6]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_2          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_2                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[0]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[0]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[1]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[1]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[2]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[2]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[3]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[3]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[4]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[4]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[6]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[6]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[7]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[7]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[8]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[8]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[10]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[10]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[11]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[11]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[13]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[13]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[14]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[14]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[15]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[15]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[16]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[16]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[17]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[17]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[18]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[18]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[19]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[19]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[21]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[21]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[7]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_1                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[2]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[2]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[5]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[5]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[6]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[6]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[7]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[7]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[8]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[8]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[9]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[9]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[11]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[11]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[14]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[14]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[15]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[15]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[17]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[17]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[18]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[18]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[20]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[20]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[0]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[0]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[1]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[1]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[2]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[2]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[3]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[3]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[4]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[4]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[5]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[5]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[6]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[6]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_2          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_2                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[0]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[0]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[4]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[4]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[6]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[6]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[7]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[7]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[8]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[8]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[9]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[9]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[12]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[12]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[14]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[14]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[16]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[16]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[17]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[17]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[19]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[19]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[20]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[20]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[21]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[21]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[22]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[22]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[0]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[1]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[2]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[3]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[4]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[5]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[6]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_1                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[0]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[0]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[1]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[1]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[3]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[3]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[4]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[4]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[6]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[6]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[7]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[7]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[8]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[8]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[9]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[9]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[10]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[10]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[11]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[11]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[16]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[16]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[19]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[19]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[22]              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_1[22]                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[0]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[0]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[2]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[2]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[3]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[3]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[4]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[4]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[5]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[5]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[6]                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[6]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_2          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_2                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[2]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[2]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[5]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[5]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[6]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[6]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[7]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[7]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[8]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[8]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[9]       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[9]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[11]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[11]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[14]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[14]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[15]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[15]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[17]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[17]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[18]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[18]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[20]      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_1[20]                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[0]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[1]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[2]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[3]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[4]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[5]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[6]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|kconst_7[0]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|kconst_7[0]                                                                                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|kconst_7[1]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|kconst_7[1]                                                                                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|kconst_7[2]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|kconst_7[2]                                                                                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|kconst_5[0]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|kconst_5[0]                                                                                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|kconst_5[1]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|kconst_5[1]                                                                                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|kconst_3[0]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|kconst_3[0]                                                                                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|kconst_3[2]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|kconst_3[2]                                                                                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|kconst_1[0]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|kconst_1[0]                                                                                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|kconst_1[1]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay6_reg[0]                                                                                                                  ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][31]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay3_out1                                                                                                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][31]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay1_out1[7]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][30]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay4_out1[7]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][30]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay1_out1[6]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][29]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay4_out1[6]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][29]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay1_out1[5]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][28]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay4_out1[5]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][28]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay1_out1[4]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][27]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay4_out1[4]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][27]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay1_out1[3]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][26]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay4_out1[3]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][26]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay1_out1[2]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][25]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay4_out1[2]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][25]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay1_out1[1]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][24]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay4_out1[1]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][24]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay1_out1[0]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][23]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay4_out1[0]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][23]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1[22]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][22]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1[22]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][22]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1[21]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][21]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1[21]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][21]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1[20]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][20]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1[20]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][20]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1[19]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][19]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1[19]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][19]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1[18]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][18]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1[18]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][18]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1[17]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][17]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1[17]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][17]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1[16]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][16]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1[16]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][16]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1[15]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][15]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1[15]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][15]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1[14]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][14]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1[14]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][14]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1[13]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][13]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1[13]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][13]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1[12]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][12]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1[12]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][12]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1[11]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][11]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1[11]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][11]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1[10]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][10]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1[10]                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][10]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1[9]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][9]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1[9]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][9]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1[8]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][8]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1[8]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][8]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1[7]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][7]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1[7]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][7]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1[6]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][6]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1[6]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][6]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1[5]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][5]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1[5]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][5]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1[4]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][4]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1[4]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][4]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1[3]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][3]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1[3]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][3]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1[2]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][2]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1[2]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][2]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1[1]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][1]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1[1]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][1]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1[0]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][0]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1[0]                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[0][0]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay6_reg[1]                                                                                                                  ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][31]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay3_out1_1                                                                                                                  ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][31]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1_1[7]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][30]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_1[7]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][30]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1_1[6]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][29]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_1[6]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][29]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1_1[5]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][28]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_1[5]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][28]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1_1[4]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][27]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_1[4]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][27]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1_1[3]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][26]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_1[3]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][26]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1_1[2]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][25]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_1[2]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][25]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1_1[1]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][24]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_1[1]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][24]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1_1[0]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][23]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_1[0]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][23]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1_1[22]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][22]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_1[22]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][22]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1_1[21]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][21]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_1[21]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][21]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1_1[20]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][20]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_1[20]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][20]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1_1[19]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][19]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_1[19]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][19]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1_1[18]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][18]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_1[18]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][18]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1_1[17]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][17]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_1[17]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][17]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1_1[16]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][16]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_1[16]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][16]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1_1[15]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][15]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_1[15]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][15]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1_1[14]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][14]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_1[14]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][14]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1_1[13]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][13]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_1[13]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][13]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1_1[12]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][12]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_1[12]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][12]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1_1[11]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][11]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_1[11]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][11]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1_1[10]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][10]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_1[10]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][10]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1_1[9]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][9]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_1[9]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][9]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1_1[8]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][8]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_1[8]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][8]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1_1[7]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][7]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_1[7]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][7]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1_1[6]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][6]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_1[6]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][6]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1_1[5]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][5]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_1[5]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][5]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1_1[4]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][4]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_1[4]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][4]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1_1[3]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][3]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_1[3]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][3]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1_1[2]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][2]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_1[2]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][2]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1_1[1]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][1]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_1[1]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][1]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1_1[0]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][0]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_1[0]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[1][0]                                                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[7]                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[7]                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[7]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[7]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[7]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[7]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[7]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[7]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay4_out1[7]                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[7]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[7]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[7]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[7]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[7]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[7]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[6]                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[6]                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[6]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[6]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[6]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[6]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[6]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[6]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay4_out1[6]                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[6]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[6]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[6]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[6]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[6]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[6]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[5]                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[5]                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[5]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[5]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[5]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[5]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[5]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[5]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay4_out1[5]                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[5]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[5]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[5]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[5]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[5]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[5]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[4]                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[4]                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[4]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[4]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[4]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[4]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[4]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[4]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay4_out1[4]                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[4]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[4]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[4]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[4]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[4]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[4]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[3]                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[3]                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[3]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[3]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[3]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[3]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[3]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[3]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay4_out1[3]                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[3]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[3]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[3]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[3]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[3]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[3]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[2]                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[2]                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[2]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[2]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[2]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[2]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[2]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[2]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay4_out1[2]                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[2]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[2]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[2]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[2]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[2]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[2]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[1]                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[1]                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[1]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[1]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[1]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[1]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[1]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[1]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay4_out1[1]                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[1]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[1]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[1]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[1]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[1]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[1]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[0]                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[0]                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[0]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[0]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[0]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[0]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[0]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[0]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay4_out1[0]                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[0]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[0]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[0]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[0]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[0]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay2_out1[0]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[22]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[22]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[22]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[22]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[22]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[22]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[22]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[22]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[22]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[22]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[22]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[22]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[22]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[22]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[22]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[22]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay5_out1_1[22]                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[22]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[22]                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[22]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[22]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[22]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[22]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[22]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[22]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[22]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[22]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[22]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[22]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[22]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[21]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[21]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[21]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[21]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[21]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[21]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[21]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[21]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[21]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[21]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[21]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[21]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[21]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[21]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[21]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[21]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay5_out1_1[21]                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[21]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[21]                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[21]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[21]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[21]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[21]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[21]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[21]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[21]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[21]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[21]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[21]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[21]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[20]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[20]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[20]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[20]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[20]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[20]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[20]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[20]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[20]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[20]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[20]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[20]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[20]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[20]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[20]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[20]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay5_out1_1[20]                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[20]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[20]                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[20]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[20]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[20]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[20]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[20]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[20]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[20]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[20]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[20]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[20]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[20]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[19]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[19]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[19]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[19]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[19]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[19]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[19]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[19]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[19]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[19]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[19]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[19]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[19]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[19]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[19]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[19]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay5_out1_1[19]                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[19]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[19]                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[19]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[19]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[19]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[19]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[19]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[19]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[19]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[19]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[19]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[19]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[19]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[18]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[18]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[18]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[18]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[18]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[18]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[18]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[18]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[18]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[18]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[18]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[18]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[18]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[18]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[18]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[18]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay5_out1_1[18]                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[18]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[18]                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[18]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[18]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[18]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[18]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[18]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[18]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[18]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[18]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[18]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[18]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[18]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[17]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[17]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[17]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[17]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[17]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[17]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[17]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[17]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[17]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[17]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[17]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[17]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[17]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[17]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[17]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[17]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay5_out1_1[17]                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[17]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[17]                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[17]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[17]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[17]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[17]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[17]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[17]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[17]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[17]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[17]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[17]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[17]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[16]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[16]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[16]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[16]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[16]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[16]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[16]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[16]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[16]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[16]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[16]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[16]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[16]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[16]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[16]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[16]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay5_out1_1[16]                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[16]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[16]                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[16]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[16]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[16]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[16]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[16]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[16]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[16]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[16]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[16]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[16]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[16]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[15]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[15]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[15]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[15]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[15]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[15]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[15]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[15]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[15]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[15]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[15]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[15]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[15]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[15]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[15]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[15]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay5_out1_1[15]                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[15]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[15]                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[15]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[15]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[15]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[15]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[15]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[15]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[15]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[15]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[15]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[15]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[15]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[14]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[14]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[14]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[14]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[14]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[14]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[14]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[14]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[14]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[14]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[14]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[14]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[14]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[14]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[14]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[14]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay5_out1_1[14]                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[14]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[14]                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[14]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[14]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[14]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[14]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[14]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[14]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[14]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[14]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[14]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[14]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[14]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[13]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[13]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[13]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[13]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[13]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[13]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[13]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[13]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[13]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[13]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[13]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[13]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[13]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[13]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[13]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[13]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay5_out1_1[13]                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[13]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[13]                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[13]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[13]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[13]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[13]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[13]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[13]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[13]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[13]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[13]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[13]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[13]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[12]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[12]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[12]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[12]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[12]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[12]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[12]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[12]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[12]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[12]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[12]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[12]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[12]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[12]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[12]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[12]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay5_out1_1[12]                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[12]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[12]                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[12]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[12]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[12]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[12]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[12]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[12]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[12]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[12]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[12]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[12]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[12]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[11]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[11]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[11]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[11]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[11]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[11]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[11]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[11]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[11]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[11]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[11]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[11]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[11]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[11]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[11]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[11]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay5_out1_1[11]                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[11]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[11]                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[11]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[11]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[11]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[11]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[11]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[11]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[11]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[11]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[11]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[11]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[11]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[10]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[10]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[10]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[10]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[10]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[10]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[10]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[10]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[10]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[10]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[10]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[10]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[10]                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[10]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[10]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[10]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay5_out1_1[10]                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[10]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[10]                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[10]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[10]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[10]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[10]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[10]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[10]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[10]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[10]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[10]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[10]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[10]        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[9]                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[9]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[9]                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[9]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[9]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[9]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[9]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[9]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[9]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[9]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[9]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[9]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[9]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[9]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[9]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[9]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay5_out1_1[9]                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[9]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[9]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[9]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[9]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[9]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[9]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[9]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[9]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[9]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[9]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[9]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[9]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[9]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[8]                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[8]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[8]                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[8]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[8]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[8]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[8]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[8]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[8]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[8]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[8]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[8]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[8]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[8]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[8]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[8]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay5_out1_1[8]                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[8]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[8]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[8]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[8]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[8]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[8]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[8]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[8]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[8]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[8]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[8]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[8]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[8]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[7]                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[7]                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[7]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[7]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[7]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[7]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[7]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[7]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay5_out1_1[7]                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[7]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[7]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[7]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[7]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[7]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[7]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[7]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[6]                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[6]                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[6]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[6]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[6]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[6]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[6]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[6]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay5_out1_1[6]                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[6]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[6]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[6]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[6]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[6]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[6]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[6]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[5]                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[5]                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[5]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[5]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[5]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[5]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[5]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[5]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay5_out1_1[5]                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[5]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[5]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[5]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[5]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[5]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[5]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[5]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[4]                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[4]                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[4]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[4]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[4]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[4]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[4]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[4]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay5_out1_1[4]                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[4]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[4]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[4]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[4]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[4]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[4]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[4]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[3]                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[3]                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[3]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[3]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[3]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[3]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[3]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[3]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay5_out1_1[3]                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[3]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[3]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[3]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[3]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[3]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[3]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[3]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[2]                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[2]                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[2]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[2]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[2]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[2]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[2]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[2]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay5_out1_1[2]                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[2]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[2]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[2]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[2]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[2]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[2]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[2]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[1]                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[1]                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[1]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[1]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[1]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[1]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[1]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[1]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay5_out1_1[1]                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[1]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[1]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[1]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[1]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[1]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[1]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[1]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[0]                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[0]                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[0]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[0]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[0]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[0]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[0]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[0]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay5_out1_1[0]                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[0]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[0]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[0]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[0]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[0]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay3_out1[0]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[0]         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay_out1                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay_out1             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay_out1                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay_out1             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay_out1                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay_out1             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay_out1                                  ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay_out1             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay_out1                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay_out1             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay_out1                                  ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay_out1             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay_out1                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay_out1             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay_out1                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay_out1             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay1_out1_2                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay_out1             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay_out1                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay_out1             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay_out1                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay_out1             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay_out1                                  ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay_out1             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay_out1                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay_out1             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay_out1                                  ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay_out1             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay_out1                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay_out1             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay2_out1_2                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay2_out1_2                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay2_out1_2                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1_1[7]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay4_out1_1[0,1,3,4,6..11,16,19,22]                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_1[7]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay1_out1_1[0,1,3,4,6..11,16,19,22]                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_reg[1][25]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_1[1][26]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_1[1][25]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_1[1][24]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[1][25]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P7_out1[1]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_2                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1_2     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_2                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1_2     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1_2                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1_2     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_2                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1_2     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1_2                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1_2     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_2                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1_2     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1_2                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1_2     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_5[21]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[23]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_5[20]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[22]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_5[19]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[21]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_5[18]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[20]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_5[17]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[19]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_5[16]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[18]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_5[15]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[17]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_5[14]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[16]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_5[13]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[15]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_5[12]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[14]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_5[11]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[13]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_5[10]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[12]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_5[9]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[11]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_5[8]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[10]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_5[7]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[9]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_5[6]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[8]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_5[5]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[7]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_5[4]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[6]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_5[3]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[5]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_5[2]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[4]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_5[1]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[3]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_5[0]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[2]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[0][21]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][23]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[0][20]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][22]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[0][19]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][21]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[0][18]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][20]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[0][17]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][19]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[0][16]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][18]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[0][15]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][17]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[0][14]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][16]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[0][13]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][15]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[0][12]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][14]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[0][11]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][13]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[0][10]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][12]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[0][9]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][11]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[0][8]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][10]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[0][7]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][9]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[0][6]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][8]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[0][5]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][7]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[0][4]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][6]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[0][3]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][5]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[0][2]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][4]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[0][1]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][3]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[0][0]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][2]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[1][21]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][23]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[1][20]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][22]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[1][19]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][21]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[1][18]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][20]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[1][17]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][19]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[1][16]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][18]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[1][15]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][17]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[1][14]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][16]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[1][13]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][15]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[1][12]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][14]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[1][11]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][13]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[1][10]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][12]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[1][9]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][11]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[1][8]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][10]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[1][7]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][9]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[1][6]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][8]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[1][5]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][7]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[1][4]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][6]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[1][3]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][5]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[1][2]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][4]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[1][1]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][3]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[1][0]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][2]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay7_reg[0][26]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay9_reg[0]                                                                                             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay7_reg[1][26]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay9_reg[1]                                                                                             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_5[21]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[23]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_5[20]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[22]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_5[19]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[21]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_5[18]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[20]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_5[17]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[19]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_5[16]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[18]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_5[15]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[17]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_5[14]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[16]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_5[13]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[15]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_5[12]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[14]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_5[11]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[13]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_5[10]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[12]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_5[9]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[11]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_5[8]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[10]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_5[7]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[9]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_5[6]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[8]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_5[5]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[7]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_5[4]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[6]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_5[3]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[5]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_5[2]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[4]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_5[1]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[3]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_5[0]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[2]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[0][21]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][23]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[0][20]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][22]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[0][19]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][21]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[0][18]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][20]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[0][17]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][19]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[0][16]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][18]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[0][15]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][17]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[0][14]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][16]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[0][13]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][15]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[0][12]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][14]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[0][11]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][13]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[0][10]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][12]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[0][9]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][11]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[0][8]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][10]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[0][7]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][9]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[0][6]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][8]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[0][5]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][7]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[0][4]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][6]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[0][3]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][5]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[0][2]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][4]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[0][1]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][3]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[0][0]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][2]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[1][21]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][23]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[1][20]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][22]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[1][19]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][21]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[1][18]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][20]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[1][17]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][19]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[1][16]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][18]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[1][15]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][17]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[1][14]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][16]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[1][13]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][15]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[1][12]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][14]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[1][11]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][13]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[1][10]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][12]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[1][9]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][11]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[1][8]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][10]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[1][7]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][9]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[1][6]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][8]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[1][5]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][7]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[1][4]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][6]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[1][3]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][5]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[1][2]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][4]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[1][1]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][3]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[1][0]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][2]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay7_reg[0][26]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay9_reg[0]                                                                                             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay7_reg[1][26]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay9_reg[1]                                                                                             ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay18_out1[22]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[22]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay18_out1[21]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[21]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay18_out1[20]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[20]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay18_out1[19]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[19]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay18_out1[18]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[18]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay18_out1[17]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[17]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay18_out1[16]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[16]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay18_out1[15]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[15]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay18_out1[14]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[14]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay18_out1[13]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[13]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay18_out1[12]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[12]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay18_out1[11]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[11]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay18_out1[10]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[10]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay18_out1[9]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[9]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay18_out1[8]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[8]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay18_out1[7]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[7]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay18_out1[6]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[6]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay18_out1[5]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[5]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay18_out1[4]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[4]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay18_out1[3]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[3]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay18_out1[2]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[2]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay18_out1[1]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[1]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay18_out1[0]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_1[0]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[0][23]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[25]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay1_out1_1[4]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[24]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[0][22]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[24]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay1_out1_1[3]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[23]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[0][21]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[23]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay1_out1_1[2]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[22]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[0][20]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[22]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay1_out1_1[1]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[21]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[0][19]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[21]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay1_out1_1[0]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[20]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[0][18]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[20]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[0][17]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[19]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[0][16]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[18]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[0][15]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[17]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[0][14]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[16]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[0][13]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[15]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[0][12]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[14]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[0][11]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[13]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[0][10]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[12]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[0][9]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[11]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[0][8]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[10]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[0][7]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[9]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[0][6]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[8]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[0][5]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[7]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[0][4]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[6]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[0][3]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[5]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[0][2]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[4]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[0][1]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[3]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[0][0]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[2]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[1][23]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][25]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[1][22]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][24]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[1][21]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][23]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[1][20]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][22]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[1][19]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][21]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[1][18]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][20]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[1][17]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][19]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[1][16]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][18]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[1][15]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][17]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[1][14]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][16]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[1][13]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][15]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[1][12]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][14]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[1][11]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][13]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[1][10]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][12]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[1][9]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][11]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[1][8]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][10]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[1][7]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][9]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[1][6]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][8]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[1][5]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][7]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[1][4]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][6]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[1][3]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][5]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[1][2]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][4]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[1][1]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][3]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[1][0]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][2]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[2][23]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][25]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[2][22]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][24]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[2][21]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][23]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[2][20]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][22]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[2][19]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][21]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[2][18]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][20]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[2][17]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][19]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[2][16]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][18]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[2][15]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][17]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[2][14]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][16]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[2][13]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][15]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[2][12]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][14]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[2][11]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][13]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[2][10]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][12]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[2][9]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][11]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[2][8]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][10]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[2][7]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][9]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[2][6]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][8]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[2][5]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][7]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[2][4]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][6]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[2][3]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][5]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[2][2]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][4]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[2][1]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][3]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[2][0]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][2]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[3][23]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[26]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[3][22]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[25]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[3][21]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[24]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[3][20]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[23]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[3][19]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[22]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[3][18]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[21]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[3][17]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[20]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[3][16]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[19]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[3][15]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[18]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[3][14]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[17]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[3][13]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[16]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[3][12]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[15]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[3][11]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[14]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[3][10]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[13]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[3][9]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[12]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[3][8]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[11]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[3][7]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[10]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[3][6]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[9]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[3][5]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[8]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[3][4]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[7]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[3][3]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[6]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[3][2]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[5]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[3][1]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[4]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[3][0]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[3]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay2_out1_1[6,7]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay2_out1_1[8]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_2[0][23]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[36]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_2[0][22]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[35]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_2[0][21]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[34]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_2[0][20]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[33]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_2[0][19]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[32]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_2[0][18]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[31]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_2[0][17]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[30]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_2[0][16]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[29]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_2[0][15]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[28]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_2[0][14]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[27]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_2[0][13]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[26]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_2[0][12]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[25]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_2[0][11]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[24]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_2[0][10]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[23]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_2[0][9]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[22]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_2[0][8]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[21]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_2[0][7]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[20]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_2[0][6]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[19]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_2[0][5]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[18]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_2[0][4]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[17]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_2[0][3]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[16]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_2[0][2]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[15]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_2[0][1]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[14]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_2[0][0]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1_1[13]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[0][36]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[25]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1_3[5]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[24]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[0][35]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[24]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1_3[4]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[23]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[0][34]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[23]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1_3[3]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[22]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[0][33]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[22]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1_3[2]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[21]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[0][32]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[21]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1_3[1]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[20]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[0][31]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[20]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1_3[0]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[19]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[0][30]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[19]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[0][29]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[18]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[0][28]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[17]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[0][27]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[16]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[0][26]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[15]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[0][25]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[14]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[0][24]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[13]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[0][23]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[12]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[0][22]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[11]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[0][21]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[10]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[0][20]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[9]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[0][19]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[8]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[0][18]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[7]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[0][17]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[6]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[0][16]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[5]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[0][15]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[4]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[0][14]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[3]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[0][13]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[2]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[1][36]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][25]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_reg[0][5]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][24]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[1][35]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][24]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_reg[0][4]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][23]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[1][34]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][23]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_reg[0][3]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][22]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[1][33]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][22]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_reg[0][2]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][21]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[1][32]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][21]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_reg[0][1]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][20]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[1][31]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][20]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_reg[0][0]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][19]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[1][30]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][19]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[1][29]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][18]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[1][28]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][17]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[1][27]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][16]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[1][26]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][15]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[1][25]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][14]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[1][24]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][13]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[1][23]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][12]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[1][22]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][11]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[1][21]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][10]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[1][20]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][9]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[1][19]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][8]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[1][18]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[1][17]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][6]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[1][16]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][5]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[1][15]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][4]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[1][14]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][3]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[1][13]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][2]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[2][36]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][25]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_reg[1][5]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][24]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[2][35]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][24]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_reg[1][4]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][23]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[2][34]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][23]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_reg[1][3]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][22]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[2][33]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][22]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_reg[1][2]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][21]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[2][32]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][21]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_reg[1][1]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][20]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[2][31]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][20]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_reg[1][0]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][19]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[2][30]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][19]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[2][29]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][18]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[2][28]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][17]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[2][27]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][16]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[2][26]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][15]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[2][25]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][14]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[2][24]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][13]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[2][23]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][12]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[2][22]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][11]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[2][21]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][10]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[2][20]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][9]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[2][19]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][8]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[2][18]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[2][17]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][6]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[2][16]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][5]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[2][15]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][4]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[2][14]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][3]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[2][13]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][2]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[3][36]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][25]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[3][35]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][24]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[3][34]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][23]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[3][33]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][22]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[3][32]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][21]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[3][31]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][20]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[3][30]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][19]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[3][29]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][18]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[3][28]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][17]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[3][27]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][16]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[3][26]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][15]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[3][25]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][14]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[3][24]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][13]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[3][23]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][12]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[3][22]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][11]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[3][21]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][10]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[3][20]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][9]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[3][19]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][8]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[3][18]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[3][17]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][6]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[3][16]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][5]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[3][15]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][4]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[3][14]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][3]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[3][13]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][2]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P8_1_out1[2]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[2][25]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay29_reg[0][7]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_2[0][7]                                                                                     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay29_reg[0][6]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_2[0][6]                                                                                     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay29_reg[0][5]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_2[0][5]                                                                                     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay29_reg[0][4]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_2[0][4]                                                                                     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay29_reg[0][3]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_2[0][3]                                                                                     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay29_reg[0][2]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_2[0][2]                                                                                     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay29_reg[0][1]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_2[0][1]                                                                                     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay29_reg[0][0]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_2[0][0]                                                                                     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay29_reg[1][7]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_2[1][7]                                                                                     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay29_reg[1][6]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_2[1][6]                                                                                     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay29_reg[1][5]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_2[1][5]                                                                                     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay29_reg[1][4]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_2[1][4]                                                                                     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay29_reg[1][3]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_2[1][3]                                                                                     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay29_reg[1][2]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_2[1][2]                                                                                     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay29_reg[1][1]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_2[1][1]                                                                                     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay29_reg[1][0]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_2[1][0]                                                                                     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[0][6]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[0][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[0][5]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[0][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[0][4]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[0][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[0][3]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[0][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[0][2]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[0][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[0][1]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[0][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[0][0]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[0][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[1][6]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[1][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[1][5]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[1][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[1][4]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[1][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[1][3]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[1][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[1][2]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[1][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[1][1]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[1][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[1][0]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[1][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[2][6]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[2][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[2][5]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[2][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[2][4]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[2][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[2][3]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[2][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[2][2]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[2][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[2][1]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[2][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[2][0]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[2][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[3][6]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[3][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[3][5]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[3][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[3][4]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[3][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[3][3]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[3][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[3][2]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[3][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[3][1]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[3][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[3][0]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[3][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[4][6]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[4][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[4][5]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[4][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[4][4]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[4][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[4][3]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[4][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[4][2]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[4][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[4][1]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[4][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[4][0]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[4][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[5][6]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[5][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[5][5]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[5][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[5][4]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[5][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[5][3]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[5][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[5][2]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[5][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[5][1]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[5][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[5][0]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[5][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[6][6]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[6][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[6][5]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[6][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[6][4]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[6][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[6][3]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[6][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[6][2]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[6][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[6][1]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[6][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[6][0]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[6][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[7][6]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[7][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[7][5]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[7][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[7][4]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[7][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[7][3]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[7][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[7][2]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[7][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[7][1]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[7][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[7][0]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[7][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[8][6]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[8][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[8][5]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[8][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[8][4]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[8][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[8][3]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[8][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[8][2]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[8][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[8][1]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[8][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[8][0]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[8][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[9][6]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[9][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[9][5]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[9][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[9][4]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[9][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[9][3]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[9][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[9][2]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[9][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[9][1]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[9][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[9][0]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[9][7]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[10][6]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[10][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[10][5]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[10][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[10][4]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[10][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[10][3]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[10][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[10][2]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[10][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[10][1]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[10][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[10][0]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[10][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[11][6]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[11][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[11][5]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[11][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[11][4]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[11][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[11][3]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[11][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[11][2]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[11][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[11][1]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[11][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[11][0]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[11][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[12][6]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[12][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[12][5]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[12][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[12][4]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[12][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[12][3]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[12][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[12][2]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[12][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[12][1]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[12][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[12][0]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[12][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[13][6]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[13][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[13][5]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[13][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[13][4]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[13][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[13][3]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[13][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[13][2]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[13][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[13][1]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[13][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[13][0]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[13][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[14][6]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[14][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[14][5]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[14][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[14][4]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[14][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[14][3]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[14][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[14][2]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[14][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[14][1]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[14][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[14][0]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[14][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[15][6]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[15][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[15][5]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[15][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[15][4]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[15][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[15][3]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[15][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[15][2]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[15][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[15][1]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[15][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[15][0]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[15][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[16][6]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[16][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[16][5]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[16][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[16][4]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[16][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[16][3]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[16][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[16][2]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[16][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[16][1]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[16][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[16][0]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[16][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[17][6]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[17][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[17][5]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[17][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[17][4]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[17][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[17][3]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[17][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[17][2]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[17][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[17][1]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[17][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[17][0]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[17][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[18][6]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[18][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[18][5]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[18][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[18][4]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[18][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[18][3]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[18][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[18][2]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[18][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[18][1]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[18][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[18][0]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[18][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[19][6]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[19][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[19][5]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[19][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[19][4]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[19][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[19][3]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[19][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[19][2]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[19][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[19][1]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[19][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[19][0]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[19][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[20][6]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[20][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[20][5]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[20][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[20][4]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[20][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[20][3]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[20][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[20][2]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[20][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[20][1]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[20][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[20][0]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[20][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[21][6]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[21][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[21][5]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[21][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[21][4]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[21][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[21][3]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[21][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[21][2]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[21][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[21][1]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[21][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[21][0]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[21][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[22][6]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[22][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[22][5]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[22][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[22][4]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[22][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[22][3]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[22][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[22][2]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[22][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[22][1]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[22][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[22][0]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[22][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[23][6]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[23][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[23][5]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[23][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[23][4]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[23][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[23][3]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[23][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[23][2]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[23][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[23][1]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[23][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[23][0]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[23][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[24][6]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[24][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[24][5]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[24][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[24][4]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[24][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[24][3]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[24][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[24][2]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[24][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[24][1]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[24][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[24][0]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[24][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[25][6]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[25][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[25][5]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[25][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[25][4]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[25][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[25][3]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[25][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[25][2]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[25][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[25][1]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[25][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[25][0]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[25][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[26][6]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[26][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[26][5]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[26][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[26][4]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[26][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[26][3]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[26][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[26][2]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[26][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[26][1]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[26][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[26][0]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[26][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[27][6]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[27][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[27][5]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[27][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[27][4]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[27][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[27][3]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[27][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[27][2]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[27][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[27][1]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[27][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[27][0]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[27][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[28][6]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[28][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[28][5]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[28][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[28][4]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[28][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[28][3]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[28][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[28][2]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[28][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[28][1]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[28][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[28][0]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[28][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[29][6]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[29][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[29][5]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[29][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[29][4]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[29][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[29][3]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[29][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[29][2]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[29][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[29][1]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[29][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[29][0]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[29][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[30][6]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[30][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[30][5]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[30][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[30][4]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[30][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[30][3]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[30][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[30][2]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[30][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[30][1]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[30][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[30][0]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[30][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[31][6]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[31][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[31][5]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[31][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[31][4]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[31][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[31][3]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[31][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[31][2]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[31][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[31][1]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[31][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[31][0]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[31][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[32][6]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[32][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[32][5]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[32][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[32][4]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[32][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[32][3]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[32][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[32][2]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[32][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[32][1]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[32][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[32][0]                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[32][7]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_out1                                                                                                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1                                                                                               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay_out1                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay15_out1                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay_out1                                                                                                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay18_out1                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[7]                                                                                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay16_out1[7]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[6]                                                                                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay16_out1[6]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[5]                                                                                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay16_out1[5]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[4]                                                                                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay16_out1[4]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[3]                                                                                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay16_out1[3]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[2]                                                                                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay16_out1[2]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[1]                                                                                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay16_out1[1]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1[0]                                                                                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay16_out1[0]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay2_out1[7]                                                                                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay19_out1[7]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay2_out1[6]                                                                                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay19_out1[6]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay2_out1[5]                                                                                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay19_out1[5]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay2_out1[4]                                                                                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay19_out1[4]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay2_out1[3]                                                                                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay19_out1[3]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay2_out1[2]                                                                                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay19_out1[2]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay2_out1[1]                                                                                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay19_out1[1]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay2_out1[0]                                                                                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay19_out1[0]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[22]                                                                                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[22]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[21]                                                                                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[21]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[20]                                                                                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[20]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[19]                                                                                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[19]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[18]                                                                                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[18]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[17]                                                                                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[17]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[16]                                                                                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[16]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[15]                                                                                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[15]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[14]                                                                                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[14]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[13]                                                                                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[13]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[12]                                                                                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[12]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[11]                                                                                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[11]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[10]                                                                                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[10]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[9]                                                                                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[9]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[8]                                                                                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[8]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[7]                                                                                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[7]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[6]                                                                                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[6]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[5]                                                                                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[5]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[4]                                                                                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[4]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[3]                                                                                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[3]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[2]                                                                                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[2]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[1]                                                                                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[1]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[0]                                                                                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay17_out1[0]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay3_out1[22]                                                                                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay20_out1[22]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay3_out1[21]                                                                                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay20_out1[21]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay3_out1[20]                                                                                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay20_out1[20]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay3_out1[19]                                                                                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay20_out1[19]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay3_out1[18]                                                                                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay20_out1[18]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay3_out1[17]                                                                                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay20_out1[17]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay3_out1[16]                                                                                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay20_out1[16]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay3_out1[15]                                                                                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay20_out1[15]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay3_out1[14]                                                                                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay20_out1[14]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay3_out1[13]                                                                                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay20_out1[13]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay3_out1[12]                                                                                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay20_out1[12]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay3_out1[11]                                                                                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay20_out1[11]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay3_out1[10]                                                                                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay20_out1[10]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay3_out1[9]                                                                                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay20_out1[9]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay3_out1[8]                                                                                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay20_out1[8]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay3_out1[7]                                                                                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay20_out1[7]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay3_out1[6]                                                                                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay20_out1[6]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay3_out1[5]                                                                                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay20_out1[5]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay3_out1[4]                                                                                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay20_out1[4]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay3_out1[3]                                                                                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay20_out1[3]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay3_out1[2]                                                                                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay20_out1[2]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay3_out1[1]                                                                                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay20_out1[1]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay3_out1[0]                                                                                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay20_out1[0]                                                                                           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_2[22]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][22]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_2[21]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][21]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_2[20]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][20]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_2[19]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][19]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_2[18]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][18]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_2[17]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][17]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_2[16]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][16]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_2[15]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][15]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_2[14]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][14]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_2[13]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][13]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_2[12]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][12]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_2[11]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][11]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_2[10]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][10]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_2[9]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][9]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_2[8]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][8]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_2[7]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][7]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_2[6]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][6]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_2[5]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][5]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_2[4]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][4]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_2[3]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][3]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_2[2]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][2]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_2[1]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][1]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_out1_2[0]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay2_reg[0][0]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_4[22]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[0][22]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_4[21]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[0][21]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_4[20]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[0][20]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_4[19]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[0][19]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_4[18]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[0][18]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_4[17]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[0][17]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_4[16]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[0][16]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_4[15]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[0][15]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_4[14]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[0][14]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_4[13]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[0][13]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_4[12]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[0][12]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_4[11]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[0][11]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_4[10]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[0][10]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_4[9]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[0][9]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_4[8]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[0][8]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_4[7]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[0][7]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_4[6]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[0][6]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_4[5]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[0][5]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_4[4]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[0][4]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_4[3]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[0][3]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_4[2]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[0][2]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_4[1]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[0][1]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_4[0]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_reg[0][0]                                                                                          ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|rst_clkout_sync1                                                                                                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|sclr_d1                                                                                                                  ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|rst_clkin_sync1                                                                                                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|sclr_d1                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|sclr_d1                                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|sclr_d1                                                                                                                  ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|rd_addr_gray[11]                                                                                                                ; Merged with FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|rd_addr_bin[11]                                                                                            ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|rst_clkout_sync2                                                                                                                ; Merged with FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|rst_clkin_sync2                                                                                            ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|wr_addr_bin[11]                                                                                                                 ; Merged with FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|wr_addr_gray[11]                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|rst_clkin_sync1                                                                                                                 ; Merged with FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|rst_clkout_sync1                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|rd_addr_gray[12]                                                                                                                ; Merged with FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|rd_addr_bin[12]                                                                                            ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|rst_clkout_sync2                                                                                                                ; Merged with FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|rst_clkin_sync2                                                                                            ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|wr_addr_bin[12]                                                                                                                 ; Merged with FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|wr_addr_gray[12]                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|txrst_s                                                                                                                                                ; Merged with FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|rxrst_s                                                                                                                           ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|rxrst_int                                                                                                                                              ; Merged with FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|txrst_int                                                                                                                         ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|status[2..5,7]                                                                                                                                         ; Merged with FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|status[0]                                                                                                                         ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|dataHeaderReg[8,9,11..15]                                                                                                                    ; Merged with FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|dataHeaderReg[10]                                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|Gain1_out1_1[1]                                                                                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|Gain1_out1_1[0]                                                                               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|Gain3_out1_1[2]                                                                                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|Gain3_out1_1[0]                                                                               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|Gain5_out1_1[1,2]                                                                                                  ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|Gain5_out1_1[0]                                                                               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|Gain4_out1_1[1]                                                                                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|Gain4_out1_1[0]                                                                               ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|dataHeaderReg[1..7]                                                                                                                          ; Merged with FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|dataHeaderReg[0]                                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay10_out1                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay10_out1          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[2]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[2]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[2]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[2]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[2]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[2]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[2]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[2]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[2]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[2]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[2]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[2]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[2]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[2]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[2]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[2]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[2]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[2]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[2]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[2]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[2]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[2]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[2]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[2]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[2]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[2]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay12_out1[2]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[2]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[2]                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[2]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[2]                                                                                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[2]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay12_out1[2]                                                                                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[2]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[1]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[1]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[1]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[1]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[1]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[1]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[1]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[1]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[1]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[1]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[1]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[1]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[1]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[1]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[1]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[1]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[1]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[1]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[1]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[1]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[1]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[1]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[1]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[1]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[1]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[1]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay12_out1[1]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[1]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[1]                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[1]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[1]                                                                                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[1]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay12_out1[1]                                                                                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[1]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[0]                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[0]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[0]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[0]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[0]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[0]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[0]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[0]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[0]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[0]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[0]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[0]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[0]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[0]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[0]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[0]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[0]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[0]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[0]                                     ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[0]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[0]                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[0]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[0]                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[0]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[0]                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[0]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay12_out1[0]                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[0]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[0]                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[0]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay12_out1[0]                                                                                                    ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[0]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay12_out1[0]                                                                                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[0]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay13_out1                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay13_out1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay13_out1                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay13_out1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay13_out1                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay13_out1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay13_out1                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay13_out1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay13_out1                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay13_out1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay13_out1                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay13_out1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay13_out1                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay13_out1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay13_out1                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay13_out1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay13_out1                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay13_out1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay13_out1                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay13_out1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay13_out1                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay13_out1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay13_out1                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay13_out1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay13_out1                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay13_out1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay13_out1                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay13_out1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay13_out1                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay13_out1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay13_out1                                                                                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay13_out1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay13_out1                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay13_out1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_3                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_3                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_3                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_3                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_3                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_3                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_3                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_3                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_3                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_3                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_3                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_3                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_3                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_3                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_3                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_3                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_3                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_3                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1                                  ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_3                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay1_out1                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_3                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_3                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay10_out1                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay10_out1                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay10_out1                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay10_out1           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay10_out1                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay10_out1                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay10_out1                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay10_out1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay10_out1                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay10_out1                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay10_out1                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay10_out1                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_2                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1_2         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_2                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1_2         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1_2                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1_2         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_2                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1_2         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_2                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1_2         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1_2                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1_2         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1_2                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1_2         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_2                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_2         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_2                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_2         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_2                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_2         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_2                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_2         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_2                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_2         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_2                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_2         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_2                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_2         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_2                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_3         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_2                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_3         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_3                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_3         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1_1                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_1                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1_1                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_1                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1_1                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_1                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1_1                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_1                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1_1                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_1                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1_1                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_1                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1_1                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay2_out1_1                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1_1                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay2_out1_1                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_1         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay2_out1_1                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_1         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_1                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_1         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay1_out1                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_1         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay1_out1                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_1         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_1                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_1         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay1_out1                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_1         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay1_out1                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_1         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_1                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_1         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_1                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_1         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1_1                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_1                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1_1                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_1                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1_1                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_1                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1_1                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_1                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1_1                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_1                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1_1                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_1                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1_1                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay1_out1_1                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1_1                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay7_out1                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay7_out1           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay7_out1                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay7_out1           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay7_out1                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay7_out1           ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay5_out1                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay5_out1                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay5_out1                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay5_out1                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1                                  ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay6_out1                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_3                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_2                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_2                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_2                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_3                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_2                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_1                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay2_out1_1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay2_out1_1                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay2_out1_1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_1                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay2_out1_1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay7_out1                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay7_out1                    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay7_out1                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay7_out1                    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay7_out1                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay7_out1                    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_2                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1_2          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_2                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1_2          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1_2                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1_2          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_2                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_2          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_2                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_2          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_2                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_2          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_2                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_3          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_2                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_3          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_3                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_3          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay1_out1                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_1          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay1_out1                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_1          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_1                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_1          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay7_out1                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay7_out1            ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay7_out1                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay7_out1            ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay7_out1                                  ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay7_out1            ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1_2                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_2                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_2                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_2                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1_2                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_2                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_2                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_2                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1_2                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_2                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1_2                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_2                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1_2                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay3_out1_2                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1_1                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay6_out1_1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay6_out1_1                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay6_out1_1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1_1                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay6_out1_1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay6_out1_1                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay6_out1_1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1_1                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay6_out1_1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1_1                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay6_out1_1                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_1                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay2_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay3_out1_1                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay2_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_1                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay2_out1_1                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay7_out1                                 ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay7_out1                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay7_out1                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay7_out1                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay7_out1                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay7_out1                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_2                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_2                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay5_out1_2                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_2                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_2                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay5_out1_2                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1_2                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_2                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1_2                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay4_out1_2                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_3                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_2                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_3                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_2                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_5[4]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_5[3]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay2_out1_2[8]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay1_out1_2[8]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay2_out1_2[7]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay1_out1_2[7]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay2_out1_2[6]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay1_out1_2[6]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay2_out1_2[5]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay1_out1_2[5]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay2_out1_2[4]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay1_out1_2[4]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay2_out1_2[3]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay1_out1_2[3]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay2_out1_2[2]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay1_out1_2[2]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay2_out1_2[1]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay1_out1_2[1]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay2_out1_2[0]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay1_out1_2[0]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[16][4]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[16][3]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[15][4]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[15][3]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[14][4]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[14][3]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[13][4]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[13][3]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[12][4]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[12][3]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[11][4]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[11][3]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[10][4]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[10][3]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[9][4]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[9][3]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[8][4]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[8][3]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[7][4]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[7][3]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[6][4]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[6][3]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[5][4]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[5][3]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[4][4]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[4][3]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[3][4]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[3][3]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[2][4]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[2][3]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[1][4]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[1][3]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[0][4]                                                                                                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[0][3]                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1                                                                                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay57_out1                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay5_out1                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay58_out1                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay5_out1_2                                                                                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1_1                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay7_out1                                                                                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1_1                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay2_out1_1                                                                                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_1                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay1_out1_1                                                                                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_1                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay5_out1_2                                                                                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay4_out1_1                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay7_out1                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay3_out1_1                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay2_out1_1                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_1          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay2_out1_1                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_1          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_1                                ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_1          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_1                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay1_out1                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay4_out1_1                           ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay1_out1                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_1                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay1_out1                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[17][4]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[17][3]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[18][4]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[18][3]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[19][4]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[19][3]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[20][4]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[20][3]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[21][4]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[21][3]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[22][4]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[22][3]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[23][4]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[23][3]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[25,26]                                                                                                         ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[24]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_1                                                                                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_1                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_1                                                                                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|kconst_1[1]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_1                              ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_1         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay2_out1_1                                      ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_1         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay1_out1                                        ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_1         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_1                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_1         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_1                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_1         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay2_out1_1                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_1         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay12_reg_2[0][0]                                                                                                          ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay1_out1_2[0]                                                                                        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_out1_1[0]                                                                                                            ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_out1_2[0]                                                                                       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|thisPKTLen[12]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|status[0]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|pktLen[12]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|TxDataLength_reg[12]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg_1[1][26]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg_1[0][26]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg_2[1][61]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg_2[0][61]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|TxHeader_shift_reg[14,15]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|dataHeaderReg[0]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay13_out1                                       ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay12_out1[2]               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay3_reg[0][7]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_out1_3[7]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay3_reg[0][6]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_out1_3[6]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay3_reg[0][5]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_out1_3[5]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay3_reg[0][4]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_out1_3[4]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay3_reg[0][3]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_out1_3[3]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay3_reg[0][2]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_out1_3[2]                                                                                          ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay3_reg[0][1]                                                                                                               ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_out1_3[1]                                                                                          ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|rd_state.RD_IDLE                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|rd_state.RD_WAIT4VLD                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|rd_state.RD_DATA                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|rd_state.RD_IDLE                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|rd_state.RD_WAIT4VLD                                                                                                            ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|rd_state.RD_DATA                                                                                                                ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO|memory~15                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO|memory~16                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO|memory~22                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO|memory~23                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO|memory~29                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO|memory~30                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO|memory~36                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO|memory~37                                                                                         ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO|memory~29                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO|memory~30                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO|memory~43                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO|memory~44                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO|memory~57                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO|memory~58                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO|memory~71                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO|memory~72                                                                                           ; Lost fanout                                                                                                                                                                                                                                 ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|dataHeaderReg[10]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay10_out1                                                                                                                   ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[2][31]                                                                                                                  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay2_out1_1[8]                                                                                                             ; Merged with FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay2_out1_1[5]                                                                                        ;
; Total Number of Removed Registers = 2868                                                                                                                                                                                                             ;                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[0][2]                                                                                      ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[1][2],                                                                                     ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[2][2],                                                                                     ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[3][2],                                                                                     ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[4][2],                                                                                     ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[5][2],                                                                                     ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[6][2],                                                                                     ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[7][2],                                                                                     ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[8][2],                                                                                     ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[9][2],                                                                                     ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[10][2],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[11][2],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[12][2],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[13][2],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[14][2],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[15][2],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[16][2],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[17][2],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[18][2],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[19][2],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[20][2],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[21][2],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[22][2],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[23][2]                                                                                     ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[0][1]                                                                                      ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[1][1],                                                                                     ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[2][1],                                                                                     ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[3][1],                                                                                     ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[4][1],                                                                                     ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[5][1],                                                                                     ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[6][1],                                                                                     ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[7][1],                                                                                     ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[8][1],                                                                                     ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[9][1],                                                                                     ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[10][1],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[11][1],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[12][1],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[13][1],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[14][1],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[15][1],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[16][1],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[17][1],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[18][1],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[19][1],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[20][1],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[21][1],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[22][1],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[23][1]                                                                                     ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|clk_en_d                                                                                                             ; Stuck at VCC              ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|txReady_d[7],                                                                                                        ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|txReady_d[6],                                                                                                        ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|txReady_d[5],                                                                                                        ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|txReady_d[4],                                                                                                        ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|txReady_d[3],                                                                                                        ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|txReady_d[2]                                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[0]                                                                                     ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][0],                                                                                    ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][0],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[1]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_1[1]                                                                                     ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[0][1],                                                                                    ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg[1][1],                                                                                    ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_out1[2]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1[0]                                                                                       ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[0][0],                                                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[1][0],                                                                                   ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg[2][0]                                                                                    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[26]                                                                                    ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][26],                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][26],                                                                                  ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][26]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[1]                                                                                     ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][1],                                                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][1],                                                                                   ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][1]                                                                                    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_3[0]                                                                                     ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[0][0],                                                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[1][0],                                                                                   ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay16_reg[2][0]                                                                                    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_out1_1[63]                                                                                   ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_3[63],                                                                                  ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_reg[1][63],                                                                                   ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_reg[0][63]                                                                                    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_out1_1[62]                                                                                   ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_3[62],                                                                                  ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_reg[1][62],                                                                                   ;
;                                                                                                                                                                                                                              ;                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_reg[0][62]                                                                                    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[26]                                                                                      ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][26],                                                                                     ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][26]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_2      ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1_1,     ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[1]                                                                                       ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][1],                                                                                      ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][1]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[27]                                                                                      ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][27],                                                                                     ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][27]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[26]                                                                                      ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][26],                                                                                     ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][26]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[1]                                                                                       ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][1],                                                                                      ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][1]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[0]                                                                                       ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0][0],                                                                                      ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[1][0]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_1              ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay6_out1_1,             ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay2_out1_2              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_1                ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay6_out1_1,               ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay2_out1_2                ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_2       ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1_1,      ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[0]                                                                                       ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][0],                                                                                      ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][0]                                                                                       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_1               ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay6_out1_1,              ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay2_out1_2               ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1_3[7]                                                                                     ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_reg[0][7],                                                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_reg[1][7]                                                                                    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1_3[6]                                                                                     ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_reg[0][6],                                                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_reg[1][6]                                                                                    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[0][24]                                                                                   ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[1][24],                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[2][24]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[0][23]                                                                                   ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[1][23],                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[2][23]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[0][22]                                                                                   ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[1][22],                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[2][22]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[0][26]                                                                                   ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[1][26],                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[2][26]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_2       ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1_1,      ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_2                                                                              ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1_1,                                                                             ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay1_out1_2                                                                                ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay6_out1_1,                                                                               ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay2_out1_2                                                                                ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[27]                                                                                      ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0][27],                                                                                     ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[1][27]                                                                                      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay1_out1_2  ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1_1, ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay2_out1_2  ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay1_out1_1               ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay6_out1_1,              ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay2_out1_2               ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|thisPKTLen[12]                                                                                                       ; Stuck at GND              ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|pktLen[12],                                                                                                          ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|TxDataLength_reg[12]                                                                                                                                         ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1[0]                                                                                         ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1_1[0]                                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[21]                                                                                        ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay4_out1_1[21]                                                                                      ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[20]                                                                                        ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay4_out1_1[20]                                                                                      ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[18]                                                                                        ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay4_out1_1[18]                                                                                      ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[17]                                                                                        ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay4_out1_1[17]                                                                                      ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[15]                                                                                        ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay4_out1_1[15]                                                                                      ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[14]                                                                                        ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay4_out1_1[14]                                                                                      ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[13]                                                                                        ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay4_out1_1[13]                                                                                      ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[12]                                                                                        ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay4_out1_1[12]                                                                                      ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[5]                                                                                         ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay4_out1_1[5]                                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1[2]                                                                                         ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay4_out1_1[2]                                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay6_reg[0]                                                                                          ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay6_reg[1]                                                                                          ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_2[1]                                                                                       ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay6_out1_1[1]                                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_2[0]                                                                                       ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay6_out1_1[0]                                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1[5]                                                                                         ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_1[5]                                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1[4]                                                                                         ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_1[4]                                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1[3]                                                                                         ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_1[3]                                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1[2]                                                                                         ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_1[2]                                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1[1]                                                                                         ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_1[1]                                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1[0]                                                                                         ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_1[0]                                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[21]                                                                                        ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay1_out1_1[21]                                                                                      ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[20]                                                                                        ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay1_out1_1[20]                                                                                      ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[18]                                                                                        ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay1_out1_1[18]                                                                                      ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[17]                                                                                        ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay1_out1_1[17]                                                                                      ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[15]                                                                                        ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay1_out1_1[15]                                                                                      ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[14]                                                                                        ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay1_out1_1[14]                                                                                      ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[13]                                                                                        ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay1_out1_1[13]                                                                                      ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[12]                                                                                        ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay1_out1_1[12]                                                                                      ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[5]                                                                                         ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay1_out1_1[5]                                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay4_out1[6]                                                                                         ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_1[6]                                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|kconst_3[1]                                                                                ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|Gain3_out1_1[1]                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[7]      ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1         ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[7]              ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single:u_nfp_relop_comp|Delay6_out1                 ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[7]      ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1         ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay1_out1_2[1]                                                                                       ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay6_out1_1[1]                                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay1_out1_2[0]                                                                                       ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay6_out1_1[0]                                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[7]              ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6|nfp_relop_single:u_nfp_relop_comp|Delay6_out1                 ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[6]      ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1         ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_reg[0][26]                                                                                    ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_reg[1][26]                                                                                    ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[7]              ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5|nfp_relop_single:u_nfp_relop_comp|Delay6_out1                 ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[6] ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1    ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay2_out1[6]  ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp|Delay5_out1     ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[7]     ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1        ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[6]             ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3|nfp_relop_single:u_nfp_relop_comp|Delay6_out1                ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[7]      ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1         ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_out1[2]                                                                                         ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay1_out1_1[2]                                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[7]              ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2|nfp_relop_single:u_nfp_relop_comp|Delay6_out1                 ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[7]      ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1         ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[7]              ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1|nfp_relop_single:u_nfp_relop_comp|Delay6_out1                 ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_2[9]                                                                                       ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_out1_2[9]                                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_2[8]                                                                                       ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_out1_2[8]                                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[7]       ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1          ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay4_out1[7]               ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp|Delay6_out1                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay6_out1[25]                                                                                        ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay3_out1_3[25]                                                                                      ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay4_out1[7]                                                                             ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1|Delay6_out1                                                                                ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1[6]                                                                                         ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1_1[6]                                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay4_out1[7]                                                                               ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp|Delay6_out1                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1[5]                                                                                         ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1_1[5]                                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1[4]                                                                                         ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1_1[4]                                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][26]                                                                              ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][26]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][25]                                                                              ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][25]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][24]                                                                              ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][24]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][23]                                                                              ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][23]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][22]                                                                              ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][22]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][21]                                                                              ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][21]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][20]                                                                              ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][20]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][19]                                                                              ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][19]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][18]                                                                              ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][18]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][17]                                                                              ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][17]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][16]                                                                              ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][16]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][15]                                                                              ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][15]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][14]                                                                              ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][14]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][13]                                                                              ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][13]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][12]                                                                              ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][12]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][11]                                                                              ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][11]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][10]                                                                              ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][10]                                                                                   ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][9]                                                                               ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][9]                                                                                    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][8]                                                                               ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][8]                                                                                    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][7]                                                                               ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][7]                                                                                    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][6]                                                                               ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][6]                                                                                    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][5]                                                                               ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][5]                                                                                    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][4]                                                                               ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][4]                                                                                    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][3]                                                                               ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][3]                                                                                    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][2]                                                                               ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][2]                                                                                    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][1]                                                                               ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][1]                                                                                    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][0]                                                                               ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay24_reg[0][0]                                                                                    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[1][26]                                                                                    ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_reg[0][26]                                                                                    ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1[3]                                                                                         ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1_1[3]                                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1[2]                                                                                         ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1_1[2]                                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[1][37]                                                                              ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][37]                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[1][35]                                                                              ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][35]                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[1][36]                                                                              ; Lost Fanouts              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_hl_pl[0][36]                                                                              ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1[1]                                                                                         ; Stuck at GND              ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_out1_1[1]                                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|TxHeader_shift_reg[15]                                                                                                                                       ; Stuck at GND              ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|TxHeader_shift_reg[14]                                                                                                                                       ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|dataHeaderReg[0]                                                                                                     ; Stuck at GND              ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|dataHeaderReg[10]                                                                                                    ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6691  ;
; Number of registers using Synchronous Clear  ; 1167  ;
; Number of registers using Synchronous Load   ; 1077  ;
; Number of registers using Asynchronous Clear ; 5314  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5835  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                        ; 3       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                        ; 3       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0                                                                                                                                                                       ; 8       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0                                                                                                                                                                       ; 8       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6                                                                                                                                                                          ; 4       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9                                                                                                                                                                          ; 5       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                ; 4       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                ; 4       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_bu6:rdptr_g1p|counter5a0                                                                                                                                                                               ; 9       ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_7cc:wrptr_g1p|counter7a0                                                                                                                                                                               ; 8       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0|shift_taps_huv:auto_generated|dffe7                                                                                                                                                                  ; 2       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_guv:auto_generated|dffe7                                                                                                                                                                 ; 32      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1|shift_taps_nuv:auto_generated|dffe6                                                                                                                                                                 ; 49      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0|shift_taps_juv:auto_generated|dffe7                                                                                                                                       ; 45      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0|shift_taps_huv:auto_generated|cntr_b3h:cntr6|counter_reg_bit6                                                                                                                                        ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_guv:auto_generated|cntr_j1h:cntr6|counter_reg_bit2                                                                                                                                       ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1|shift_taps_nuv:auto_generated|cntr_i1h:cntr5|counter_reg_bit2                                                                                                                                       ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_guv:auto_generated|cntr_j1h:cntr6|counter_reg_bit1                                                                                                                                       ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|dffe7                                                                                                                                     ; 25      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_fuv:auto_generated|dffe6                                                                                                                                        ; 27      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0|shift_taps_buv:auto_generated|dffe6                                                                                                                                     ; 40      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0|shift_taps_juv:auto_generated|cntr_e1h:cntr6|counter_reg_bit1                                                                                                             ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1|shift_taps_nuv:auto_generated|cntr_i1h:cntr5|counter_reg_bit1                                                                                                                                       ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_guv:auto_generated|cntr_j1h:cntr6|counter_reg_bit0                                                                                                                                       ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0|shift_taps_juv:auto_generated|cntr_e1h:cntr6|counter_reg_bit0                                                                                                             ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0|shift_taps_huv:auto_generated|cntr_b3h:cntr6|counter_reg_bit3                                                                                                                                        ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0|shift_taps_rvv:auto_generated|dffe7                                                                                                                                    ; 34      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0|shift_taps_qvv:auto_generated|dffe7                                                                                                                                   ; 48      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|cntr_23h:cntr6|counter_reg_bit4                                                                                                           ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1                                                                                                                                                                                               ; 12      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_fuv:auto_generated|cntr_d1h:cntr5|counter_reg_bit1                                                                                                              ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0|shift_taps_buv:auto_generated|cntr_b1h:cntr5|counter_reg_bit0                                                                                                           ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0|shift_taps_huv:auto_generated|cntr_b3h:cntr6|counter_reg_bit1                                                                                                                                        ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|cntr_23h:cntr6|counter_reg_bit3                                                                                                           ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0|shift_taps_9uv:auto_generated|dffe7                                                                                                                                       ; 4       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0|shift_taps_1001:auto_generated|dffe7                                                                                                                                      ; 31      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0|shift_taps_iuv:auto_generated|dffe7                                                                                                                                        ; 8       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0|shift_taps_nvv:auto_generated|dffe7                                                                                                                                     ; 10      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|cntr_23h:cntr6|counter_reg_bit2                                                                                                           ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0|shift_taps_duv:auto_generated|dffe7                                                                                                                                   ; 14      ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated|dffe7                                                                                                                                       ; 2       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0|shift_taps_8uv:auto_generated|dffe7                                                                                                                                     ; 2       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0|shift_taps_rvv:auto_generated|cntr_m1h:cntr6|counter_reg_bit3                                                                                                          ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0|shift_taps_qvv:auto_generated|cntr_l1h:cntr6|counter_reg_bit3                                                                                                         ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|cntr_23h:cntr6|counter_reg_bit1                                                                                                           ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|cntr_23h:cntr6|counter_reg_bit0                                                                                                           ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0|shift_taps_9uv:auto_generated|cntr_83h:cntr6|counter_reg_bit4                                                                                                             ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0|shift_taps_1001:auto_generated|cntr_73h:cntr6|counter_reg_bit4                                                                                                            ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0|shift_taps_iuv:auto_generated|cntr_33h:cntr6|counter_reg_bit4                                                                                                              ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0|shift_taps_nvv:auto_generated|cntr_v2h:cntr6|counter_reg_bit3                                                                                                           ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0|shift_taps_9uv:auto_generated|cntr_83h:cntr6|counter_reg_bit3                                                                                                             ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0|shift_taps_duv:auto_generated|cntr_g1h:cntr6|counter_reg_bit2                                                                                                         ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated|cntr_43h:cntr6|counter_reg_bit4                                                                                                             ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0|shift_taps_8uv:auto_generated|cntr_03h:cntr6|counter_reg_bit4                                                                                                           ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0|shift_taps_1001:auto_generated|cntr_73h:cntr6|counter_reg_bit3                                                                                                            ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0|shift_taps_rvv:auto_generated|cntr_m1h:cntr6|counter_reg_bit0                                                                                                          ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0|shift_taps_9uv:auto_generated|cntr_83h:cntr6|counter_reg_bit2                                                                                                             ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0|shift_taps_iuv:auto_generated|cntr_33h:cntr6|counter_reg_bit2                                                                                                              ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0|shift_taps_nvv:auto_generated|cntr_v2h:cntr6|counter_reg_bit1                                                                                                           ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated|cntr_43h:cntr6|counter_reg_bit2                                                                                                             ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0|shift_taps_8uv:auto_generated|cntr_03h:cntr6|counter_reg_bit2                                                                                                           ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0|shift_taps_1001:auto_generated|cntr_73h:cntr6|counter_reg_bit1                                                                                                            ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0|shift_taps_iuv:auto_generated|cntr_33h:cntr6|counter_reg_bit1                                                                                                              ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0|shift_taps_nvv:auto_generated|cntr_v2h:cntr6|counter_reg_bit0                                                                                                           ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated|cntr_43h:cntr6|counter_reg_bit1                                                                                                             ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0|shift_taps_1001:auto_generated|cntr_73h:cntr6|counter_reg_bit0                                                                                                            ; 1       ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0|shift_taps_iuv:auto_generated|cntr_33h:cntr6|counter_reg_bit0                                                                                                              ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 69                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                     ; Megafunction                                                                                                                                                    ; Type       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|rd_dout[0..95]                     ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|mem_rtl_0                        ; RAM        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|rd_dout[0..63]        ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|mem_rtl_0           ; RAM        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|rd_doutB[0..7] ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|memory_rtl_0 ; RAM        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|rd_doutB[0..7]   ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|memory_rtl_0   ; RAM        ;
; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|rd_doutB[0..8]                                      ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|memory_rtl_0                                      ; RAM        ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch_reg[0..75]                                                     ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch_reg_rtl_0                                                    ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch2_reg[0..75]                                                    ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch_reg_rtl_0                                                    ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg[0..32]                        ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg[0..32][7]                     ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay27_reg_1[0..32][0..22]               ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay54_reg[0..29]                          ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay54_reg_rtl_0                         ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay51_reg[0..29]                          ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay54_reg_rtl_0                         ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay53_reg[0..29]                          ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay54_reg_rtl_0                         ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay52_reg[0..29]                          ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay54_reg_rtl_0                         ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay55_reg[0..28][0..7]                    ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay55_reg_rtl_0                         ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay56_reg[0..28][0..22]                   ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay55_reg_rtl_0                         ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay8_reg[0..24][0..7]                     ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay8_reg_rtl_0                          ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg[0..23][0,3]                     ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg_rtl_0                         ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay6_out1_1[22,24]                        ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_out1_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P29_out1[21,23]                       ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_out1_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P28_out1[20,22]                       ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_out1_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P27_1_out1[19,21]                     ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_out1_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P26_out1[18,20]                       ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_out1_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P25_out1[17,19]                       ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_out1_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P24_out1[16,18]                       ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_out1_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P23_out1[15,17]                       ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_out1_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P22_out1[14,16]                       ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_out1_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P21_out1[13,15]                       ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_out1_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P20_out1[12,14]                       ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_out1_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P19_out1[11,13]                       ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_out1_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P18_out1[10,12]                       ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_out1_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P17_out1[9,11]                        ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_out1_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P16_out1[8,10]                        ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_out1_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P15_out1[7,9]                         ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_out1_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P14_out1[6,8]                         ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_out1_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P13_out1[5,7]                         ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_out1_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P12_out1[4,6]                         ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_out1_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P11_out1[3,5]                         ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_out1_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P10_out1[2,4]                         ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_out1_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_out1[1,3]                          ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_out1_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_3[0..9][0..23]                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2_rtl_0                     ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2[4..13][0..23]               ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2_rtl_0                     ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg[0..12][0..8]                  ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay6_out1_1[13]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P29_out1[12]                          ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P28_out1[11]                          ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P27_1_out1[10]                        ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P26_out1[9]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P25_out1[8]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P24_out1[7]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P23_out1[6]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P22_out1[5]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P21_out1[4]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P20_out1[3]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P19_out1[2]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P18_out1[1]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_reg_1[0..8][0..8]                  ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_reg_1_rtl_0                      ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_reg_1[0,1][0..8]                   ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_reg_1_rtl_0                      ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay_out1[38..61]                        ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_reg_1_rtl_0                      ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_reg_1[0..8][0..23]                 ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_reg_1_rtl_0                      ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_2[1][0..23]                   ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_reg_1_rtl_0                      ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay6_out1_1[11]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_reg_1_rtl_0                      ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P29_out1[10]                          ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_reg_1_rtl_0                      ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P28_out1[9]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_reg_1_rtl_0                      ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P27_1_out1[8]                         ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_reg_1_rtl_0                      ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P26_out1[7]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_reg_1_rtl_0                      ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P25_out1[6]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_reg_1_rtl_0                      ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P24_out1[5]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_reg_1_rtl_0                      ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P23_out1[4]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_reg_1_rtl_0                      ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P22_out1[3]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_reg_1_rtl_0                      ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P21_out1[2]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_reg_1_rtl_0                      ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P20_out1[1]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_reg_1_rtl_0                      ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[2..10][0..30]                                             ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_0                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay6_out1_1[9]                            ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_0                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P29_out1[8]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_0                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P28_out1[7]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_0                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P27_1_out1[6]                         ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_0                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P26_out1[5]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_0                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P25_out1[4]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_0                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P24_out1[3]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_0                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P23_out1[2]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_0                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P22_out1[1]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_0                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg[3..10][31]                                                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_1                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay18_reg[0..7]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_1                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay14_reg[0..7]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_1                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay13_reg[0..7]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_1                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay15_reg[0..7][0..7]                     ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_1                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[0..6][22]                       ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_1                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_5[22]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_1                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay18_reg[0..7]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_1                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay14_reg[0..7]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_1                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay13_reg[0..7]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_1                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay15_reg[0..7][0..7]                     ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_1                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[0..6][22]                       ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_1                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_5[22]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_1                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay33_reg[0..3][0..22]                  ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_1                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay26_reg_1[0..3][0..22]                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_1                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay6_out1_1[8]                            ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_1                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P29_out1[7]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_1                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P28_out1[6]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_1                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P27_1_out1[5]                         ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_1                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P26_out1[4]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_1                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P25_out1[3]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_1                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P24_out1[2]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_1                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P23_out1[1]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_1                                                   ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1[0..5][0..12]                ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1_rtl_0                     ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay6_out1_1[6]                            ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1_rtl_0                     ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P29_out1[5]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1_rtl_0                     ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P28_out1[4]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1_rtl_0                     ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P27_1_out1[3]                         ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1_rtl_0                     ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P26_out1[2]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1_rtl_0                     ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P25_out1[1]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1_rtl_0                     ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg[2..6][0..21]                    ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg_rtl_0                         ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay17_reg[2..6][0..21]                    ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg_rtl_0                         ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay6_out1_1[5]                            ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg_rtl_0                         ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P29_out1[4]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg_rtl_0                         ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P28_out1[3]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg_rtl_0                         ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P27_1_out1[2]                         ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg_rtl_0                         ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P26_out1[1]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg_rtl_0                         ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_reg[0..3][0..7]                      ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_reg_rtl_0                          ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_reg[0..3][0..7]                      ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_reg_rtl_0                          ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay28_reg[0..3]                         ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_reg_rtl_0                          ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_1[0..3]                       ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_reg_rtl_0                          ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay1_out1_2[0..7]                         ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_reg_rtl_0                          ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_2[0..7]                         ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_reg_rtl_0                          ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_reg[0,1][0..7]                        ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_reg_rtl_0                          ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay6_out1_1[4]                            ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_reg_rtl_0                          ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P29_out1[3]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_reg_rtl_0                          ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P28_out1[2]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_reg_rtl_0                          ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P27_1_out1[1]                         ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_reg_rtl_0                          ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay5_reg[0,1][24,25]                      ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3[24,25]                        ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay5_reg[0,1][24,25]                      ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay2_out1_3[24,25]                        ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay32_reg[1..3][0..7]                   ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay6_out1_1[3]                            ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P29_out1[2]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P28_out1[1]                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay9_reg[0,1][0..26]                    ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][0]                    ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][1]                    ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][2]                    ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][3]                    ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][4]                    ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][5]                    ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][6]                    ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][7]                    ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][8]                    ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][9]                    ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][10]                   ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][11]                   ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][12]                   ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][13]                   ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][14]                   ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][15]                   ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][16]                   ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][17]                   ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][18]                   ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][19]                   ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][20]                   ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][21]                   ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][22]                   ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][23]                   ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][24]                   ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][25]                   ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Mult5~mult_ll_pl[1][26]                   ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0                       ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|wr_addr[2]                                                                                                                                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller|simrem[0]                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|wr_addr[0]                                                                                                                                                                                                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|tx_shift_reg[0]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|pktInfo_wrAddr[1]                                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|pktInfo_wrAddr[0]                                                                                                                                                                                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|rdAddr[1]                                                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|rdAddr[0]                                                                                                                                                                                                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|rdAddr[6]                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|rd_addr[1]                                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|rd_addr[0]                                                                                                                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|tx_dlen[6]                                                                                                                                                                                                                                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrAddrLast[3]                                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|simcycle[13]                                                                                                                                                                                                                                             ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay11_out1_2[17]                                                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|get_ver_reg[2]                                                                                                                                                                                                                                             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|fpga_rst_reg[1]                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|tx_dlen_low[0]                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|simcycle_low[6]                                                                                                                                                                                                                                          ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_6[5]                                                                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_6[25]                                                                                                                                                                                                                ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_6[36]                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|seqNumber[2]                                                                                                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay15_out1[4]                                                                                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay15_out1[9]                                                                                                                                                                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_3[4]                                                                                                                                                                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_3[33]                                                                                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7|nfp_relop_single_block:u_nfp_relop_comp_1|Delay3_out1[3]                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay9_out1[19]                                                                                                                                                                                                                    ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|dut_rst_reg[3]                                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_4[2]                                                                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_3[61]                                                                                                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_3[31]                                                                                                                                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|tx_dlen_actual[13]                                                                                                                                                                                                                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut|counter[0]                                                                                                                                                                                                                          ;
; 4:1                ; 88 bits   ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus|shiftreg[71]                                                                                                                                                                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_3[16]                                                                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_1[11]                                                                                                                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_1[12]                                                                                                                                                                                                                ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_1[20]                                                                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc|cmdReg[1]                                                                                                                                                                                                                                                  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_3[22]                                                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_3[14]                                                                                                                                                                                                               ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_3[12]                                                                                                                                                                                                               ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_3[40]                                                                                                                                                                                                               ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay14_out1_3[24]                                                                                                                                                                                                               ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_3[14]                                                                                                                                                                                                                  ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay1_out1_3[4]                                                                                                                                                                                                                   ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay10_out1_1[16]                                                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|payloadLen[4]                                                                                                                                                                                                           ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|payloadLen[4]                                                                                                                                                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus|dout[7]                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_6[1]                                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay14_out1[2]                                                                                                                                                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay14_out1[2]                                                                                                                                                                                                                    ;
; 4:1                ; 62 bits   ; 124 LEs       ; 124 LEs              ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_out1_1[9]                                                                                                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|txfifo_din[5]                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|TxHeader_shift_reg[14]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|TxHeader_shift_reg[8]                                                                                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_3[1]                                                                                                                                                                                                                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_6[47]                                                                                                                                                                                                                ;
; 7:1                ; 9 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_6[56]                                                                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay15_out1[10]                                                                                                                                                                                                                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay15_out1[12]                                                                                                                                                                                                                   ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay15_out1[20]                                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay15_out1[10]                                                                                                                                                                                                                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay15_out1[15]                                                                                                                                                                                                                   ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay15_out1[19]                                                                                                                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_out1_2[3]                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1_1[2]                                                                                                                                                                                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|dut_dout_reg[4]                                                                                                                                                                                                                                          ;
; 32:1               ; 3 bits    ; 63 LEs        ; 48 LEs               ; 15 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[7]                                                                                                                                                                                                                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_3[9]                                                                                                                                                                                                                 ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_3[13]                                                                                                                                                                                                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_3[4]                                                                                                                                                                                                                 ;
; 32:1               ; 2 bits    ; 42 LEs        ; 26 LEs               ; 16 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_reg[0][13]                                                                                                                                                                                                                ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_1[25]                                                                                                                                                                                                                ;
; 32:1               ; 2 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_1[0][23]                                                                                                                                                                                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay1_out1_3[3]                                                                                                                                                                                                                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay1_out1_3[2]                                                                                                                                                                                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|dataHeaderReg[31]                                                                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay4_out1_3[1]                                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay1_out1_3[1]                                                                                                                                                                                                                 ;
; 6:1                ; 11 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrAddr[9]                                                                                                                                                                                                                                                    ;
; 6:1                ; 13 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|byte_cnt[10]                                                                                                                                                                                                                                                                             ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_6[60]                                                                                                                                                                                                                ;
; 64:1               ; 2 bits    ; 84 LEs        ; 68 LEs               ; 16 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[0][0]                                                                                                                                                                                                                ;
; 64:1               ; 3 bits    ; 126 LEs       ; 105 LEs              ; 21 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay21_reg[0][3]                                                                                                                                                                                                                ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay15_out1[23]                                                                                                                                                                                                                   ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|Delay15_out1[22]                                                                                                                                                                                                                   ;
; 64:1               ; 3 bits    ; 126 LEs       ; 105 LEs              ; 21 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_1[0][12]                                                                                                                                                                                                             ;
; 64:1               ; 2 bits    ; 84 LEs        ; 52 LEs               ; 32 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay13_reg_1[0][19]                                                                                                                                                                                                             ;
; 64:1               ; 3 bits    ; 126 LEs       ; 102 LEs              ; 24 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[11]                                                                                                                                                                                                                ;
; 7:1                ; 22 bits   ; 88 LEs        ; 44 LEs               ; 44 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay5_out1_1[17]                                                                                                                                                                                                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay2_out1_3[0]                                                                                                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay4_out1_5[0]                                                                                                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_5[0]                                                                                                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_5[1]                                                                                                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay5_out1_4[0]                                                                                                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_out1_4[0]                                                                                                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay8_out1_4[1]                                                                                                                                                                                                                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|bit_count[2]                                                                                                                                                                                                                                                                             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|pktData[5]                                                                                                                                                                                                                                       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay3_out1_2[23]                                                                                                                                                                                                                ;
; 19:1               ; 2 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay7_out1_4[24]                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|tx_state                                                                                                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|tx_cnt                                                                                                                                                                                                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILPktMUX:u_FILPktMUX|cmdOut                                                                                                                                                                                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILPktMUX:u_FILPktMUX|dataVldOut                                                                                                                                                                                                                                                   ;
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|q[31]                                                                                                                                                                                                                                ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|ShiftRight0                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|ShiftRight0                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|ShiftRight0                                                                                                                                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|ShiftRight0                                                                                                                                                                                                                      ;
; 3:1                ; 88 bits   ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|q[33]                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|q[90]                                                                                                                                                                                                                                             ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|ShiftLeft0                                                                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|ShiftLeft0                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|ShiftLeft0                                                                                                                                                                                                                       ;
; 4:1                ; 54 bits   ; 108 LEs       ; 108 LEs              ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|ShiftLeft1                                                                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|ShiftLeft1                                                                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|ShiftLeft1                                                                                                                                                                                                                       ;
; 4:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|ShiftLeft1                                                                                                                                                                                                                       ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|ShiftLeft0                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|ShiftLeft0                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|ShiftLeft0                                                                                                                                                                                                                         ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|ShiftLeft0                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|ShiftLeft0                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|ShiftLeft0                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|coeffs_table_domain_2_out1                                                                                                                                                                                                       ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|ShiftRight1                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|ShiftRight1                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|ShiftRight1                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|ShiftRight1                                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|ShiftRight1                                                                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|ShiftRight1                                                                                                                                                                                                                      ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|ShiftRight0                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|ShiftRight0                                                                                                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|ShiftRight0                                                                                                                                                                                                                        ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|ShiftRight0                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|ShiftRight0                                                                                                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp|ShiftRight0                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|coeffs_table_domain_1_out1                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|if_exp_a_cfType_Exponent_Inf_out1[3]                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|if_exp_tmp_2_cfType_ExponentB_out1[4]                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Switch6_out1[2]                                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus|remword_next[1]                                                                                                                                                                                                                                  ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|if_exp_a_cfType_Exponent_Inf_1_out1[6]                                                                                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILPktMUX:u_FILPktMUX|state                                                                                                                                                                                                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|Selector15                                                                                                                                                                                                                                                                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|wrState                                                                                                                                                                                                                                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|pktState                                                                                                                                                                                                                                         ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|rx_state                                                                                                                                                                                                                                                 ;
; 10:1               ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|Selector38                                                                                                                                                                                                                                                                               ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|Selector44                                                                                                                                                                                                                                                                               ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |HDL_DUT_fil|FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|Selector43                                                                                                                                                                                                                                                                               ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |HDL_DUT_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |HDL_DUT_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |HDL_DUT_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |HDL_DUT_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |HDL_DUT_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |HDL_DUT_fil|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo ;
+---------------------------------+-------+------+-------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                        ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                     ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                     ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                               ;
+---------------------------------------+------------------------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_bu6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                            ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_7cc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                            ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                    ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|altsyncram_23d1:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                              ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                              ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                 ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                             ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                             ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                             ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                        ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                        ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                        ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                       ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                                       ;
+---------------------------------------+------------------------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|altsyncram_i8d1:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_sqs1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0|altsyncram_hns1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_n2s1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_c7s1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_ubo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0|altsyncram_5co1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0|altsyncram_o8s1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0|shift_taps_huv:auto_generated|altsyncram_5gc1:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0|shift_taps_huv:auto_generated|cntr_b3h:cntr6 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit6                                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|altsyncram_vic1:altsyncram5 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0|shift_taps_vvv:auto_generated|cntr_23h:cntr6 ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0|shift_taps_9uv:auto_generated|altsyncram_hfc1:altsyncram5 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0|shift_taps_9uv:auto_generated|cntr_83h:cntr6 ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0|shift_taps_1001:auto_generated|altsyncram_1jc1:altsyncram5 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0|shift_taps_1001:auto_generated|cntr_73h:cntr6 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                         ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0|shift_taps_iuv:auto_generated|altsyncram_1gc1:altsyncram5 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0|shift_taps_iuv:auto_generated|cntr_33h:cntr6 ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated|altsyncram_jfc1:altsyncram5 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0|shift_taps_auv:auto_generated|cntr_43h:cntr6 ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0|shift_taps_8uv:auto_generated|altsyncram_ffc1:altsyncram5 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0|shift_taps_8uv:auto_generated|cntr_03h:cntr6 ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0|shift_taps_qvv:auto_generated|altsyncram_ric1:altsyncram5 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0|shift_taps_qvv:auto_generated|cntr_l1h:cntr6 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0|shift_taps_nvv:auto_generated|altsyncram_bic1:altsyncram5 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0|shift_taps_nvv:auto_generated|cntr_v2h:cntr6 ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0|shift_taps_rvv:auto_generated|altsyncram_jic1:altsyncram5 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0|shift_taps_rvv:auto_generated|cntr_m1h:cntr6 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_guv:auto_generated|altsyncram_tfc1:altsyncram5 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0|shift_taps_guv:auto_generated|cntr_j1h:cntr6 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1|shift_taps_nuv:auto_generated|altsyncram_9gc1:altsyncram4 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1|shift_taps_nuv:auto_generated|cntr_i1h:cntr5 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0|shift_taps_duv:auto_generated|altsyncram_lfc1:altsyncram5 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0|shift_taps_duv:auto_generated|cntr_g1h:cntr6 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0|shift_taps_juv:auto_generated|altsyncram_rfc1:altsyncram5 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0|shift_taps_juv:auto_generated|cntr_e1h:cntr6 ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_fuv:auto_generated|altsyncram_nfc1:altsyncram4 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_reg_rtl_0|shift_taps_fuv:auto_generated|cntr_d1h:cntr5 ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0|shift_taps_buv:auto_generated|altsyncram_bfc1:altsyncram4 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0|shift_taps_buv:auto_generated|cntr_b1h:cntr5 ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MWClkMgr:u_ClockManager|altpll:u_dcm ;
+-------------------------------+-------------------------------+-------------------+
; Parameter Name                ; Value                         ; Type              ;
+-------------------------------+-------------------------------+-------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped           ;
; PLL_TYPE                      ; AUTO                          ; Untyped           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clockmodule ; Untyped           ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped           ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped           ;
; SCAN_CHAIN                    ; LONG                          ; Untyped           ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer    ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped           ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped           ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped           ;
; LOCK_HIGH                     ; 1                             ; Untyped           ;
; LOCK_LOW                      ; 1                             ; Untyped           ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Untyped           ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Untyped           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped           ;
; SKIP_VCO                      ; OFF                           ; Untyped           ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped           ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped           ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped           ;
; BANDWIDTH                     ; 0                             ; Untyped           ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped           ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped           ;
; DOWN_SPREAD                   ; 0                             ; Untyped           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped           ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped           ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped           ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped           ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped           ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped           ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped           ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped           ;
; CLK2_MULTIPLY_BY              ; 5                             ; Signed Integer    ;
; CLK1_MULTIPLY_BY              ; 5                             ; Signed Integer    ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer    ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped           ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped           ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped           ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped           ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped           ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped           ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped           ;
; CLK2_DIVIDE_BY                ; 2                             ; Signed Integer    ;
; CLK1_DIVIDE_BY                ; 2                             ; Signed Integer    ;
; CLK0_DIVIDE_BY                ; 2                             ; Signed Integer    ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped           ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped           ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped           ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped           ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped           ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped           ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped           ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped           ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped           ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped           ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped           ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped           ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped           ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped           ;
; CLK2_DUTY_CYCLE               ; 50                            ; Signed Integer    ;
; CLK1_DUTY_CYCLE               ; 50                            ; Signed Integer    ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped           ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped           ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped           ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped           ;
; DPA_DIVIDER                   ; 0                             ; Untyped           ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped           ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped           ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped           ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped           ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped           ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped           ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped           ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped           ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped           ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped           ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped           ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped           ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped           ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped           ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped           ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped           ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped           ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped           ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped           ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped           ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped           ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped           ;
; VCO_MIN                       ; 0                             ; Untyped           ;
; VCO_MAX                       ; 0                             ; Untyped           ;
; VCO_CENTER                    ; 0                             ; Untyped           ;
; PFD_MIN                       ; 0                             ; Untyped           ;
; PFD_MAX                       ; 0                             ; Untyped           ;
; M_INITIAL                     ; 0                             ; Untyped           ;
; M                             ; 0                             ; Untyped           ;
; N                             ; 1                             ; Untyped           ;
; M2                            ; 1                             ; Untyped           ;
; N2                            ; 1                             ; Untyped           ;
; SS                            ; 1                             ; Untyped           ;
; C0_HIGH                       ; 0                             ; Untyped           ;
; C1_HIGH                       ; 0                             ; Untyped           ;
; C2_HIGH                       ; 0                             ; Untyped           ;
; C3_HIGH                       ; 0                             ; Untyped           ;
; C4_HIGH                       ; 0                             ; Untyped           ;
; C5_HIGH                       ; 0                             ; Untyped           ;
; C6_HIGH                       ; 0                             ; Untyped           ;
; C7_HIGH                       ; 0                             ; Untyped           ;
; C8_HIGH                       ; 0                             ; Untyped           ;
; C9_HIGH                       ; 0                             ; Untyped           ;
; C0_LOW                        ; 0                             ; Untyped           ;
; C1_LOW                        ; 0                             ; Untyped           ;
; C2_LOW                        ; 0                             ; Untyped           ;
; C3_LOW                        ; 0                             ; Untyped           ;
; C4_LOW                        ; 0                             ; Untyped           ;
; C5_LOW                        ; 0                             ; Untyped           ;
; C6_LOW                        ; 0                             ; Untyped           ;
; C7_LOW                        ; 0                             ; Untyped           ;
; C8_LOW                        ; 0                             ; Untyped           ;
; C9_LOW                        ; 0                             ; Untyped           ;
; C0_INITIAL                    ; 0                             ; Untyped           ;
; C1_INITIAL                    ; 0                             ; Untyped           ;
; C2_INITIAL                    ; 0                             ; Untyped           ;
; C3_INITIAL                    ; 0                             ; Untyped           ;
; C4_INITIAL                    ; 0                             ; Untyped           ;
; C5_INITIAL                    ; 0                             ; Untyped           ;
; C6_INITIAL                    ; 0                             ; Untyped           ;
; C7_INITIAL                    ; 0                             ; Untyped           ;
; C8_INITIAL                    ; 0                             ; Untyped           ;
; C9_INITIAL                    ; 0                             ; Untyped           ;
; C0_MODE                       ; BYPASS                        ; Untyped           ;
; C1_MODE                       ; BYPASS                        ; Untyped           ;
; C2_MODE                       ; BYPASS                        ; Untyped           ;
; C3_MODE                       ; BYPASS                        ; Untyped           ;
; C4_MODE                       ; BYPASS                        ; Untyped           ;
; C5_MODE                       ; BYPASS                        ; Untyped           ;
; C6_MODE                       ; BYPASS                        ; Untyped           ;
; C7_MODE                       ; BYPASS                        ; Untyped           ;
; C8_MODE                       ; BYPASS                        ; Untyped           ;
; C9_MODE                       ; BYPASS                        ; Untyped           ;
; C0_PH                         ; 0                             ; Untyped           ;
; C1_PH                         ; 0                             ; Untyped           ;
; C2_PH                         ; 0                             ; Untyped           ;
; C3_PH                         ; 0                             ; Untyped           ;
; C4_PH                         ; 0                             ; Untyped           ;
; C5_PH                         ; 0                             ; Untyped           ;
; C6_PH                         ; 0                             ; Untyped           ;
; C7_PH                         ; 0                             ; Untyped           ;
; C8_PH                         ; 0                             ; Untyped           ;
; C9_PH                         ; 0                             ; Untyped           ;
; L0_HIGH                       ; 1                             ; Untyped           ;
; L1_HIGH                       ; 1                             ; Untyped           ;
; G0_HIGH                       ; 1                             ; Untyped           ;
; G1_HIGH                       ; 1                             ; Untyped           ;
; G2_HIGH                       ; 1                             ; Untyped           ;
; G3_HIGH                       ; 1                             ; Untyped           ;
; E0_HIGH                       ; 1                             ; Untyped           ;
; E1_HIGH                       ; 1                             ; Untyped           ;
; E2_HIGH                       ; 1                             ; Untyped           ;
; E3_HIGH                       ; 1                             ; Untyped           ;
; L0_LOW                        ; 1                             ; Untyped           ;
; L1_LOW                        ; 1                             ; Untyped           ;
; G0_LOW                        ; 1                             ; Untyped           ;
; G1_LOW                        ; 1                             ; Untyped           ;
; G2_LOW                        ; 1                             ; Untyped           ;
; G3_LOW                        ; 1                             ; Untyped           ;
; E0_LOW                        ; 1                             ; Untyped           ;
; E1_LOW                        ; 1                             ; Untyped           ;
; E2_LOW                        ; 1                             ; Untyped           ;
; E3_LOW                        ; 1                             ; Untyped           ;
; L0_INITIAL                    ; 1                             ; Untyped           ;
; L1_INITIAL                    ; 1                             ; Untyped           ;
; G0_INITIAL                    ; 1                             ; Untyped           ;
; G1_INITIAL                    ; 1                             ; Untyped           ;
; G2_INITIAL                    ; 1                             ; Untyped           ;
; G3_INITIAL                    ; 1                             ; Untyped           ;
; E0_INITIAL                    ; 1                             ; Untyped           ;
; E1_INITIAL                    ; 1                             ; Untyped           ;
; E2_INITIAL                    ; 1                             ; Untyped           ;
; E3_INITIAL                    ; 1                             ; Untyped           ;
; L0_MODE                       ; BYPASS                        ; Untyped           ;
; L1_MODE                       ; BYPASS                        ; Untyped           ;
; G0_MODE                       ; BYPASS                        ; Untyped           ;
; G1_MODE                       ; BYPASS                        ; Untyped           ;
; G2_MODE                       ; BYPASS                        ; Untyped           ;
; G3_MODE                       ; BYPASS                        ; Untyped           ;
; E0_MODE                       ; BYPASS                        ; Untyped           ;
; E1_MODE                       ; BYPASS                        ; Untyped           ;
; E2_MODE                       ; BYPASS                        ; Untyped           ;
; E3_MODE                       ; BYPASS                        ; Untyped           ;
; L0_PH                         ; 0                             ; Untyped           ;
; L1_PH                         ; 0                             ; Untyped           ;
; G0_PH                         ; 0                             ; Untyped           ;
; G1_PH                         ; 0                             ; Untyped           ;
; G2_PH                         ; 0                             ; Untyped           ;
; G3_PH                         ; 0                             ; Untyped           ;
; E0_PH                         ; 0                             ; Untyped           ;
; E1_PH                         ; 0                             ; Untyped           ;
; E2_PH                         ; 0                             ; Untyped           ;
; E3_PH                         ; 0                             ; Untyped           ;
; M_PH                          ; 0                             ; Untyped           ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped           ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped           ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped           ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped           ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped           ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped           ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped           ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped           ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped           ;
; CLK0_COUNTER                  ; G0                            ; Untyped           ;
; CLK1_COUNTER                  ; G0                            ; Untyped           ;
; CLK2_COUNTER                  ; G0                            ; Untyped           ;
; CLK3_COUNTER                  ; G0                            ; Untyped           ;
; CLK4_COUNTER                  ; G0                            ; Untyped           ;
; CLK5_COUNTER                  ; G0                            ; Untyped           ;
; CLK6_COUNTER                  ; E0                            ; Untyped           ;
; CLK7_COUNTER                  ; E1                            ; Untyped           ;
; CLK8_COUNTER                  ; E2                            ; Untyped           ;
; CLK9_COUNTER                  ; E3                            ; Untyped           ;
; L0_TIME_DELAY                 ; 0                             ; Untyped           ;
; L1_TIME_DELAY                 ; 0                             ; Untyped           ;
; G0_TIME_DELAY                 ; 0                             ; Untyped           ;
; G1_TIME_DELAY                 ; 0                             ; Untyped           ;
; G2_TIME_DELAY                 ; 0                             ; Untyped           ;
; G3_TIME_DELAY                 ; 0                             ; Untyped           ;
; E0_TIME_DELAY                 ; 0                             ; Untyped           ;
; E1_TIME_DELAY                 ; 0                             ; Untyped           ;
; E2_TIME_DELAY                 ; 0                             ; Untyped           ;
; E3_TIME_DELAY                 ; 0                             ; Untyped           ;
; M_TIME_DELAY                  ; 0                             ; Untyped           ;
; N_TIME_DELAY                  ; 0                             ; Untyped           ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped           ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped           ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped           ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped           ;
; ENABLE0_COUNTER               ; L0                            ; Untyped           ;
; ENABLE1_COUNTER               ; L0                            ; Untyped           ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped           ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped           ;
; LOOP_FILTER_C                 ; 5                             ; Untyped           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped           ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped           ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped           ;
; VCO_POST_SCALE                ; 0                             ; Untyped           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped           ;
; INTENDED_DEVICE_FAMILY        ; NONE                          ; Untyped           ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped           ;
; PORT_CLK1                     ; PORT_USED                     ; Untyped           ;
; PORT_CLK2                     ; PORT_USED                     ; Untyped           ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped           ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped           ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped           ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped           ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped           ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped           ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped           ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped           ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped           ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped           ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped           ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped           ;
; M_TEST_SOURCE                 ; 5                             ; Untyped           ;
; C0_TEST_SOURCE                ; 5                             ; Untyped           ;
; C1_TEST_SOURCE                ; 5                             ; Untyped           ;
; C2_TEST_SOURCE                ; 5                             ; Untyped           ;
; C3_TEST_SOURCE                ; 5                             ; Untyped           ;
; C4_TEST_SOURCE                ; 5                             ; Untyped           ;
; C5_TEST_SOURCE                ; 5                             ; Untyped           ;
; C6_TEST_SOURCE                ; 5                             ; Untyped           ;
; C7_TEST_SOURCE                ; 5                             ; Untyped           ;
; C8_TEST_SOURCE                ; 5                             ; Untyped           ;
; C9_TEST_SOURCE                ; 5                             ; Untyped           ;
; CBXI_PARAMETER                ; clockmodule_altpll            ; Untyped           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped           ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped           ;
; WIDTH_CLOCK                   ; 5                             ; Signed Integer    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped           ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped           ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE    ;
+-------------------------------+-------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                 ;
+-------------------------+-------------+--------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                       ;
; LPM_WIDTH               ; 9           ; Signed Integer                                                                       ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                                       ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                              ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                              ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                              ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                       ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                              ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                              ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                              ;
; CBXI_PARAMETER          ; dcfifo_eip1 ; Untyped                                                                              ;
+-------------------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                               ;
; LPM_WIDTH               ; 21          ; Signed Integer                                                                               ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                                               ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                      ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                               ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                      ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                      ;
; CBXI_PARAMETER          ; dcfifo_mkq1 ; Untyped                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component ;
+-------------------------+------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                                                        ;
+-------------------------+------------------+-------------------------------------------------------------------------------------------------------------+
; sld_auto_instance_index ; NO               ; String                                                                                                      ;
; sld_instance_index      ; 54               ; Signed Integer                                                                                              ;
; sld_ir_width            ; 16               ; Signed Integer                                                                                              ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                                                                              ;
; sld_sim_action          ;                  ; String                                                                                                      ;
; sld_sim_total_length    ; 0                ; Signed Integer                                                                                              ;
; lpm_type                ; sld_virtual_jtag ; String                                                                                                      ;
; lpm_hint                ; UNUSED           ; String                                                                                                      ;
+-------------------------+------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc ;
+----------------+------------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                           ;
+----------------+------------------+--------------------------------------------------------------------------------+
; version        ; 0000001000000000 ; Unsigned Binary                                                                ;
+----------------+------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------+
; bufferaddrwidth ; 11    ; Signed Integer                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; datawidth      ; 9     ; Signed Integer                                                                                                                    ;
; addrwidth      ; 11    ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                   ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------+
; version        ; 0000001000000000 ; Unsigned Binary                                                                                        ;
+----------------+------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 9     ; Signed Integer                                                                                                                           ;
; addr_width     ; 12    ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; datawidth      ; 9     ; Signed Integer                                                                                                                                         ;
; addrwidth      ; 12    ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; data_width     ; 9     ; Signed Integer                                                                                                                           ;
; addr_width     ; 11    ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; datawidth      ; 9     ; Signed Integer                                                                                                                                         ;
; addrwidth      ; 11    ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                              ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; data_buf_width           ; 11    ; Signed Integer                                                                                                    ;
; data_pktinfo_buf_width   ; 2     ; Signed Integer                                                                                                    ;
; status_buf_width         ; 4     ; Signed Integer                                                                                                    ;
; status_pktinfo_buf_width ; 2     ; Signed Integer                                                                                                    ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; data_buf_width    ; 11    ; Signed Integer                                                                                                                                  ;
; pktinfo_buf_width ; 2     ; Signed Integer                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datawidth      ; 8     ; Signed Integer                                                                                                                                                       ;
; addrwidth      ; 11    ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datawidth      ; 14    ; Signed Integer                                                                                                                                                       ;
; addrwidth      ; 2     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; data_buf_width    ; 4     ; Signed Integer                                                                                                                                    ;
; pktinfo_buf_width ; 2     ; Signed Integer                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datawidth      ; 8     ; Signed Integer                                                                                                                                                         ;
; addrwidth      ; 4     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datawidth      ; 7     ; Signed Integer                                                                                                                                                         ;
; addrwidth      ; 2     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; inword         ; 8     ; Signed Integer                                                                                      ;
; outword        ; 12    ; Signed Integer                                                                                      ;
; wordsize       ; 8     ; Signed Integer                                                                                      ;
; hasenable      ; 1     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 8     ; Signed Integer                                                                                                                           ;
; outword        ; 8     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 16    ; Signed Integer                                                                                                                          ;
; fifo_uword     ; 4     ; Signed Integer                                                                                                                          ;
; fifo_width     ; 64    ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data           ; 64    ; Signed Integer                                                                                                                                                  ;
; addr           ; 4     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; hasenable      ; 1     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; fifo_depth     ; 16    ; Signed Integer                                                                                                             ;
; fifo_uword     ; 4     ; Signed Integer                                                                                                             ;
; fifo_width     ; 96    ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; data           ; 96    ; Signed Integer                                                                                                                                     ;
; addr           ; 4     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; wordsize       ; 8     ; Signed Integer                                                                                                              ;
; outword        ; 12    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                              ; Type                                                                                                       ;
+------------------------------------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT                                          ; Untyped                                                                                                    ;
; WIDTH_A                            ; 96                                                 ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 4                                                  ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 16                                                 ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                                                                                                    ;
; WIDTH_B                            ; 96                                                 ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 4                                                  ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 16                                                 ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0                                             ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                                                                                    ;
; INIT_FILE                          ; db/HDL_DUT_fil.ram0_mwfil_dpscram_78aec0cb.hdl.mif ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V                                          ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_sqs1                                    ; Untyped                                                                                                    ;
+------------------------------------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                              ; Type                                                                                                                    ;
+------------------------------------+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT                                          ; Untyped                                                                                                                 ;
; WIDTH_A                            ; 64                                                 ; Untyped                                                                                                                 ;
; WIDTHAD_A                          ; 4                                                  ; Untyped                                                                                                                 ;
; NUMWORDS_A                         ; 16                                                 ; Untyped                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                                                                                                                 ;
; WIDTH_B                            ; 64                                                 ; Untyped                                                                                                                 ;
; WIDTHAD_B                          ; 4                                                  ; Untyped                                                                                                                 ;
; NUMWORDS_B                         ; 16                                                 ; Untyped                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0                                             ; Untyped                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                                                                                                                 ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                                                                                                 ;
; INIT_FILE                          ; db/HDL_DUT_fil.ram0_mwfil_dpscram_a05446ce.hdl.mif ; Untyped                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V                                          ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_hns1                                    ; Untyped                                                                                                                 ;
+------------------------------------+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                                                                    ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                                                                 ;
; WIDTH_A                            ; 8                                            ; Untyped                                                                                                                                 ;
; WIDTHAD_A                          ; 4                                            ; Untyped                                                                                                                                 ;
; NUMWORDS_A                         ; 16                                           ; Untyped                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                                 ;
; WIDTH_B                            ; 8                                            ; Untyped                                                                                                                                 ;
; WIDTHAD_B                          ; 4                                            ; Untyped                                                                                                                                 ;
; NUMWORDS_B                         ; 16                                           ; Untyped                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                                                                                                                 ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                                                                 ;
; INIT_FILE                          ; db/HDL_DUT_fil.ram0_MWDPRAM_fbbd6693.hdl.mif ; Untyped                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_n2s1                              ; Untyped                                                                                                                                 ;
+------------------------------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                                                                  ;
+------------------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                                                               ;
; WIDTH_A                            ; 8                                            ; Untyped                                                                                                                               ;
; WIDTHAD_A                          ; 11                                           ; Untyped                                                                                                                               ;
; NUMWORDS_A                         ; 2048                                         ; Untyped                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                               ;
; WIDTH_B                            ; 8                                            ; Untyped                                                                                                                               ;
; WIDTHAD_B                          ; 11                                           ; Untyped                                                                                                                               ;
; NUMWORDS_B                         ; 2048                                         ; Untyped                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                                                                                                               ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                                                               ;
; INIT_FILE                          ; db/HDL_DUT_fil.ram0_MWDPRAM_4d214765.hdl.mif ; Untyped                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_c7s1                              ; Untyped                                                                                                                               ;
+------------------------------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                                                    ;
+------------------------------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                                                 ;
; WIDTH_A                            ; 9                                            ; Untyped                                                                                                                 ;
; WIDTHAD_A                          ; 11                                           ; Untyped                                                                                                                 ;
; NUMWORDS_A                         ; 2048                                         ; Untyped                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                 ;
; WIDTH_B                            ; 9                                            ; Untyped                                                                                                                 ;
; WIDTHAD_B                          ; 11                                           ; Untyped                                                                                                                 ;
; NUMWORDS_B                         ; 2048                                         ; Untyped                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                                                                                                 ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                                                 ;
; INIT_FILE                          ; db/HDL_DUT_fil.ram0_MWDPRAM_6502bd71.hdl.mif ; Untyped                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_ubo1                              ; Untyped                                                                                                                 ;
+------------------------------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                                                    ;
+------------------------------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                                                 ;
; WIDTH_A                            ; 9                                            ; Untyped                                                                                                                 ;
; WIDTHAD_A                          ; 12                                           ; Untyped                                                                                                                 ;
; NUMWORDS_A                         ; 4096                                         ; Untyped                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                                                 ;
; WIDTH_B                            ; 9                                            ; Untyped                                                                                                                 ;
; WIDTHAD_B                          ; 12                                           ; Untyped                                                                                                                 ;
; NUMWORDS_B                         ; 4096                                         ; Untyped                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                                                                                                 ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                                                 ;
; INIT_FILE                          ; db/HDL_DUT_fil.ram0_MWDPRAM_6502bd12.hdl.mif ; Untyped                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_5co1                              ; Untyped                                                                                                                 ;
+------------------------------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                                                                               ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT                                    ; Untyped                                                                                            ;
; WIDTH_A                            ; 9                                            ; Untyped                                                                                            ;
; WIDTHAD_A                          ; 11                                           ; Untyped                                                                                            ;
; NUMWORDS_A                         ; 2048                                         ; Untyped                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_B                            ; 9                                            ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 11                                           ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 2048                                         ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0                                       ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                                         ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                                                                            ;
; INIT_FILE                          ; db/HDL_DUT_fil.ram0_MWDPRAM_6502bd71.hdl.mif ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                                            ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_o8s1                              ; Untyped                                                                                            ;
+------------------------------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                      ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                   ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                   ;
; TAP_DISTANCE   ; 76             ; Untyped                                                                                                                                   ;
; WIDTH          ; 2              ; Untyped                                                                                                                                   ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                   ;
; CBXI_PARAMETER ; shift_taps_huv ; Untyped                                                                                                                                   ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                   ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                ;
; TAP_DISTANCE   ; 33             ; Untyped                                                                                                                                                                ;
; WIDTH          ; 25             ; Untyped                                                                                                                                                                ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                                ;
; CBXI_PARAMETER ; shift_taps_vvv ; Untyped                                                                                                                                                                ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                              ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                              ;
; TAP_DISTANCE   ; 30             ; Untyped                                                                                                                                                              ;
; WIDTH          ; 4              ; Untyped                                                                                                                                                              ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                              ;
; CBXI_PARAMETER ; shift_taps_9uv ; Untyped                                                                                                                                                              ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0 ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                                ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                                                             ;
; NUMBER_OF_TAPS ; 1               ; Untyped                                                                                                                                                             ;
; TAP_DISTANCE   ; 29              ; Untyped                                                                                                                                                             ;
; WIDTH          ; 31              ; Untyped                                                                                                                                                             ;
; POWER_UP_STATE ; DONT_CARE       ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER ; shift_taps_1001 ; Untyped                                                                                                                                                             ;
+----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                             ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                             ;
; TAP_DISTANCE   ; 25             ; Untyped                                                                                                                                                             ;
; WIDTH          ; 8              ; Untyped                                                                                                                                                             ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER ; shift_taps_iuv ; Untyped                                                                                                                                                             ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                              ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                              ;
; TAP_DISTANCE   ; 24             ; Untyped                                                                                                                                                              ;
; WIDTH          ; 2              ; Untyped                                                                                                                                                              ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                              ;
; CBXI_PARAMETER ; shift_taps_auv ; Untyped                                                                                                                                                              ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                   ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                ;
; TAP_DISTANCE   ; 22             ; Untyped                                                                                                                                                                ;
; WIDTH          ; 2              ; Untyped                                                                                                                                                                ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                                ;
; CBXI_PARAMETER ; shift_taps_8uv ; Untyped                                                                                                                                                                ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                     ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                  ;
; NUMBER_OF_TAPS ; 2              ; Untyped                                                                                                                                                                  ;
; TAP_DISTANCE   ; 10             ; Untyped                                                                                                                                                                  ;
; WIDTH          ; 24             ; Untyped                                                                                                                                                                  ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER ; shift_taps_qvv ; Untyped                                                                                                                                                                  ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                   ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                ;
; TAP_DISTANCE   ; 13             ; Untyped                                                                                                                                                                ;
; WIDTH          ; 10             ; Untyped                                                                                                                                                                ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                                ;
; CBXI_PARAMETER ; shift_taps_nvv ; Untyped                                                                                                                                                                ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                    ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                 ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                 ;
; TAP_DISTANCE   ; 11             ; Untyped                                                                                                                                                                 ;
; WIDTH          ; 34             ; Untyped                                                                                                                                                                 ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER ; shift_taps_rvv ; Untyped                                                                                                                                                                 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                       ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                    ;
; TAP_DISTANCE   ; 9              ; Untyped                                                                                                                                    ;
; WIDTH          ; 32             ; Untyped                                                                                                                                    ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_guv ; Untyped                                                                                                                                    ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                       ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                    ;
; TAP_DISTANCE   ; 8              ; Untyped                                                                                                                                    ;
; WIDTH          ; 49             ; Untyped                                                                                                                                    ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_nuv ; Untyped                                                                                                                                    ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                     ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                  ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                  ;
; TAP_DISTANCE   ; 6              ; Untyped                                                                                                                                                                  ;
; WIDTH          ; 14             ; Untyped                                                                                                                                                                  ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER ; shift_taps_duv ; Untyped                                                                                                                                                                  ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                              ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                              ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                                                                              ;
; WIDTH          ; 45             ; Untyped                                                                                                                                                              ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                              ;
; CBXI_PARAMETER ; shift_taps_juv ; Untyped                                                                                                                                                              ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_reg_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                             ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                             ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                                                                             ;
; WIDTH          ; 27             ; Untyped                                                                                                                                                             ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER ; shift_taps_fuv ; Untyped                                                                                                                                                             ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                   ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                                                ;
; WIDTH          ; 40             ; Untyped                                                                                                                                                                ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                                ;
; CBXI_PARAMETER ; shift_taps_buv ; Untyped                                                                                                                                                                ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; MWClkMgr:u_ClockManager|altpll:u_dcm ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                       ;
; Entity Instance            ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo         ;
;     -- FIFO Type           ; Dual Clock                                                                              ;
;     -- LPM_WIDTH           ; 9                                                                                       ;
;     -- LPM_NUMWORDS        ; 16                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                     ;
;     -- USE_EAB             ; ON                                                                                      ;
; Entity Instance            ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                              ;
;     -- LPM_WIDTH           ; 21                                                                                      ;
;     -- LPM_NUMWORDS        ; 2048                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                     ;
;     -- USE_EAB             ; ON                                                                                      ;
+----------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                       ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                                                                                                          ;
; Entity Instance                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 96                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                               ;
;     -- WIDTH_B                            ; 96                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                   ;
; Entity Instance                           ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 64                                                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                               ;
;     -- WIDTH_B                            ; 64                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                   ;
; Entity Instance                           ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                   ;
; Entity Instance                           ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                   ;
; Entity Instance                           ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 9                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                               ;
;     -- WIDTH_B                            ; 9                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                  ;
; Entity Instance                           ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 9                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                               ;
;     -- WIDTH_B                            ; 9                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                  ;
; Entity Instance                           ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                  ;
;     -- WIDTH_A                            ; 9                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                               ;
;     -- WIDTH_B                            ; 9                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                    ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                     ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 16                                                                                                                                                        ;
; Entity Instance            ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0                                ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                         ;
;     -- TAP_DISTANCE        ; 76                                                                                                                                                        ;
;     -- WIDTH               ; 2                                                                                                                                                         ;
; Entity Instance            ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0   ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                         ;
;     -- TAP_DISTANCE        ; 33                                                                                                                                                        ;
;     -- WIDTH               ; 25                                                                                                                                                        ;
; Entity Instance            ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0     ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                         ;
;     -- TAP_DISTANCE        ; 30                                                                                                                                                        ;
;     -- WIDTH               ; 4                                                                                                                                                         ;
; Entity Instance            ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0     ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                         ;
;     -- TAP_DISTANCE        ; 29                                                                                                                                                        ;
;     -- WIDTH               ; 31                                                                                                                                                        ;
; Entity Instance            ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0      ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                         ;
;     -- TAP_DISTANCE        ; 25                                                                                                                                                        ;
;     -- WIDTH               ; 8                                                                                                                                                         ;
; Entity Instance            ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0     ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                         ;
;     -- TAP_DISTANCE        ; 24                                                                                                                                                        ;
;     -- WIDTH               ; 2                                                                                                                                                         ;
; Entity Instance            ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0   ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                         ;
;     -- TAP_DISTANCE        ; 22                                                                                                                                                        ;
;     -- WIDTH               ; 2                                                                                                                                                         ;
; Entity Instance            ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 2                                                                                                                                                         ;
;     -- TAP_DISTANCE        ; 10                                                                                                                                                        ;
;     -- WIDTH               ; 24                                                                                                                                                        ;
; Entity Instance            ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0   ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                         ;
;     -- TAP_DISTANCE        ; 13                                                                                                                                                        ;
;     -- WIDTH               ; 10                                                                                                                                                        ;
; Entity Instance            ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0  ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                         ;
;     -- TAP_DISTANCE        ; 11                                                                                                                                                        ;
;     -- WIDTH               ; 34                                                                                                                                                        ;
; Entity Instance            ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0                               ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                         ;
;     -- TAP_DISTANCE        ; 9                                                                                                                                                         ;
;     -- WIDTH               ; 32                                                                                                                                                        ;
; Entity Instance            ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1                               ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                         ;
;     -- TAP_DISTANCE        ; 8                                                                                                                                                         ;
;     -- WIDTH               ; 49                                                                                                                                                        ;
; Entity Instance            ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                         ;
;     -- TAP_DISTANCE        ; 6                                                                                                                                                         ;
;     -- WIDTH               ; 14                                                                                                                                                        ;
; Entity Instance            ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0     ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                         ;
;     -- TAP_DISTANCE        ; 5                                                                                                                                                         ;
;     -- WIDTH               ; 45                                                                                                                                                        ;
; Entity Instance            ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_reg_rtl_0      ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                         ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                                         ;
;     -- WIDTH               ; 27                                                                                                                                                        ;
; Entity Instance            ; FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0   ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                         ;
;     -- TAP_DISTANCE        ; 3                                                                                                                                                         ;
;     -- WIDTH               ; 40                                                                                                                                                        ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within7" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                          ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; higher_bound[29..25] ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[23..22] ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[11..6]  ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[4..3]   ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[1..0]   ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[21..20] ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[18..17] ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[15..12] ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[31]     ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[30]     ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[24]     ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[19]     ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[16]     ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[2]      ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[29..23]  ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[18..17]  ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[15..14]  ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[9..5]    ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[22..21]  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[13..12]  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[4..3]    ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[1..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[31]      ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[30]      ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[20]      ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[19]      ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[16]      ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[11]      ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[10]      ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[2]       ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within6" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                          ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; higher_bound[29..23] ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[18..17] ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[15..14] ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[9..5]   ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[13..12] ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[4..3]   ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[31]     ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[30]     ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[20]     ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[19]     ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[16]     ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[11]     ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[10]     ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[2]      ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[29..19]  ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[17..16]  ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[9..6]    ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[11..10]  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[3..1]    ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[31]      ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[30]      ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[18]      ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[15]      ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[14]      ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[13]      ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[12]      ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[5]       ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[4]       ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[0]       ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within5" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                          ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; higher_bound[29..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[17..16] ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[9..6]   ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[11..10] ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[3..1]   ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[31]     ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[30]     ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[18]     ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[15]     ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[14]     ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[13]     ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[0]      ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[31..30]  ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[19..13]  ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[11..10]  ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[8..6]    ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[4..0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[29..22]  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[21]      ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[20]      ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[12]      ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[9]       ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[5]       ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                               ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; lower_bound[31..30]  ; Input ; Info     ; Stuck at VCC                                                                                                                                          ;
; lower_bound[19..13]  ; Input ; Info     ; Stuck at VCC                                                                                                                                          ;
; lower_bound[11..10]  ; Input ; Info     ; Stuck at VCC                                                                                                                                          ;
; lower_bound[8..6]    ; Input ; Info     ; Stuck at VCC                                                                                                                                          ;
; lower_bound[4..0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                          ;
; lower_bound[29..22]  ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; lower_bound[21]      ; Input ; Info     ; Stuck at VCC                                                                                                                                          ;
; lower_bound[20]      ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; lower_bound[12]      ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; lower_bound[9]       ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; lower_bound[5]       ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; higher_bound[19..13] ; Input ; Info     ; Stuck at VCC                                                                                                                                          ;
; higher_bound[11..10] ; Input ; Info     ; Stuck at VCC                                                                                                                                          ;
; higher_bound[8..6]   ; Input ; Info     ; Stuck at VCC                                                                                                                                          ;
; higher_bound[4..0]   ; Input ; Info     ; Stuck at VCC                                                                                                                                          ;
; higher_bound[29..22] ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; higher_bound[31]     ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; higher_bound[30]     ; Input ; Info     ; Stuck at VCC                                                                                                                                          ;
; higher_bound[21]     ; Input ; Info     ; Stuck at VCC                                                                                                                                          ;
; higher_bound[20]     ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; higher_bound[12]     ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; higher_bound[9]      ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
; higher_bound[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                          ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                           ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; lower_bound[19..13]  ; Input ; Info     ; Stuck at VCC                                                                                                                                      ;
; lower_bound[11..10]  ; Input ; Info     ; Stuck at VCC                                                                                                                                      ;
; lower_bound[8..6]    ; Input ; Info     ; Stuck at VCC                                                                                                                                      ;
; lower_bound[4..0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                      ;
; lower_bound[29..22]  ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
; lower_bound[31]      ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
; lower_bound[30]      ; Input ; Info     ; Stuck at VCC                                                                                                                                      ;
; lower_bound[21]      ; Input ; Info     ; Stuck at VCC                                                                                                                                      ;
; lower_bound[20]      ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
; lower_bound[12]      ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
; lower_bound[9]       ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
; lower_bound[5]       ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
; higher_bound[29..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                      ;
; higher_bound[17..16] ; Input ; Info     ; Stuck at VCC                                                                                                                                      ;
; higher_bound[9..6]   ; Input ; Info     ; Stuck at VCC                                                                                                                                      ;
; higher_bound[31..30] ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
; higher_bound[11..10] ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
; higher_bound[3..1]   ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
; higher_bound[18]     ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
; higher_bound[15]     ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
; higher_bound[14]     ; Input ; Info     ; Stuck at VCC                                                                                                                                      ;
; higher_bound[13]     ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
; higher_bound[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                      ;
; higher_bound[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
; higher_bound[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                      ;
; higher_bound[0]      ; Input ; Info     ; Stuck at VCC                                                                                                                                      ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within2" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                          ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; higher_bound[29..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[17..16] ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[9..6]   ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[31..30] ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[11..10] ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[3..1]   ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[18]     ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[15]     ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[14]     ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[13]     ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[4]      ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[0]      ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[29..23]  ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[18..17]  ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[15..14]  ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[9..5]    ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[31..30]  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[22..21]  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[13..12]  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[4..3]    ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[1..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[20]      ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[19]      ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[16]      ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[11]      ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[10]      ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[2]       ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within1" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                          ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; higher_bound[29..23] ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[18..17] ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[15..14] ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[9..5]   ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[31..30] ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[22..21] ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[13..12] ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[4..3]   ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[20]     ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[19]     ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[16]     ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[11]     ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; higher_bound[10]     ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; higher_bound[2]      ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[29..25]  ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[23..22]  ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[11..6]   ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[4..3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[1..0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[31..30]  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[21..20]  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[18..17]  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[15..12]  ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[24]      ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[19]      ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[16]      ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; lower_bound[5]       ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
; lower_bound[2]       ; Input ; Info     ; Stuck at GND                                                                                                                                     ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                         ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; higher_bound[29..25] ; Input ; Info     ; Stuck at VCC                                                                                                                                    ;
; higher_bound[23..22] ; Input ; Info     ; Stuck at VCC                                                                                                                                    ;
; higher_bound[11..6]  ; Input ; Info     ; Stuck at VCC                                                                                                                                    ;
; higher_bound[4..3]   ; Input ; Info     ; Stuck at VCC                                                                                                                                    ;
; higher_bound[1..0]   ; Input ; Info     ; Stuck at VCC                                                                                                                                    ;
; higher_bound[31..30] ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
; higher_bound[21..20] ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
; higher_bound[18..17] ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
; higher_bound[15..12] ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
; higher_bound[24]     ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
; higher_bound[19]     ; Input ; Info     ; Stuck at VCC                                                                                                                                    ;
; higher_bound[16]     ; Input ; Info     ; Stuck at VCC                                                                                                                                    ;
; higher_bound[5]      ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
; higher_bound[2]      ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
; lower_bound[29..25]  ; Input ; Info     ; Stuck at VCC                                                                                                                                    ;
; lower_bound[23..22]  ; Input ; Info     ; Stuck at VCC                                                                                                                                    ;
; lower_bound[11..6]   ; Input ; Info     ; Stuck at VCC                                                                                                                                    ;
; lower_bound[4..3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                    ;
; lower_bound[1..0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                    ;
; lower_bound[21..20]  ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
; lower_bound[18..17]  ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
; lower_bound[15..12]  ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
; lower_bound[31]      ; Input ; Info     ; Stuck at VCC                                                                                                                                    ;
; lower_bound[30]      ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
; lower_bound[24]      ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
; lower_bound[19]      ; Input ; Info     ; Stuck at VCC                                                                                                                                    ;
; lower_bound[16]      ; Input ; Info     ; Stuck at VCC                                                                                                                                    ;
; lower_bound[5]       ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
; lower_bound[2]       ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp" ;
+-----------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                      ;
+-----------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; nfp_in1[11..6]  ; Input ; Info     ; Stuck at VCC                                                                                                 ;
; nfp_in1[4..3]   ; Input ; Info     ; Stuck at VCC                                                                                                 ;
; nfp_in1[1..0]   ; Input ; Info     ; Stuck at VCC                                                                                                 ;
; nfp_in1[29..23] ; Input ; Info     ; Stuck at GND                                                                                                 ;
; nfp_in1[21..20] ; Input ; Info     ; Stuck at GND                                                                                                 ;
; nfp_in1[18..17] ; Input ; Info     ; Stuck at GND                                                                                                 ;
; nfp_in1[15..12] ; Input ; Info     ; Stuck at GND                                                                                                 ;
; nfp_in1[31]     ; Input ; Info     ; Stuck at GND                                                                                                 ;
; nfp_in1[30]     ; Input ; Info     ; Stuck at VCC                                                                                                 ;
; nfp_in1[22]     ; Input ; Info     ; Stuck at VCC                                                                                                 ;
; nfp_in1[19]     ; Input ; Info     ; Stuck at VCC                                                                                                 ;
; nfp_in1[16]     ; Input ; Info     ; Stuck at VCC                                                                                                 ;
; nfp_in1[5]      ; Input ; Info     ; Stuck at GND                                                                                                 ;
; nfp_in1[2]      ; Input ; Info     ; Stuck at GND                                                                                                 ;
+-----------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp" ;
+-----------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                      ;
+-----------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; nfp_in2[11..6]  ; Input ; Info     ; Stuck at VCC                                                                                                 ;
; nfp_in2[4..3]   ; Input ; Info     ; Stuck at VCC                                                                                                 ;
; nfp_in2[1..0]   ; Input ; Info     ; Stuck at VCC                                                                                                 ;
; nfp_in2[29..23] ; Input ; Info     ; Stuck at GND                                                                                                 ;
; nfp_in2[21..20] ; Input ; Info     ; Stuck at GND                                                                                                 ;
; nfp_in2[18..17] ; Input ; Info     ; Stuck at GND                                                                                                 ;
; nfp_in2[15..12] ; Input ; Info     ; Stuck at GND                                                                                                 ;
; nfp_in2[31]     ; Input ; Info     ; Stuck at GND                                                                                                 ;
; nfp_in2[30]     ; Input ; Info     ; Stuck at VCC                                                                                                 ;
; nfp_in2[22]     ; Input ; Info     ; Stuck at VCC                                                                                                 ;
; nfp_in2[19]     ; Input ; Info     ; Stuck at VCC                                                                                                 ;
; nfp_in2[16]     ; Input ; Info     ; Stuck at VCC                                                                                                 ;
; nfp_in2[5]      ; Input ; Info     ; Stuck at GND                                                                                                 ;
; nfp_in2[2]      ; Input ; Info     ; Stuck at GND                                                                                                 ;
+-----------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp_1" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; nfp_in2 ; Input ; Info     ; Stuck at GND                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; nfp_in2 ; Input ; Info     ; Stuck at GND                                                                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT"                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ce_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo" ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                          ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------+
; usedw[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo" ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                       ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; usedw[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                            ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; enba   ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
; wr_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
; enbb   ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; enba ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; enbb ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                          ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; enba   ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; wr_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
; enbb   ; Input ; Info     ; Stuck at VCC                                                                                                                                     ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; enba ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
; enbb ; Input ; Info     ; Stuck at VCC                                                                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; dataport ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; pktport  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder" ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                             ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; statusport ; Input ; Info     ; Stuck at GND                                                                                        ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; enbb ; Input ; Info     ; Stuck at VCC                                                                                                                         ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                          ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; fifo_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; enbb ; Input ; Info     ; Stuck at VCC                                                                                                                         ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                          ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; fifo_full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                         ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; enba ; Input ; Info     ; Stuck at VCC                                                                                                    ;
; enbb ; Input ; Info     ; Stuck at VCC                                                                                                    ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc"                   ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; rxreset   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txreset   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txsrcport ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component"        ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ir_out[14..13]  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "FILCore:u_FILCore" ;
+----------+-------+----------+-----------------+
; Port     ; Type  ; Severity ; Details         ;
+----------+-------+----------+-----------------+
; txclk_en ; Input ; Info     ; Stuck at VCC    ;
; rxclk_en ; Input ; Info     ; Stuck at VCC    ;
+----------+-------+----------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MWClkMgr:u_ClockManager"                                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input  ; Info     ; Stuck at GND                                                                        ;
; rxclk_in ; Input  ; Info     ; Stuck at GND                                                                        ;
; macrxclk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; txclk    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Virtual JTAG Settings                                                                                                                                                                                                         ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------------------------------------------------------------------------+
; Instance Index ; Auto Index ; Index Reassigned ; IR Width ; Address ; USER1 DR length ; VIR capture instruction ; Hierarchy Location                                                                                          ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------------------------------------------------------------------------+
; 54             ; NO         ; NO               ; 16       ; 0x10000 ; 17              ; 0x0000B                 ; FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 6589                        ;
;     CLR               ; 191                         ;
;     ENA               ; 379                         ;
;     ENA CLR           ; 3813                        ;
;     ENA CLR SCLR      ; 269                         ;
;     ENA CLR SCLR SLD  ; 69                          ;
;     ENA CLR SLD       ; 923                         ;
;     ENA SCLR          ; 270                         ;
;     ENA SCLR SLD      ; 8                           ;
;     ENA SLD           ; 30                          ;
;     SCLR              ; 518                         ;
;     SCLR SLD          ; 26                          ;
;     SLD               ; 5                           ;
;     plain             ; 88                          ;
; arriav_lcell_comb     ; 5043                        ;
;     arith             ; 1674                        ;
;         0 data inputs ; 40                          ;
;         1 data inputs ; 682                         ;
;         2 data inputs ; 917                         ;
;         3 data inputs ; 33                          ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 1                           ;
;     extend            ; 11                          ;
;         7 data inputs ; 11                          ;
;     normal            ; 3289                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 149                         ;
;         2 data inputs ; 448                         ;
;         3 data inputs ; 408                         ;
;         4 data inputs ; 607                         ;
;         5 data inputs ; 757                         ;
;         6 data inputs ; 919                         ;
;     shared            ; 69                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 55                          ;
; arriav_mac            ; 7                           ;
; boundary_port         ; 56                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 606                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.29                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 102                                      ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 28                                       ;
;     ENA CLR SLD       ; 16                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 90                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 89                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 20                                       ;
;         3 data inputs ; 13                                       ;
;         4 data inputs ; 13                                       ;
;         5 data inputs ; 24                                       ;
;         6 data inputs ; 14                                       ;
; boundary_port         ; 119                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.22                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:24     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Dec 28 21:13:52 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HDL_DUT_fil -c HDL_DUT_fil
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/hdl_dut_pac.vhd
    Info (12022): Found design unit 1: HDL_DUT_pac File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/HDL_DUT_pac.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_relop_single.vhd
    Info (12022): Found design unit 1: nfp_relop_single-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_relop_single.vhd Line: 35
    Info (12023): Found entity 1: nfp_relop_single File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_relop_single.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_relop_single_block.vhd
    Info (12022): Found design unit 1: nfp_relop_single_block-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_relop_single_block.vhd Line: 35
    Info (12023): Found entity 1: nfp_relop_single_block File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_relop_single_block.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/value_within.vhd
    Info (12022): Found design unit 1: value_within-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/value_within.vhd Line: 34
    Info (12023): Found entity 1: value_within File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/value_within.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/value_within3.vhd
    Info (12022): Found design unit 1: value_within3-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/value_within3.vhd Line: 34
    Info (12023): Found entity 1: value_within3 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/value_within3.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_relop_single_block1.vhd
    Info (12022): Found design unit 1: nfp_relop_single_block1-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_relop_single_block1.vhd Line: 35
    Info (12023): Found entity 1: nfp_relop_single_block1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_relop_single_block1.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/value_within_pi.vhd
    Info (12022): Found design unit 1: value_within_pi-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/value_within_pi.vhd Line: 34
    Info (12023): Found entity 1: value_within_pi File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/value_within_pi.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/hard_decision_demod.vhd
    Info (12022): Found design unit 1: hard_decision_demod-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/hard_decision_demod.vhd Line: 32
    Info (12023): Found entity 1: hard_decision_demod File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/hard_decision_demod.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_add_single.vhd
    Info (12022): Found design unit 1: nfp_add_single-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_add_single.vhd Line: 36
    Info (12023): Found entity 1: nfp_add_single File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_add_single.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_atan_single.vhd
    Info (12022): Found design unit 1: nfp_atan_single-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_atan_single.vhd Line: 35
    Info (12023): Found entity 1: nfp_atan_single File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_atan_single.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_div_single.vhd
    Info (12022): Found design unit 1: nfp_div_single-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_div_single.vhd Line: 37
    Info (12023): Found entity 1: nfp_div_single File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_div_single.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_sub_single.vhd
    Info (12022): Found design unit 1: nfp_sub_single-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_sub_single.vhd Line: 36
    Info (12023): Found entity 1: nfp_sub_single File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/nfp_sub_single.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/hdl_dut.vhd
    Info (12022): Found design unit 1: HDL_DUT-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/HDL_DUT.vhd Line: 58
    Info (12023): Found entity 1: HDL_DUT File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/HDL_DUT.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/fil_prj/filsrc/mwclkmgr.vhd
    Info (12022): Found design unit 1: MWClkMgr-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWClkMgr.vhd Line: 30
    Info (12023): Found entity 1: MWClkMgr File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWClkMgr.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/fil_prj/filsrc/mwajtag.vhd
    Info (12022): Found design unit 1: MWAJTAG-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWAJTAG.vhd Line: 41
    Info (12023): Found entity 1: MWAJTAG File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWAJTAG.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/fil_prj/filsrc/mwdpram.vhd
    Info (12022): Found design unit 1: MWDPRAM-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWDPRAM.vhd Line: 37
    Info (12023): Found entity 1: MWDPRAM File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWDPRAM.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/fil_prj/filsrc/filudpcrc.vhd
    Info (12022): Found design unit 1: FILUDPCRC-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILUDPCRC.vhd Line: 37
    Info (12023): Found entity 1: FILUDPCRC File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILUDPCRC.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/fil_prj/filsrc/filpktmux.vhd
    Info (12022): Found design unit 1: FILPktMUX-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILPktMUX.vhd Line: 32
    Info (12023): Found entity 1: FILPktMUX File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILPktMUX.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/fil_prj/filsrc/filcmdproc.vhd
    Info (12022): Found design unit 1: FILCmdProc-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILCmdProc.vhd Line: 35
    Info (12023): Found entity 1: FILCmdProc File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILCmdProc.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/fil_prj/filsrc/mwasyncfifo.vhd
    Info (12022): Found design unit 1: MWAsyncFIFO-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWAsyncFIFO.vhd Line: 31
    Info (12023): Found entity 1: MWAsyncFIFO File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWAsyncFIFO.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/fil_prj/filsrc/fildataproc.vhd
    Info (12022): Found design unit 1: FILDataProc-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILDataProc.vhd Line: 42
    Info (12023): Found entity 1: FILDataProc File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILDataProc.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/fil_prj/filsrc/mwpktbuffer.vhd
    Info (12022): Found design unit 1: MWPKTBuffer-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWPKTBuffer.vhd Line: 40
    Info (12023): Found entity 1: MWPKTBuffer File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWPKTBuffer.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/fil_prj/filsrc/mwudppktbuilder.vhd
    Info (12022): Found design unit 1: MWUDPPKTBuilder-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWUDPPKTBuilder.vhd Line: 45
    Info (12023): Found entity 1: MWUDPPKTBuilder File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWUDPPKTBuilder.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/fil_prj/filsrc/filpktproc.vhd
    Info (12022): Found design unit 1: FILPktProc-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILPktProc.vhd Line: 50
    Info (12023): Found entity 1: FILPktProc File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILPktProc.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/fil_prj/filsrc/filcommlayer.vhd
    Info (12022): Found design unit 1: FILCommLayer-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILCommLayer.vhd Line: 31
    Info (12023): Found entity 1: FILCommLayer File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILCommLayer.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_dpscram.vhd
    Info (12022): Found design unit 1: mwfil_dpscram-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_dpscram.vhd Line: 31
    Info (12023): Found entity 1: mwfil_dpscram File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_dpscram.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_udfifo.vhd
    Info (12022): Found design unit 1: mwfil_udfifo-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_udfifo.vhd Line: 33
    Info (12023): Found entity 1: mwfil_udfifo File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_udfifo.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_bus2dut.vhd
    Info (12022): Found design unit 1: mwfil_bus2dut-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_bus2dut.vhd Line: 34
    Info (12023): Found entity 1: mwfil_bus2dut File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_bus2dut.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_chifcore.vhd
    Info (12022): Found design unit 1: mwfil_chifcore-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_chifcore.vhd Line: 42
    Info (12023): Found entity 1: mwfil_chifcore File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_chifcore.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_controller.vhd
    Info (12022): Found design unit 1: mwfil_controller-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_controller.vhd Line: 38
    Info (12023): Found entity 1: mwfil_controller File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_controller.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_dut2bus.vhd
    Info (12022): Found design unit 1: mwfil_dut2bus-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_dut2bus.vhd Line: 34
    Info (12023): Found entity 1: mwfil_dut2bus File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_dut2bus.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/fil_prj/filsrc/hdl_dut_wrapper.vhd
    Info (12022): Found design unit 1: HDL_DUT_wrapper-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_wrapper.vhd Line: 23
    Info (12023): Found entity 1: HDL_DUT_wrapper File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_wrapper.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_chiftop.vhd
    Info (12022): Found design unit 1: mwfil_chiftop-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_chiftop.vhd Line: 27
    Info (12023): Found entity 1: mwfil_chiftop File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_chiftop.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/fil_prj/filsrc/filcore.vhd
    Info (12022): Found design unit 1: FILCore-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILCore.vhd Line: 23
    Info (12023): Found entity 1: FILCore File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILCore.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /documents/dvbs2/dvbs2/src/receiver/hdl_prj/fil_prj/filsrc/hdl_dut_fil.vhd
    Info (12022): Found design unit 1: HDL_DUT_fil-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.vhd Line: 25
    Info (12023): Found entity 1: HDL_DUT_fil File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.vhd Line: 19
Info (12127): Elaborating entity "HDL_DUT_fil" for the top level hierarchy
Info (12128): Elaborating entity "MWClkMgr" for hierarchy "MWClkMgr:u_ClockManager" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.vhd Line: 84
Info (12128): Elaborating entity "altpll" for hierarchy "MWClkMgr:u_ClockManager|altpll:u_dcm" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWClkMgr.vhd Line: 109
Info (12130): Elaborated megafunction instantiation "MWClkMgr:u_ClockManager|altpll:u_dcm" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWClkMgr.vhd Line: 109
Info (12133): Instantiated megafunction "MWClkMgr:u_ClockManager|altpll:u_dcm" with the following parameter: File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWClkMgr.vhd Line: 109
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_devcie_family" = "NONE"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clockmodule"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clenak0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "5"
    Info (12134): Parameter "clk2_phase_shift" = "0"
Info (12021): Found 1 design units, including 1 entities, in source file db/clockmodule_altpll.v
    Info (12023): Found entity 1: clockmodule_altpll File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/clockmodule_altpll.v Line: 30
Info (12128): Elaborating entity "clockmodule_altpll" for hierarchy "MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "FILCore" for hierarchy "FILCore:u_FILCore" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_fil.vhd Line: 96
Info (12128): Elaborating entity "FILCommLayer" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILCore.vhd Line: 85
Warning (10541): VHDL Signal Declaration warning at FILCommLayer.vhd(89): used implicit default value for signal "mac_rxdstport" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILCommLayer.vhd Line: 89
Warning (10036): Verilog HDL or VHDL warning at FILCommLayer.vhd(90): object "mac_rxreset" assigned a value but never read File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILCommLayer.vhd Line: 90
Warning (10036): Verilog HDL or VHDL warning at FILCommLayer.vhd(91): object "mac_txreset" assigned a value but never read File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILCommLayer.vhd Line: 91
Warning (10036): Verilog HDL or VHDL warning at FILCommLayer.vhd(97): object "mac_txsrcport" assigned a value but never read File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILCommLayer.vhd Line: 97
Info (12128): Elaborating entity "MWAJTAG" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILCommLayer.vhd Line: 101
Warning (10036): Verilog HDL or VHDL warning at MWAJTAG.vhd(126): object "read_write" assigned a value but never read File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWAJTAG.vhd Line: 126
Warning (10296): VHDL warning at MWAJTAG.vhd(477): ignored assignment of value to null range File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWAJTAG.vhd Line: 477
Info (12128): Elaborating entity "dcfifo" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWAJTAG.vhd Line: 178
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWAJTAG.vhd Line: 178
Info (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo" with the following parameter: File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWAJTAG.vhd Line: 178
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_eip1.tdf
    Info (12023): Found entity 1: dcfifo_eip1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_eip1" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bu6.tdf
    Info (12023): Found entity 1: a_graycounter_bu6 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/a_graycounter_bu6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_bu6" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_bu6:rdptr_g1p" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_7cc.tdf
    Info (12023): Found entity 1: a_graycounter_7cc File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/a_graycounter_7cc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_7cc" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|a_graycounter_7cc:wrptr_g1p" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_23d1.tdf
    Info (12023): Found entity 1: altsyncram_23d1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_23d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_23d1" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|altsyncram_23d1:fifo_ram" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_snl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/alt_synch_pipe_snl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_snl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dffpipe_dd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe10" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/alt_synch_pipe_snl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tnl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/alt_synch_pipe_tnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_tnl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dffpipe_ed9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_ed9:dffpipe13" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/alt_synch_pipe_tnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ru5.tdf
    Info (12023): Found entity 1: cmpr_ru5 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cmpr_ru5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ru5" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|cmpr_ru5:rdempty_eq_comp1_lsb" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qu5.tdf
    Info (12023): Found entity 1: cmpr_qu5 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cmpr_qu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_qu5" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|cmpr_qu5:rdempty_eq_comp1_msb" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/mux_5r7.tdf Line: 23
Info (12128): Elaborating entity "mux_5r7" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:u_rxfifo|dcfifo_eip1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dcfifo_eip1.tdf Line: 84
Info (12128): Elaborating entity "dcfifo" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWAJTAG.vhd Line: 270
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWAJTAG.vhd Line: 270
Info (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component" with the following parameter: File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWAJTAG.vhd Line: 270
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "21"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_mkq1.tdf
    Info (12023): Found entity 1: dcfifo_mkq1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_mkq1" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated" File: d:/quartus/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_qab.tdf
    Info (12023): Found entity 1: a_gray2bin_qab File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/a_gray2bin_qab.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_qab" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_gray2bin_qab:wrptr_g_gray2bin" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf
    Info (12023): Found entity 1: a_graycounter_pv6 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/a_graycounter_pv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_pv6" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_pv6:rdptr_g1p" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf
    Info (12023): Found entity 1: a_graycounter_ldc File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/a_graycounter_ldc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ldc" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|a_graycounter_ldc:wrptr_g1p" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i8d1.tdf
    Info (12023): Found entity 1: altsyncram_i8d1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_i8d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i8d1" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|altsyncram_i8d1:fifo_ram" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|dffpipe_qe9:ws_brp" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/alt_synch_pipe_bpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe16" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/alt_synch_pipe_bpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf
    Info (12023): Found entity 1: cmpr_uu5 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cmpr_uu5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_uu5" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|dcfifo:dcfifo_component|dcfifo_mkq1:auto_generated|cmpr_uu5:rdempty_eq_comp1_lsb" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/dcfifo_mkq1.tdf Line: 86
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWAJTAG.vhd Line: 472
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWAJTAG.vhd Line: 472
Info (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component" with the following parameter: File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWAJTAG.vhd Line: 472
    Info (12134): Parameter "sld_auto_instance_index" = "NO"
    Info (12134): Parameter "sld_instance_index" = "54"
    Info (12134): Parameter "sld_ir_width" = "16"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "lpm_type" = "sld_virtual_jtag"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst" File: d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12131): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component" File: d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag.v Line: 152
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component" File: d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/quartus/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|MWAJTAG:u_MWAJTAG|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "FILPktProc" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILCommLayer.vhd Line: 116
Info (12128): Elaborating entity "FILUDPCRC" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILPktProc.vhd Line: 194
Info (12128): Elaborating entity "MWDPRAM" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILUDPCRC.vhd Line: 74
Info (12128): Elaborating entity "FILPktMUX" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILPktMUX:u_FILPktMUX" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILPktProc.vhd Line: 210
Info (12128): Elaborating entity "FILCmdProc" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILCmdProc:u_FILCmdProc" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILPktProc.vhd Line: 225
Info (12128): Elaborating entity "FILDataProc" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILPktProc.vhd Line: 244
Info (12128): Elaborating entity "MWAsyncFIFO" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILDataProc.vhd Line: 101
Info (12128): Elaborating entity "MWDPRAM" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWAsyncFIFO.vhd Line: 98
Info (12128): Elaborating entity "MWAsyncFIFO" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILDataProc.vhd Line: 215
Info (12128): Elaborating entity "MWUDPPKTBuilder" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILPktProc.vhd Line: 272
Info (12128): Elaborating entity "MWPKTBuffer" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWUDPPKTBuilder.vhd Line: 101
Info (12128): Elaborating entity "MWDPRAM" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWPKTBuffer.vhd Line: 76
Info (12128): Elaborating entity "MWDPRAM" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWPKTBuffer.vhd Line: 156
Info (12128): Elaborating entity "MWPKTBuffer" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWUDPPKTBuilder.vhd Line: 124
Info (12128): Elaborating entity "MWDPRAM" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWPKTBuffer.vhd Line: 76
Info (12128): Elaborating entity "MWDPRAM" for hierarchy "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWPKTBuffer.vhd Line: 156
Info (12128): Elaborating entity "mwfil_chiftop" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/FILCore.vhd Line: 102
Info (12128): Elaborating entity "mwfil_chifcore" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_chiftop.vhd Line: 79
Info (12128): Elaborating entity "mwfil_bus2dut" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_bus2dut:\NormalBlock:u_bus2dut" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_chifcore.vhd Line: 153
Info (12128): Elaborating entity "mwfil_udfifo" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_chifcore.vhd Line: 168
Info (12128): Elaborating entity "mwfil_dpscram" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_udfifo.vhd Line: 130
Info (12128): Elaborating entity "mwfil_controller" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_controller:u_controller" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_chifcore.vhd Line: 195
Info (12128): Elaborating entity "mwfil_udfifo" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_chifcore.vhd Line: 219
Info (12128): Elaborating entity "mwfil_dpscram" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_udfifo.vhd Line: 130
Info (12128): Elaborating entity "mwfil_dut2bus" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_dut2bus:u_dut2bus" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_chifcore.vhd Line: 236
Info (12128): Elaborating entity "HDL_DUT_wrapper" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/mwfil_chiftop.vhd Line: 100
Info (12128): Elaborating entity "HDL_DUT" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/HDL_DUT_wrapper.vhd Line: 53
Info (12129): Elaborating entity "nfp_relop_single_block" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_relop_single_block:u_nfp_relop_comp" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/HDL_DUT.vhd Line: 173
Info (12129): Elaborating entity "nfp_div_single" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/HDL_DUT.vhd Line: 191
Info (12129): Elaborating entity "nfp_atan_single" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/HDL_DUT.vhd Line: 200
Info (12129): Elaborating entity "nfp_sub_single" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_sub_single:u_nfp_sub_comp" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/HDL_DUT.vhd Line: 208
Info (12129): Elaborating entity "nfp_add_single" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/HDL_DUT.vhd Line: 217
Info (12129): Elaborating entity "hard_decision_demod" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/HDL_DUT.vhd Line: 226
Info (12129): Elaborating entity "value_within" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/hard_decision_demod.vhd Line: 159
Info (12129): Elaborating entity "nfp_relop_single" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within:u_value_within|nfp_relop_single:u_nfp_relop_comp" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/value_within.vhd Line: 70
Info (12129): Elaborating entity "value_within3" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within3:u_value_within3" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/hard_decision_demod.vhd Line: 189
Info (12129): Elaborating entity "value_within_pi" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/hard_decision_demod.vhd Line: 199
Info (12129): Elaborating entity "nfp_relop_single_block1" using architecture "A:rtl" for hierarchy "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|hard_decision_demod:u_hard_decision_demod|value_within_pi:u_value_within_pi|nfp_relop_single_block1:u_nfp_relop_comp" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/hdlsrc/psk_demodulate_block1/value_within_pi.vhd Line: 70
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.12.28.21:14:08 Progress: Loading sldc54044f0/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc54044f0/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/ip/sldc54044f0/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc54044f0/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/ip/sldc54044f0/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc54044f0/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/ip/sldc54044f0/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc54044f0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/ip/sldc54044f0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc54044f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/ip/sldc54044f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/ip/sldc54044f0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc54044f0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/ip/sldc54044f0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated|wire_generic_pll3_outclk" File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/clockmodule_altpll.v Line: 93
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (276027): Inferred dual-clock RAM node "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_PKTINFO|memory" is uninferred due to inappropriate RAM size File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWDPRAM.vhd Line: 40
    Info (276004): RAM logic "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_PKTINFO|memory" is uninferred due to inappropriate RAM size File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/filsrc/MWDPRAM.vhd Line: 40
Info (19000): Inferred 23 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 96
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 96
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/HDL_DUT_fil.ram0_mwfil_dpscram_78aec0cb.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 64
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 64
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/HDL_DUT_fil.ram0_mwfil_dpscram_a05446ce.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/HDL_DUT_fil.ram0_MWDPRAM_fbbd6693.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/HDL_DUT_fil.ram0_MWDPRAM_4d214765.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/HDL_DUT_fil.ram0_MWDPRAM_6502bd71.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/HDL_DUT_fil.ram0_MWDPRAM_6502bd12.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/HDL_DUT_fil.ram0_MWDPRAM_6502bd71.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 76
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 33
        Info (286033): Parameter WIDTH set to 25
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay54_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 30
        Info (286033): Parameter WIDTH set to 4
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay55_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 29
        Info (286033): Parameter WIDTH set to 31
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay8_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 25
        Info (286033): Parameter WIDTH set to 8
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay11_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 24
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|Delay_P9_out1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 22
        Info (286033): Parameter WIDTH set to 2
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_2_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 2
        Info (286033): Parameter TAP_DISTANCE set to 10
        Info (286033): Parameter WIDTH set to 24
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|reduced_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 13
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay6_reg_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 11
        Info (286033): Parameter WIDTH set to 34
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 9
        Info (286033): Parameter WIDTH set to 32
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|delayMatch1_reg_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 49
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|Delay25_reg_1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 6
        Info (286033): Parameter WIDTH set to 14
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay17_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 45
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_reg_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 27
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|Delay2_out1_3_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 40
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:u_d2bfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "96"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "96"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/HDL_DUT_fil.ram0_mwfil_dpscram_78aec0cb.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sqs1.tdf
    Info (12023): Found entity 1: altsyncram_sqs1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_sqs1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|mwfil_chifcore:u_mwfil_chifcore|mwfil_udfifo:\NormalBlock:u_b2dfifo|mwfil_dpscram:u_dpscram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "64"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "64"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/HDL_DUT_fil.ram0_mwfil_dpscram_a05446ce.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hns1.tdf
    Info (12023): Found entity 1: altsyncram_hns1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_hns1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_STATUS_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/HDL_DUT_fil.ram0_MWDPRAM_fbbd6693.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n2s1.tdf
    Info (12023): Found entity 1: altsyncram_n2s1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_n2s1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|MWUDPPKTBuilder:u_MWUDPPKTBuilder|MWPKTBuffer:u_DATA_BUF|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/HDL_DUT_fil.ram0_MWDPRAM_4d214765.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c7s1.tdf
    Info (12023): Found entity 1: altsyncram_c7s1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_c7s1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_txFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/HDL_DUT_fil.ram0_MWDPRAM_6502bd71.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ubo1.tdf
    Info (12023): Found entity 1: altsyncram_ubo1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_ubo1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILDataProc:u_FILDataProc|MWAsyncFIFO:u_rxFIFO|MWDPRAM:dpram|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/HDL_DUT_fil.ram0_MWDPRAM_6502bd12.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5co1.tdf
    Info (12023): Found entity 1: altsyncram_5co1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_5co1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|FILCommLayer:u_FILCommLayer|FILPktProc:u_FILPktProc|FILUDPCRC:u_FILUDPCRC|MWDPRAM:u_MWDPRAM|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/HDL_DUT_fil.ram0_MWDPRAM_6502bd71.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o8s1.tdf
    Info (12023): Found entity 1: altsyncram_o8s1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_o8s1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "76"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_huv.tdf
    Info (12023): Found entity 1: shift_taps_huv File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_huv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5gc1.tdf
    Info (12023): Found entity 1: altsyncram_5gc1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_5gc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_njf.tdf
    Info (12023): Found entity 1: cntr_njf File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_njf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_b3h.tdf
    Info (12023): Found entity 1: cntr_b3h File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_b3h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "33"
    Info (12134): Parameter "WIDTH" = "25"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_vvv.tdf
    Info (12023): Found entity 1: shift_taps_vvv File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_vvv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vic1.tdf
    Info (12023): Found entity 1: altsyncram_vic1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_vic1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fjf.tdf
    Info (12023): Found entity 1: cntr_fjf File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_fjf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cmpr_e9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23h.tdf
    Info (12023): Found entity 1: cntr_23h File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_23h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay54_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "30"
    Info (12134): Parameter "WIDTH" = "4"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_9uv.tdf
    Info (12023): Found entity 1: shift_taps_9uv File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_9uv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hfc1.tdf
    Info (12023): Found entity 1: altsyncram_hfc1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_hfc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bjf.tdf
    Info (12023): Found entity 1: cntr_bjf File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_bjf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_83h.tdf
    Info (12023): Found entity 1: cntr_83h File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_83h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay55_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "29"
    Info (12134): Parameter "WIDTH" = "31"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_1001.tdf
    Info (12023): Found entity 1: shift_taps_1001 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_1001.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1jc1.tdf
    Info (12023): Found entity 1: altsyncram_1jc1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_1jc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jjf.tdf
    Info (12023): Found entity 1: cntr_jjf File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_jjf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_73h.tdf
    Info (12023): Found entity 1: cntr_73h File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_73h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay8_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "25"
    Info (12134): Parameter "WIDTH" = "8"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_iuv.tdf
    Info (12023): Found entity 1: shift_taps_iuv File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_iuv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1gc1.tdf
    Info (12023): Found entity 1: altsyncram_1gc1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_1gc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gjf.tdf
    Info (12023): Found entity 1: cntr_gjf File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_gjf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_33h.tdf
    Info (12023): Found entity 1: cntr_33h File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_33h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay11_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "24"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_auv.tdf
    Info (12023): Found entity 1: shift_taps_auv File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_auv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jfc1.tdf
    Info (12023): Found entity 1: altsyncram_jfc1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_jfc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ejf.tdf
    Info (12023): Found entity 1: cntr_ejf File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_ejf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_43h.tdf
    Info (12023): Found entity 1: cntr_43h File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_43h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_div_single:u_nfp_div_comp|altshift_taps:Delay_P9_out1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "22"
    Info (12134): Parameter "WIDTH" = "2"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_8uv.tdf
    Info (12023): Found entity 1: shift_taps_8uv File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_8uv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ffc1.tdf
    Info (12023): Found entity 1: altsyncram_ffc1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_ffc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cjf.tdf
    Info (12023): Found entity 1: cntr_cjf File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_cjf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_03h.tdf
    Info (12023): Found entity 1: cntr_03h File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_03h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_2_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "2"
    Info (12134): Parameter "TAP_DISTANCE" = "10"
    Info (12134): Parameter "WIDTH" = "24"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_qvv.tdf
    Info (12023): Found entity 1: shift_taps_qvv File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_qvv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ric1.tdf
    Info (12023): Found entity 1: altsyncram_ric1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_ric1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8jf.tdf
    Info (12023): Found entity 1: cntr_8jf File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_8jf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_l1h.tdf
    Info (12023): Found entity 1: cntr_l1h File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_l1h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:reduced_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "13"
    Info (12134): Parameter "WIDTH" = "10"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_nvv.tdf
    Info (12023): Found entity 1: shift_taps_nvv File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_nvv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bic1.tdf
    Info (12023): Found entity 1: altsyncram_bic1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_bic1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_djf.tdf
    Info (12023): Found entity 1: cntr_djf File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_djf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v2h.tdf
    Info (12023): Found entity 1: cntr_v2h File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_v2h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay6_reg_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "11"
    Info (12134): Parameter "WIDTH" = "34"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_rvv.tdf
    Info (12023): Found entity 1: shift_taps_rvv File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_rvv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jic1.tdf
    Info (12023): Found entity 1: altsyncram_jic1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_jic1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9jf.tdf
    Info (12023): Found entity 1: cntr_9jf File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_9jf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m1h.tdf
    Info (12023): Found entity 1: cntr_m1h File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_m1h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "9"
    Info (12134): Parameter "WIDTH" = "32"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_guv.tdf
    Info (12023): Found entity 1: shift_taps_guv File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_guv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tfc1.tdf
    Info (12023): Found entity 1: altsyncram_tfc1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_tfc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0if.tdf
    Info (12023): Found entity 1: cntr_0if File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_0if.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_j1h.tdf
    Info (12023): Found entity 1: cntr_j1h File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_j1h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|altshift_taps:delayMatch1_reg_rtl_1" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "49"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_nuv.tdf
    Info (12023): Found entity 1: shift_taps_nuv File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_nuv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9gc1.tdf
    Info (12023): Found entity 1: altsyncram_9gc1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_9gc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf
    Info (12023): Found entity 1: cntr_uhf File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_uhf.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i1h.tdf
    Info (12023): Found entity 1: cntr_i1h File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_i1h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_atan_single:u_nfp_atan_comp|altshift_taps:Delay25_reg_1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "6"
    Info (12134): Parameter "WIDTH" = "14"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_duv.tdf
    Info (12023): Found entity 1: shift_taps_duv File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_duv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lfc1.tdf
    Info (12023): Found entity 1: altsyncram_lfc1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_lfc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_shf.tdf
    Info (12023): Found entity 1: cntr_shf File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_shf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf
    Info (12023): Found entity 1: cmpr_b9c File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cmpr_b9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g1h.tdf
    Info (12023): Found entity 1: cntr_g1h File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_g1h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay17_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "45"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_juv.tdf
    Info (12023): Found entity 1: shift_taps_juv File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_juv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rfc1.tdf
    Info (12023): Found entity 1: altsyncram_rfc1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_rfc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rhf.tdf
    Info (12023): Found entity 1: cntr_rhf File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_rhf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_e1h.tdf
    Info (12023): Found entity 1: cntr_e1h File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_e1h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_reg_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_reg_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "27"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_fuv.tdf
    Info (12023): Found entity 1: shift_taps_fuv File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_fuv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nfc1.tdf
    Info (12023): Found entity 1: altsyncram_nfc1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_nfc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf
    Info (12023): Found entity 1: cntr_phf File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_phf.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_d1h.tdf
    Info (12023): Found entity 1: cntr_d1h File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_d1h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0"
Info (12133): Instantiated megafunction "FILCore:u_FILCore|mwfil_chiftop:u_mwfil_chiftop|HDL_DUT_wrapper:u_dut|HDL_DUT:u_HDL_DUT|nfp_add_single:u_nfp_add_comp|altshift_taps:Delay2_out1_3_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "40"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_buv.tdf
    Info (12023): Found entity 1: shift_taps_buv File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/shift_taps_buv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bfc1.tdf
    Info (12023): Found entity 1: altsyncram_bfc1 File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/altsyncram_bfc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf
    Info (12023): Found entity 1: cntr_ohf File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_ohf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf
    Info (12023): Found entity 1: cmpr_a9c File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cmpr_a9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_b1h.tdf
    Info (12023): Found entity 1: cntr_b1h File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/cntr_b1h.tdf Line: 28
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 154 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 13 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated|generic_pll2. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/clockmodule_altpll.v Line: 79
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance MWClkMgr:u_ClockManager|altpll:u_dcm|clockmodule_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: D:/Documents/DVBS2/DVBS2/src/receiver/hdl_prj/fil_prj/fpgaproj/db/clockmodule_altpll.v Line: 65
    Info: Must be connected
Info (21057): Implemented 9697 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 9076 logic cells
    Info (21064): Implemented 606 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 7 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 5086 megabytes
    Info: Processing ended: Mon Dec 28 21:14:45 2020
    Info: Elapsed time: 00:00:53
    Info: Total CPU time (on all processors): 00:01:08


