<profile>

<section name = "Vitis HLS Report for 'matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1'" level="0">
<item name = "Date">Mon Apr  7 11:33:10 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">flash_attn</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.517 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">18, 18, 0.180 us, 0.180 us, 17, 17, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- read_A_and_B_VITIS_LOOP_28_1">16, 16, 2, 1, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 74, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 72, -</column>
<column name="Register">-, -, 14, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln26_1_fu_279_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln26_fu_248_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln28_fu_333_p2">+, 0, 0, 11, 3, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln26_fu_242_p2">icmp, 0, 0, 14, 5, 6</column>
<column name="icmp_ln28_fu_265_p2">icmp, 0, 0, 13, 3, 4</column>
<column name="ap_block_state2_pp0_stage0_iter1_grp1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln26_1_fu_285_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln26_fu_271_p3">select, 0, 0, 3, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 5, 10</column>
<column name="i_fu_88">9, 2, 3, 6</column>
<column name="indvar_flatten_fu_92">9, 2, 5, 10</column>
<column name="j_fu_84">9, 2, 3, 6</column>
<column name="stream_in2_TDATA_blk_n">9, 2, 1, 2</column>
<column name="stream_in_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_88">3, 0, 3, 0</column>
<column name="indvar_flatten_fu_92">5, 0, 5, 0</column>
<column name="j_fu_84">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1, return value</column>
<column name="stream_in_TVALID">in, 1, axis, stream_in_V_data_V, pointer</column>
<column name="stream_in_TDATA">in, 32, axis, stream_in_V_data_V, pointer</column>
<column name="stream_in2_TVALID">in, 1, axis, stream_in2_V_data_V, pointer</column>
<column name="stream_in2_TDATA">in, 32, axis, stream_in2_V_data_V, pointer</column>
<column name="B_address0">out, 2, ap_memory, B, array</column>
<column name="B_ce0">out, 1, ap_memory, B, array</column>
<column name="B_we0">out, 1, ap_memory, B, array</column>
<column name="B_d0">out, 32, ap_memory, B, array</column>
<column name="B_1_address0">out, 2, ap_memory, B_1, array</column>
<column name="B_1_ce0">out, 1, ap_memory, B_1, array</column>
<column name="B_1_we0">out, 1, ap_memory, B_1, array</column>
<column name="B_1_d0">out, 32, ap_memory, B_1, array</column>
<column name="B_2_address0">out, 2, ap_memory, B_2, array</column>
<column name="B_2_ce0">out, 1, ap_memory, B_2, array</column>
<column name="B_2_we0">out, 1, ap_memory, B_2, array</column>
<column name="B_2_d0">out, 32, ap_memory, B_2, array</column>
<column name="B_3_address0">out, 2, ap_memory, B_3, array</column>
<column name="B_3_ce0">out, 1, ap_memory, B_3, array</column>
<column name="B_3_we0">out, 1, ap_memory, B_3, array</column>
<column name="B_3_d0">out, 32, ap_memory, B_3, array</column>
<column name="A_address0">out, 2, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_we0">out, 1, ap_memory, A, array</column>
<column name="A_d0">out, 32, ap_memory, A, array</column>
<column name="A_1_address0">out, 2, ap_memory, A_1, array</column>
<column name="A_1_ce0">out, 1, ap_memory, A_1, array</column>
<column name="A_1_we0">out, 1, ap_memory, A_1, array</column>
<column name="A_1_d0">out, 32, ap_memory, A_1, array</column>
<column name="A_2_address0">out, 2, ap_memory, A_2, array</column>
<column name="A_2_ce0">out, 1, ap_memory, A_2, array</column>
<column name="A_2_we0">out, 1, ap_memory, A_2, array</column>
<column name="A_2_d0">out, 32, ap_memory, A_2, array</column>
<column name="A_3_address0">out, 2, ap_memory, A_3, array</column>
<column name="A_3_ce0">out, 1, ap_memory, A_3, array</column>
<column name="A_3_we0">out, 1, ap_memory, A_3, array</column>
<column name="A_3_d0">out, 32, ap_memory, A_3, array</column>
<column name="stream_in_TREADY">out, 1, axis, stream_in_V_last_V, pointer</column>
<column name="stream_in_TLAST">in, 1, axis, stream_in_V_last_V, pointer</column>
<column name="stream_in_TKEEP">in, 4, axis, stream_in_V_keep_V, pointer</column>
<column name="stream_in_TSTRB">in, 4, axis, stream_in_V_strb_V, pointer</column>
<column name="stream_in2_TREADY">out, 1, axis, stream_in2_V_last_V, pointer</column>
<column name="stream_in2_TLAST">in, 1, axis, stream_in2_V_last_V, pointer</column>
<column name="stream_in2_TKEEP">in, 4, axis, stream_in2_V_keep_V, pointer</column>
<column name="stream_in2_TSTRB">in, 4, axis, stream_in2_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
