
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ionice_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401150 <.init>:
  401150:	stp	x29, x30, [sp, #-16]!
  401154:	mov	x29, sp
  401158:	bl	401500 <ferror@plt+0x60>
  40115c:	ldp	x29, x30, [sp], #16
  401160:	ret

Disassembly of section .plt:

0000000000401170 <memcpy@plt-0x20>:
  401170:	stp	x16, x30, [sp, #-16]!
  401174:	adrp	x16, 415000 <ferror@plt+0x13b60>
  401178:	ldr	x17, [x16, #4088]
  40117c:	add	x16, x16, #0xff8
  401180:	br	x17
  401184:	nop
  401188:	nop
  40118c:	nop

0000000000401190 <memcpy@plt>:
  401190:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401194:	ldr	x17, [x16]
  401198:	add	x16, x16, #0x0
  40119c:	br	x17

00000000004011a0 <_exit@plt>:
  4011a0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4011a4:	ldr	x17, [x16, #8]
  4011a8:	add	x16, x16, #0x8
  4011ac:	br	x17

00000000004011b0 <strtoul@plt>:
  4011b0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4011b4:	ldr	x17, [x16, #16]
  4011b8:	add	x16, x16, #0x10
  4011bc:	br	x17

00000000004011c0 <strlen@plt>:
  4011c0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4011c4:	ldr	x17, [x16, #24]
  4011c8:	add	x16, x16, #0x18
  4011cc:	br	x17

00000000004011d0 <fputs@plt>:
  4011d0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4011d4:	ldr	x17, [x16, #32]
  4011d8:	add	x16, x16, #0x20
  4011dc:	br	x17

00000000004011e0 <exit@plt>:
  4011e0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4011e4:	ldr	x17, [x16, #40]
  4011e8:	add	x16, x16, #0x28
  4011ec:	br	x17

00000000004011f0 <dup@plt>:
  4011f0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4011f4:	ldr	x17, [x16, #48]
  4011f8:	add	x16, x16, #0x30
  4011fc:	br	x17

0000000000401200 <strtod@plt>:
  401200:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401204:	ldr	x17, [x16, #56]
  401208:	add	x16, x16, #0x38
  40120c:	br	x17

0000000000401210 <__cxa_atexit@plt>:
  401210:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401214:	ldr	x17, [x16, #64]
  401218:	add	x16, x16, #0x40
  40121c:	br	x17

0000000000401220 <fputc@plt>:
  401220:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401224:	ldr	x17, [x16, #72]
  401228:	add	x16, x16, #0x48
  40122c:	br	x17

0000000000401230 <snprintf@plt>:
  401230:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401234:	ldr	x17, [x16, #80]
  401238:	add	x16, x16, #0x50
  40123c:	br	x17

0000000000401240 <localeconv@plt>:
  401240:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401244:	ldr	x17, [x16, #88]
  401248:	add	x16, x16, #0x58
  40124c:	br	x17

0000000000401250 <fileno@plt>:
  401250:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401254:	ldr	x17, [x16, #96]
  401258:	add	x16, x16, #0x60
  40125c:	br	x17

0000000000401260 <malloc@plt>:
  401260:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401264:	ldr	x17, [x16, #104]
  401268:	add	x16, x16, #0x68
  40126c:	br	x17

0000000000401270 <__strtol_internal@plt>:
  401270:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401274:	ldr	x17, [x16, #112]
  401278:	add	x16, x16, #0x70
  40127c:	br	x17

0000000000401280 <strncmp@plt>:
  401280:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401284:	ldr	x17, [x16, #120]
  401288:	add	x16, x16, #0x78
  40128c:	br	x17

0000000000401290 <bindtextdomain@plt>:
  401290:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401294:	ldr	x17, [x16, #128]
  401298:	add	x16, x16, #0x80
  40129c:	br	x17

00000000004012a0 <__libc_start_main@plt>:
  4012a0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4012a4:	ldr	x17, [x16, #136]
  4012a8:	add	x16, x16, #0x88
  4012ac:	br	x17

00000000004012b0 <fgetc@plt>:
  4012b0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4012b4:	ldr	x17, [x16, #144]
  4012b8:	add	x16, x16, #0x90
  4012bc:	br	x17

00000000004012c0 <__strtoul_internal@plt>:
  4012c0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4012c4:	ldr	x17, [x16, #152]
  4012c8:	add	x16, x16, #0x98
  4012cc:	br	x17

00000000004012d0 <strcasecmp@plt>:
  4012d0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4012d4:	ldr	x17, [x16, #160]
  4012d8:	add	x16, x16, #0xa0
  4012dc:	br	x17

00000000004012e0 <strdup@plt>:
  4012e0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4012e4:	ldr	x17, [x16, #168]
  4012e8:	add	x16, x16, #0xa8
  4012ec:	br	x17

00000000004012f0 <close@plt>:
  4012f0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4012f4:	ldr	x17, [x16, #176]
  4012f8:	add	x16, x16, #0xb0
  4012fc:	br	x17

0000000000401300 <__gmon_start__@plt>:
  401300:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401304:	ldr	x17, [x16, #184]
  401308:	add	x16, x16, #0xb8
  40130c:	br	x17

0000000000401310 <abort@plt>:
  401310:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401314:	ldr	x17, [x16, #192]
  401318:	add	x16, x16, #0xc0
  40131c:	br	x17

0000000000401320 <puts@plt>:
  401320:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401324:	ldr	x17, [x16, #200]
  401328:	add	x16, x16, #0xc8
  40132c:	br	x17

0000000000401330 <textdomain@plt>:
  401330:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401334:	ldr	x17, [x16, #208]
  401338:	add	x16, x16, #0xd0
  40133c:	br	x17

0000000000401340 <getopt_long@plt>:
  401340:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401344:	ldr	x17, [x16, #216]
  401348:	add	x16, x16, #0xd8
  40134c:	br	x17

0000000000401350 <execvp@plt>:
  401350:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401354:	ldr	x17, [x16, #224]
  401358:	add	x16, x16, #0xe0
  40135c:	br	x17

0000000000401360 <strcmp@plt>:
  401360:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401364:	ldr	x17, [x16, #232]
  401368:	add	x16, x16, #0xe8
  40136c:	br	x17

0000000000401370 <warn@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401374:	ldr	x17, [x16, #240]
  401378:	add	x16, x16, #0xf0
  40137c:	br	x17

0000000000401380 <__ctype_b_loc@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401384:	ldr	x17, [x16, #248]
  401388:	add	x16, x16, #0xf8
  40138c:	br	x17

0000000000401390 <strtol@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401394:	ldr	x17, [x16, #256]
  401398:	add	x16, x16, #0x100
  40139c:	br	x17

00000000004013a0 <free@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4013a4:	ldr	x17, [x16, #264]
  4013a8:	add	x16, x16, #0x108
  4013ac:	br	x17

00000000004013b0 <vasprintf@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4013b4:	ldr	x17, [x16, #272]
  4013b8:	add	x16, x16, #0x110
  4013bc:	br	x17

00000000004013c0 <strndup@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4013c4:	ldr	x17, [x16, #280]
  4013c8:	add	x16, x16, #0x118
  4013cc:	br	x17

00000000004013d0 <strspn@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4013d4:	ldr	x17, [x16, #288]
  4013d8:	add	x16, x16, #0x120
  4013dc:	br	x17

00000000004013e0 <strchr@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4013e4:	ldr	x17, [x16, #296]
  4013e8:	add	x16, x16, #0x128
  4013ec:	br	x17

00000000004013f0 <fflush@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4013f4:	ldr	x17, [x16, #304]
  4013f8:	add	x16, x16, #0x130
  4013fc:	br	x17

0000000000401400 <warnx@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401404:	ldr	x17, [x16, #312]
  401408:	add	x16, x16, #0x138
  40140c:	br	x17

0000000000401410 <dcgettext@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401414:	ldr	x17, [x16, #320]
  401418:	add	x16, x16, #0x140
  40141c:	br	x17

0000000000401420 <errx@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401424:	ldr	x17, [x16, #328]
  401428:	add	x16, x16, #0x148
  40142c:	br	x17

0000000000401430 <strcspn@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401434:	ldr	x17, [x16, #336]
  401438:	add	x16, x16, #0x150
  40143c:	br	x17

0000000000401440 <printf@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401444:	ldr	x17, [x16, #344]
  401448:	add	x16, x16, #0x158
  40144c:	br	x17

0000000000401450 <__errno_location@plt>:
  401450:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401454:	ldr	x17, [x16, #352]
  401458:	add	x16, x16, #0x160
  40145c:	br	x17

0000000000401460 <syscall@plt>:
  401460:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401464:	ldr	x17, [x16, #360]
  401468:	add	x16, x16, #0x168
  40146c:	br	x17

0000000000401470 <fprintf@plt>:
  401470:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401474:	ldr	x17, [x16, #368]
  401478:	add	x16, x16, #0x170
  40147c:	br	x17

0000000000401480 <err@plt>:
  401480:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401484:	ldr	x17, [x16, #376]
  401488:	add	x16, x16, #0x178
  40148c:	br	x17

0000000000401490 <setlocale@plt>:
  401490:	adrp	x16, 416000 <ferror@plt+0x14b60>
  401494:	ldr	x17, [x16, #384]
  401498:	add	x16, x16, #0x180
  40149c:	br	x17

00000000004014a0 <ferror@plt>:
  4014a0:	adrp	x16, 416000 <ferror@plt+0x14b60>
  4014a4:	ldr	x17, [x16, #392]
  4014a8:	add	x16, x16, #0x188
  4014ac:	br	x17

Disassembly of section .text:

00000000004014b0 <.text>:
  4014b0:	mov	x29, #0x0                   	// #0
  4014b4:	mov	x30, #0x0                   	// #0
  4014b8:	mov	x5, x0
  4014bc:	ldr	x1, [sp]
  4014c0:	add	x2, sp, #0x8
  4014c4:	mov	x6, sp
  4014c8:	movz	x0, #0x0, lsl #48
  4014cc:	movk	x0, #0x0, lsl #32
  4014d0:	movk	x0, #0x40, lsl #16
  4014d4:	movk	x0, #0x1828
  4014d8:	movz	x3, #0x0, lsl #48
  4014dc:	movk	x3, #0x0, lsl #32
  4014e0:	movk	x3, #0x40, lsl #16
  4014e4:	movk	x3, #0x3c90
  4014e8:	movz	x4, #0x0, lsl #48
  4014ec:	movk	x4, #0x0, lsl #32
  4014f0:	movk	x4, #0x40, lsl #16
  4014f4:	movk	x4, #0x3d10
  4014f8:	bl	4012a0 <__libc_start_main@plt>
  4014fc:	bl	401310 <abort@plt>
  401500:	adrp	x0, 415000 <ferror@plt+0x13b60>
  401504:	ldr	x0, [x0, #4064]
  401508:	cbz	x0, 401510 <ferror@plt+0x70>
  40150c:	b	401300 <__gmon_start__@plt>
  401510:	ret
  401514:	adrp	x0, 416000 <ferror@plt+0x14b60>
  401518:	add	x0, x0, #0x1a8
  40151c:	adrp	x1, 416000 <ferror@plt+0x14b60>
  401520:	add	x1, x1, #0x1a8
  401524:	cmp	x0, x1
  401528:	b.eq	40155c <ferror@plt+0xbc>  // b.none
  40152c:	stp	x29, x30, [sp, #-32]!
  401530:	mov	x29, sp
  401534:	adrp	x0, 403000 <ferror@plt+0x1b60>
  401538:	ldr	x0, [x0, #3392]
  40153c:	str	x0, [sp, #24]
  401540:	mov	x1, x0
  401544:	cbz	x1, 401554 <ferror@plt+0xb4>
  401548:	adrp	x0, 416000 <ferror@plt+0x14b60>
  40154c:	add	x0, x0, #0x1a8
  401550:	blr	x1
  401554:	ldp	x29, x30, [sp], #32
  401558:	ret
  40155c:	ret
  401560:	adrp	x0, 416000 <ferror@plt+0x14b60>
  401564:	add	x0, x0, #0x1a8
  401568:	adrp	x1, 416000 <ferror@plt+0x14b60>
  40156c:	add	x1, x1, #0x1a8
  401570:	sub	x0, x0, x1
  401574:	lsr	x1, x0, #63
  401578:	add	x0, x1, x0, asr #3
  40157c:	cmp	xzr, x0, asr #1
  401580:	b.eq	4015b8 <ferror@plt+0x118>  // b.none
  401584:	stp	x29, x30, [sp, #-32]!
  401588:	mov	x29, sp
  40158c:	asr	x1, x0, #1
  401590:	adrp	x0, 403000 <ferror@plt+0x1b60>
  401594:	ldr	x0, [x0, #3400]
  401598:	str	x0, [sp, #24]
  40159c:	mov	x2, x0
  4015a0:	cbz	x2, 4015b0 <ferror@plt+0x110>
  4015a4:	adrp	x0, 416000 <ferror@plt+0x14b60>
  4015a8:	add	x0, x0, #0x1a8
  4015ac:	blr	x2
  4015b0:	ldp	x29, x30, [sp], #32
  4015b4:	ret
  4015b8:	ret
  4015bc:	adrp	x0, 416000 <ferror@plt+0x14b60>
  4015c0:	ldrb	w0, [x0, #464]
  4015c4:	cbnz	w0, 4015e8 <ferror@plt+0x148>
  4015c8:	stp	x29, x30, [sp, #-16]!
  4015cc:	mov	x29, sp
  4015d0:	bl	401514 <ferror@plt+0x74>
  4015d4:	adrp	x0, 416000 <ferror@plt+0x14b60>
  4015d8:	mov	w1, #0x1                   	// #1
  4015dc:	strb	w1, [x0, #464]
  4015e0:	ldp	x29, x30, [sp], #16
  4015e4:	ret
  4015e8:	ret
  4015ec:	stp	x29, x30, [sp, #-16]!
  4015f0:	mov	x29, sp
  4015f4:	bl	401560 <ferror@plt+0xc0>
  4015f8:	ldp	x29, x30, [sp], #16
  4015fc:	ret
  401600:	stp	x29, x30, [sp, #-48]!
  401604:	mov	x29, sp
  401608:	stp	x19, x20, [sp, #16]
  40160c:	str	x21, [sp, #32]
  401610:	mov	w2, w0
  401614:	mov	x0, #0x1f                  	// #31
  401618:	bl	401460 <syscall@plt>
  40161c:	cmn	w0, #0x1
  401620:	b.eq	401690 <ferror@plt+0x1f0>  // b.none
  401624:	mov	x19, x0
  401628:	asr	w21, w0, #13
  40162c:	mov	w2, #0x5                   	// #5
  401630:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401634:	add	x1, x1, #0xd68
  401638:	mov	x0, #0x0                   	// #0
  40163c:	bl	401410 <dcgettext@plt>
  401640:	mov	x20, x0
  401644:	cmp	w21, #0x3
  401648:	b.hi	401658 <ferror@plt+0x1b8>  // b.pmore
  40164c:	adrp	x0, 404000 <ferror@plt+0x2b60>
  401650:	add	x0, x0, #0x3a8
  401654:	ldr	x20, [x0, w21, sxtw #3]
  401658:	cmp	w21, #0x3
  40165c:	b.eq	4016b0 <ferror@plt+0x210>  // b.none
  401660:	mov	w2, #0x5                   	// #5
  401664:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401668:	add	x1, x1, #0xd70
  40166c:	mov	x0, #0x0                   	// #0
  401670:	bl	401410 <dcgettext@plt>
  401674:	and	x2, x19, #0x1fff
  401678:	mov	x1, x20
  40167c:	bl	401440 <printf@plt>
  401680:	ldp	x19, x20, [sp, #16]
  401684:	ldr	x21, [sp, #32]
  401688:	ldp	x29, x30, [sp], #48
  40168c:	ret
  401690:	mov	w2, #0x5                   	// #5
  401694:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401698:	add	x1, x1, #0xd50
  40169c:	mov	x0, #0x0                   	// #0
  4016a0:	bl	401410 <dcgettext@plt>
  4016a4:	mov	x1, x0
  4016a8:	mov	w0, #0x1                   	// #1
  4016ac:	bl	401480 <err@plt>
  4016b0:	mov	x0, x20
  4016b4:	bl	401320 <puts@plt>
  4016b8:	b	401680 <ferror@plt+0x1e0>
  4016bc:	stp	x29, x30, [sp, #-16]!
  4016c0:	mov	x29, sp
  4016c4:	mov	w4, w1
  4016c8:	mov	w1, w3
  4016cc:	orr	w3, w2, w4, lsl #13
  4016d0:	mov	w2, w0
  4016d4:	mov	x0, #0x1e                  	// #30
  4016d8:	bl	401460 <syscall@plt>
  4016dc:	cmn	w0, #0x1
  4016e0:	b.eq	4016ec <ferror@plt+0x24c>  // b.none
  4016e4:	ldp	x29, x30, [sp], #16
  4016e8:	ret
  4016ec:	adrp	x0, 416000 <ferror@plt+0x14b60>
  4016f0:	ldr	w0, [x0, #468]
  4016f4:	cbnz	w0, 4016e4 <ferror@plt+0x244>
  4016f8:	mov	w2, #0x5                   	// #5
  4016fc:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401700:	add	x1, x1, #0xd80
  401704:	mov	x0, #0x0                   	// #0
  401708:	bl	401410 <dcgettext@plt>
  40170c:	mov	x1, x0
  401710:	mov	w0, #0x1                   	// #1
  401714:	bl	401480 <err@plt>
  401718:	stp	x29, x30, [sp, #-32]!
  40171c:	mov	x29, sp
  401720:	stp	x19, x20, [sp, #16]
  401724:	adrp	x0, 416000 <ferror@plt+0x14b60>
  401728:	ldr	x20, [x0, #448]
  40172c:	bl	401450 <__errno_location@plt>
  401730:	mov	x19, x0
  401734:	str	wzr, [x0]
  401738:	mov	x0, x20
  40173c:	bl	4014a0 <ferror@plt>
  401740:	cbz	w0, 401788 <ferror@plt+0x2e8>
  401744:	ldr	w0, [x19]
  401748:	cmp	w0, #0x9
  40174c:	b.eq	401758 <ferror@plt+0x2b8>  // b.none
  401750:	cmp	w0, #0x20
  401754:	b.ne	4017b4 <ferror@plt+0x314>  // b.any
  401758:	adrp	x0, 416000 <ferror@plt+0x14b60>
  40175c:	ldr	x20, [x0, #424]
  401760:	str	wzr, [x19]
  401764:	mov	x0, x20
  401768:	bl	4014a0 <ferror@plt>
  40176c:	cbz	w0, 4017f4 <ferror@plt+0x354>
  401770:	ldr	w0, [x19]
  401774:	cmp	w0, #0x9
  401778:	b.ne	401820 <ferror@plt+0x380>  // b.any
  40177c:	ldp	x19, x20, [sp, #16]
  401780:	ldp	x29, x30, [sp], #32
  401784:	ret
  401788:	mov	x0, x20
  40178c:	bl	4013f0 <fflush@plt>
  401790:	cbnz	w0, 401744 <ferror@plt+0x2a4>
  401794:	mov	x0, x20
  401798:	bl	401250 <fileno@plt>
  40179c:	tbnz	w0, #31, 401744 <ferror@plt+0x2a4>
  4017a0:	bl	4011f0 <dup@plt>
  4017a4:	tbnz	w0, #31, 401744 <ferror@plt+0x2a4>
  4017a8:	bl	4012f0 <close@plt>
  4017ac:	cbz	w0, 401758 <ferror@plt+0x2b8>
  4017b0:	b	401744 <ferror@plt+0x2a4>
  4017b4:	cbz	w0, 4017d8 <ferror@plt+0x338>
  4017b8:	mov	w2, #0x5                   	// #5
  4017bc:	adrp	x1, 403000 <ferror@plt+0x1b60>
  4017c0:	add	x1, x1, #0xd98
  4017c4:	mov	x0, #0x0                   	// #0
  4017c8:	bl	401410 <dcgettext@plt>
  4017cc:	bl	401370 <warn@plt>
  4017d0:	mov	w0, #0x1                   	// #1
  4017d4:	bl	4011a0 <_exit@plt>
  4017d8:	mov	w2, #0x5                   	// #5
  4017dc:	adrp	x1, 403000 <ferror@plt+0x1b60>
  4017e0:	add	x1, x1, #0xd98
  4017e4:	mov	x0, #0x0                   	// #0
  4017e8:	bl	401410 <dcgettext@plt>
  4017ec:	bl	401400 <warnx@plt>
  4017f0:	b	4017d0 <ferror@plt+0x330>
  4017f4:	mov	x0, x20
  4017f8:	bl	4013f0 <fflush@plt>
  4017fc:	cbnz	w0, 401770 <ferror@plt+0x2d0>
  401800:	mov	x0, x20
  401804:	bl	401250 <fileno@plt>
  401808:	tbnz	w0, #31, 401770 <ferror@plt+0x2d0>
  40180c:	bl	4011f0 <dup@plt>
  401810:	tbnz	w0, #31, 401770 <ferror@plt+0x2d0>
  401814:	bl	4012f0 <close@plt>
  401818:	cbz	w0, 40177c <ferror@plt+0x2dc>
  40181c:	b	401770 <ferror@plt+0x2d0>
  401820:	mov	w0, #0x1                   	// #1
  401824:	bl	4011a0 <_exit@plt>
  401828:	stp	x29, x30, [sp, #-128]!
  40182c:	mov	x29, sp
  401830:	stp	x19, x20, [sp, #16]
  401834:	stp	x21, x22, [sp, #32]
  401838:	stp	x23, x24, [sp, #48]
  40183c:	stp	x25, x26, [sp, #64]
  401840:	stp	x27, x28, [sp, #80]
  401844:	mov	w21, w0
  401848:	mov	x19, x1
  40184c:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401850:	add	x1, x1, #0xed0
  401854:	mov	w0, #0x6                   	// #6
  401858:	bl	401490 <setlocale@plt>
  40185c:	adrp	x20, 403000 <ferror@plt+0x1b60>
  401860:	add	x20, x20, #0xdc0
  401864:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401868:	add	x1, x1, #0xda8
  40186c:	mov	x0, x20
  401870:	bl	401290 <bindtextdomain@plt>
  401874:	mov	x0, x20
  401878:	bl	401330 <textdomain@plt>
  40187c:	adrp	x0, 401000 <memcpy@plt-0x190>
  401880:	add	x0, x0, #0x718
  401884:	bl	403d18 <ferror@plt+0x2878>
  401888:	str	xzr, [sp, #104]
  40188c:	mov	w24, #0x0                   	// #0
  401890:	str	wzr, [sp, #112]
  401894:	mov	w28, #0x2                   	// #2
  401898:	mov	w27, #0x0                   	// #0
  40189c:	mov	w0, #0x4                   	// #4
  4018a0:	str	w0, [sp, #116]
  4018a4:	adrp	x25, 404000 <ferror@plt+0x2b60>
  4018a8:	add	x25, x25, #0x3a8
  4018ac:	add	x23, x25, #0x20
  4018b0:	adrp	x22, 404000 <ferror@plt+0x2b60>
  4018b4:	add	x22, x22, #0x288
  4018b8:	adrp	x26, 416000 <ferror@plt+0x14b60>
  4018bc:	adrp	x0, 403000 <ferror@plt+0x1b60>
  4018c0:	add	x0, x0, #0xdd0
  4018c4:	str	x0, [sp, #120]
  4018c8:	mov	x4, #0x0                   	// #0
  4018cc:	mov	x3, x23
  4018d0:	mov	x2, x22
  4018d4:	mov	x1, x19
  4018d8:	mov	w0, w21
  4018dc:	bl	401340 <getopt_long@plt>
  4018e0:	cmn	w0, #0x1
  4018e4:	b.eq	401d24 <ferror@plt+0x884>  // b.none
  4018e8:	cmp	w0, #0x6e
  4018ec:	b.eq	401be8 <ferror@plt+0x748>  // b.none
  4018f0:	b.gt	401b68 <ferror@plt+0x6c8>
  4018f4:	cmp	w0, #0x56
  4018f8:	b.eq	401cbc <ferror@plt+0x81c>  // b.none
  4018fc:	b.le	401968 <ferror@plt+0x4c8>
  401900:	cmp	w0, #0x63
  401904:	b.ne	4019a4 <ferror@plt+0x504>  // b.any
  401908:	bl	401380 <__ctype_b_loc@plt>
  40190c:	ldr	x28, [x26, #432]
  401910:	ldrsb	x1, [x28]
  401914:	ldr	x0, [x0]
  401918:	ldrh	w0, [x0, x1, lsl #1]
  40191c:	mov	x20, #0x0                   	// #0
  401920:	tbnz	w0, #11, 401c14 <ferror@plt+0x774>
  401924:	ldr	x1, [x25, x20, lsl #3]
  401928:	mov	x0, x28
  40192c:	bl	4012d0 <strcasecmp@plt>
  401930:	cbz	w0, 401c3c <ferror@plt+0x79c>
  401934:	add	x20, x20, #0x1
  401938:	cmp	x20, #0x4
  40193c:	b.ne	401924 <ferror@plt+0x484>  // b.any
  401940:	mov	w2, #0x5                   	// #5
  401944:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401948:	add	x1, x1, #0xe08
  40194c:	mov	x0, #0x0                   	// #0
  401950:	bl	401410 <dcgettext@plt>
  401954:	adrp	x1, 416000 <ferror@plt+0x14b60>
  401958:	ldr	x2, [x1, #432]
  40195c:	mov	x1, x0
  401960:	mov	w0, #0x1                   	// #1
  401964:	bl	401420 <errx@plt>
  401968:	cmp	w0, #0x50
  40196c:	b.ne	401cec <ferror@plt+0x84c>  // b.any
  401970:	cbnz	w24, 401c6c <ferror@plt+0x7cc>
  401974:	mov	w2, #0x5                   	// #5
  401978:	adrp	x1, 403000 <ferror@plt+0x1b60>
  40197c:	add	x1, x1, #0xe70
  401980:	mov	x0, #0x0                   	// #0
  401984:	bl	401410 <dcgettext@plt>
  401988:	str	x0, [sp, #104]
  40198c:	mov	x1, x0
  401990:	ldr	x0, [x26, #432]
  401994:	bl	402b00 <ferror@plt+0x1660>
  401998:	str	w0, [sp, #112]
  40199c:	mov	w24, #0x2                   	// #2
  4019a0:	b	4018c8 <ferror@plt+0x428>
  4019a4:	cmp	w0, #0x68
  4019a8:	b.ne	401cec <ferror@plt+0x84c>  // b.any
  4019ac:	adrp	x0, 416000 <ferror@plt+0x14b60>
  4019b0:	ldr	x19, [x0, #448]
  4019b4:	mov	w2, #0x5                   	// #5
  4019b8:	adrp	x1, 403000 <ferror@plt+0x1b60>
  4019bc:	add	x1, x1, #0xec8
  4019c0:	mov	x0, #0x0                   	// #0
  4019c4:	bl	401410 <dcgettext@plt>
  4019c8:	mov	x1, x19
  4019cc:	bl	4011d0 <fputs@plt>
  4019d0:	mov	w2, #0x5                   	// #5
  4019d4:	adrp	x1, 403000 <ferror@plt+0x1b60>
  4019d8:	add	x1, x1, #0xed8
  4019dc:	mov	x0, #0x0                   	// #0
  4019e0:	bl	401410 <dcgettext@plt>
  4019e4:	adrp	x1, 416000 <ferror@plt+0x14b60>
  4019e8:	ldr	x2, [x1, #456]
  4019ec:	mov	x1, x0
  4019f0:	mov	x0, x19
  4019f4:	bl	401470 <fprintf@plt>
  4019f8:	mov	x1, x19
  4019fc:	mov	w0, #0xa                   	// #10
  401a00:	bl	401220 <fputc@plt>
  401a04:	mov	w2, #0x5                   	// #5
  401a08:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401a0c:	add	x1, x1, #0xf48
  401a10:	mov	x0, #0x0                   	// #0
  401a14:	bl	401410 <dcgettext@plt>
  401a18:	mov	x1, x19
  401a1c:	bl	4011d0 <fputs@plt>
  401a20:	mov	w2, #0x5                   	// #5
  401a24:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401a28:	add	x1, x1, #0xf90
  401a2c:	mov	x0, #0x0                   	// #0
  401a30:	bl	401410 <dcgettext@plt>
  401a34:	mov	x1, x19
  401a38:	bl	4011d0 <fputs@plt>
  401a3c:	mov	w2, #0x5                   	// #5
  401a40:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401a44:	add	x1, x1, #0xfa0
  401a48:	mov	x0, #0x0                   	// #0
  401a4c:	bl	401410 <dcgettext@plt>
  401a50:	mov	x1, x19
  401a54:	bl	4011d0 <fputs@plt>
  401a58:	mov	w2, #0x5                   	// #5
  401a5c:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401a60:	add	x1, x1, #0x28
  401a64:	mov	x0, #0x0                   	// #0
  401a68:	bl	401410 <dcgettext@plt>
  401a6c:	mov	x1, x19
  401a70:	bl	4011d0 <fputs@plt>
  401a74:	mov	w2, #0x5                   	// #5
  401a78:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401a7c:	add	x1, x1, #0xc0
  401a80:	mov	x0, #0x0                   	// #0
  401a84:	bl	401410 <dcgettext@plt>
  401a88:	mov	x1, x19
  401a8c:	bl	4011d0 <fputs@plt>
  401a90:	mov	w2, #0x5                   	// #5
  401a94:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401a98:	add	x1, x1, #0x100
  401a9c:	mov	x0, #0x0                   	// #0
  401aa0:	bl	401410 <dcgettext@plt>
  401aa4:	mov	x1, x19
  401aa8:	bl	4011d0 <fputs@plt>
  401aac:	mov	w2, #0x5                   	// #5
  401ab0:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401ab4:	add	x1, x1, #0x150
  401ab8:	mov	x0, #0x0                   	// #0
  401abc:	bl	401410 <dcgettext@plt>
  401ac0:	mov	x1, x19
  401ac4:	bl	4011d0 <fputs@plt>
  401ac8:	mov	w2, #0x5                   	// #5
  401acc:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401ad0:	add	x1, x1, #0x180
  401ad4:	mov	x0, #0x0                   	// #0
  401ad8:	bl	401410 <dcgettext@plt>
  401adc:	mov	x1, x19
  401ae0:	bl	4011d0 <fputs@plt>
  401ae4:	mov	x1, x19
  401ae8:	mov	w0, #0xa                   	// #10
  401aec:	bl	401220 <fputc@plt>
  401af0:	mov	w2, #0x5                   	// #5
  401af4:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401af8:	add	x1, x1, #0x1d0
  401afc:	mov	x0, #0x0                   	// #0
  401b00:	bl	401410 <dcgettext@plt>
  401b04:	mov	x19, x0
  401b08:	mov	w2, #0x5                   	// #5
  401b0c:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401b10:	add	x1, x1, #0x1e8
  401b14:	mov	x0, #0x0                   	// #0
  401b18:	bl	401410 <dcgettext@plt>
  401b1c:	mov	x4, x0
  401b20:	adrp	x3, 404000 <ferror@plt+0x2b60>
  401b24:	add	x3, x3, #0x1f8
  401b28:	mov	x2, x19
  401b2c:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401b30:	add	x1, x1, #0x208
  401b34:	adrp	x0, 404000 <ferror@plt+0x2b60>
  401b38:	add	x0, x0, #0x218
  401b3c:	bl	401440 <printf@plt>
  401b40:	mov	w2, #0x5                   	// #5
  401b44:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401b48:	add	x1, x1, #0x230
  401b4c:	mov	x0, #0x0                   	// #0
  401b50:	bl	401410 <dcgettext@plt>
  401b54:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401b58:	add	x1, x1, #0x250
  401b5c:	bl	401440 <printf@plt>
  401b60:	mov	w0, #0x0                   	// #0
  401b64:	bl	4011e0 <exit@plt>
  401b68:	cmp	w0, #0x74
  401b6c:	b.eq	401cac <ferror@plt+0x80c>  // b.none
  401b70:	cmp	w0, #0x75
  401b74:	b.ne	401bac <ferror@plt+0x70c>  // b.any
  401b78:	cbnz	w24, 401c8c <ferror@plt+0x7ec>
  401b7c:	mov	w2, #0x5                   	// #5
  401b80:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401b84:	add	x1, x1, #0xe88
  401b88:	mov	x0, #0x0                   	// #0
  401b8c:	bl	401410 <dcgettext@plt>
  401b90:	str	x0, [sp, #104]
  401b94:	mov	x1, x0
  401b98:	ldr	x0, [x26, #432]
  401b9c:	bl	402b00 <ferror@plt+0x1660>
  401ba0:	str	w0, [sp, #112]
  401ba4:	mov	w24, #0x3                   	// #3
  401ba8:	b	4018c8 <ferror@plt+0x428>
  401bac:	cmp	w0, #0x70
  401bb0:	b.ne	401cec <ferror@plt+0x84c>  // b.any
  401bb4:	cbnz	w24, 401c4c <ferror@plt+0x7ac>
  401bb8:	mov	w2, #0x5                   	// #5
  401bbc:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401bc0:	add	x1, x1, #0xe58
  401bc4:	mov	x0, #0x0                   	// #0
  401bc8:	bl	401410 <dcgettext@plt>
  401bcc:	str	x0, [sp, #104]
  401bd0:	mov	x1, x0
  401bd4:	ldr	x0, [x26, #432]
  401bd8:	bl	402b00 <ferror@plt+0x1660>
  401bdc:	str	w0, [sp, #112]
  401be0:	mov	w24, #0x1                   	// #1
  401be4:	b	4018c8 <ferror@plt+0x428>
  401be8:	ldr	x20, [x26, #432]
  401bec:	mov	w2, #0x5                   	// #5
  401bf0:	ldr	x1, [sp, #120]
  401bf4:	mov	x0, #0x0                   	// #0
  401bf8:	bl	401410 <dcgettext@plt>
  401bfc:	mov	x1, x0
  401c00:	mov	x0, x20
  401c04:	bl	402b00 <ferror@plt+0x1660>
  401c08:	str	w0, [sp, #116]
  401c0c:	orr	w27, w27, #0x1
  401c10:	b	4018c8 <ferror@plt+0x428>
  401c14:	mov	w2, #0x5                   	// #5
  401c18:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401c1c:	add	x1, x1, #0xdf0
  401c20:	mov	x0, #0x0                   	// #0
  401c24:	bl	401410 <dcgettext@plt>
  401c28:	mov	x1, x0
  401c2c:	mov	x0, x28
  401c30:	bl	402b00 <ferror@plt+0x1660>
  401c34:	mov	w28, w0
  401c38:	b	401c44 <ferror@plt+0x7a4>
  401c3c:	mov	w28, w20
  401c40:	tbnz	w20, #31, 401940 <ferror@plt+0x4a0>
  401c44:	orr	w27, w27, #0x2
  401c48:	b	4018c8 <ferror@plt+0x428>
  401c4c:	mov	w2, #0x5                   	// #5
  401c50:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401c54:	add	x1, x1, #0xe28
  401c58:	mov	x0, #0x0                   	// #0
  401c5c:	bl	401410 <dcgettext@plt>
  401c60:	mov	x1, x0
  401c64:	mov	w0, #0x1                   	// #1
  401c68:	bl	401420 <errx@plt>
  401c6c:	mov	w2, #0x5                   	// #5
  401c70:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401c74:	add	x1, x1, #0xe28
  401c78:	mov	x0, #0x0                   	// #0
  401c7c:	bl	401410 <dcgettext@plt>
  401c80:	mov	x1, x0
  401c84:	mov	w0, #0x1                   	// #1
  401c88:	bl	401420 <errx@plt>
  401c8c:	mov	w2, #0x5                   	// #5
  401c90:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401c94:	add	x1, x1, #0xe28
  401c98:	mov	x0, #0x0                   	// #0
  401c9c:	bl	401410 <dcgettext@plt>
  401ca0:	mov	x1, x0
  401ca4:	mov	w0, #0x1                   	// #1
  401ca8:	bl	401420 <errx@plt>
  401cac:	adrp	x0, 416000 <ferror@plt+0x14b60>
  401cb0:	mov	w1, #0x1                   	// #1
  401cb4:	str	w1, [x0, #468]
  401cb8:	b	4018c8 <ferror@plt+0x428>
  401cbc:	mov	w2, #0x5                   	// #5
  401cc0:	adrp	x1, 403000 <ferror@plt+0x1b60>
  401cc4:	add	x1, x1, #0xea0
  401cc8:	mov	x0, #0x0                   	// #0
  401ccc:	bl	401410 <dcgettext@plt>
  401cd0:	adrp	x2, 403000 <ferror@plt+0x1b60>
  401cd4:	add	x2, x2, #0xeb0
  401cd8:	adrp	x1, 416000 <ferror@plt+0x14b60>
  401cdc:	ldr	x1, [x1, #456]
  401ce0:	bl	401440 <printf@plt>
  401ce4:	mov	w0, #0x0                   	// #0
  401ce8:	bl	4011e0 <exit@plt>
  401cec:	adrp	x0, 416000 <ferror@plt+0x14b60>
  401cf0:	ldr	x19, [x0, #424]
  401cf4:	mov	w2, #0x5                   	// #5
  401cf8:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401cfc:	add	x1, x1, #0x260
  401d00:	mov	x0, #0x0                   	// #0
  401d04:	bl	401410 <dcgettext@plt>
  401d08:	adrp	x1, 416000 <ferror@plt+0x14b60>
  401d0c:	ldr	x2, [x1, #456]
  401d10:	mov	x1, x0
  401d14:	mov	x0, x19
  401d18:	bl	401470 <fprintf@plt>
  401d1c:	mov	w0, #0x1                   	// #1
  401d20:	bl	4011e0 <exit@plt>
  401d24:	cmp	w28, #0x2
  401d28:	b.gt	401d8c <ferror@plt+0x8ec>
  401d2c:	cmp	w28, #0x0
  401d30:	b.gt	401dfc <ferror@plt+0x95c>
  401d34:	cbnz	w28, 401df0 <ferror@plt+0x950>
  401d38:	and	w0, w27, #0x1
  401d3c:	str	w0, [sp, #116]
  401d40:	tbz	w27, #0, 401dfc <ferror@plt+0x95c>
  401d44:	adrp	x0, 416000 <ferror@plt+0x14b60>
  401d48:	ldr	w0, [x0, #468]
  401d4c:	str	w0, [sp, #116]
  401d50:	cbz	w0, 401db0 <ferror@plt+0x910>
  401d54:	str	w28, [sp, #116]
  401d58:	cmp	w24, #0x0
  401d5c:	cset	w0, ne  // ne = any
  401d60:	cmp	w27, #0x0
  401d64:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  401d68:	b.eq	401e24 <ferror@plt+0x984>  // b.none
  401d6c:	mov	w3, w24
  401d70:	ldr	w2, [sp, #116]
  401d74:	mov	w1, w28
  401d78:	ldr	w0, [sp, #112]
  401d7c:	bl	4016bc <ferror@plt+0x21c>
  401d80:	adrp	x20, 416000 <ferror@plt+0x14b60>
  401d84:	add	x20, x20, #0x1b8
  401d88:	b	401f70 <ferror@plt+0xad0>
  401d8c:	cmp	w28, #0x3
  401d90:	b.ne	401df0 <ferror@plt+0x950>  // b.any
  401d94:	tbz	w27, #0, 401ebc <ferror@plt+0xa1c>
  401d98:	adrp	x0, 416000 <ferror@plt+0x14b60>
  401d9c:	ldr	w0, [x0, #468]
  401da0:	cbz	w0, 401dcc <ferror@plt+0x92c>
  401da4:	mov	w0, #0x7                   	// #7
  401da8:	str	w0, [sp, #116]
  401dac:	b	401d58 <ferror@plt+0x8b8>
  401db0:	mov	w2, #0x5                   	// #5
  401db4:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401db8:	add	x1, x1, #0x298
  401dbc:	mov	x0, #0x0                   	// #0
  401dc0:	bl	401410 <dcgettext@plt>
  401dc4:	bl	401400 <warnx@plt>
  401dc8:	b	401d58 <ferror@plt+0x8b8>
  401dcc:	mov	w2, #0x5                   	// #5
  401dd0:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401dd4:	add	x1, x1, #0x2c8
  401dd8:	mov	x0, #0x0                   	// #0
  401ddc:	bl	401410 <dcgettext@plt>
  401de0:	bl	401400 <warnx@plt>
  401de4:	mov	w0, #0x7                   	// #7
  401de8:	str	w0, [sp, #116]
  401dec:	b	401d58 <ferror@plt+0x8b8>
  401df0:	adrp	x0, 416000 <ferror@plt+0x14b60>
  401df4:	ldr	w0, [x0, #468]
  401df8:	cbz	w0, 401e9c <ferror@plt+0x9fc>
  401dfc:	ldr	w0, [sp, #112]
  401e00:	orr	w0, w27, w0
  401e04:	cbnz	w0, 401ed8 <ferror@plt+0xa38>
  401e08:	adrp	x0, 416000 <ferror@plt+0x14b60>
  401e0c:	ldr	w0, [x0, #440]
  401e10:	cmp	w0, w21
  401e14:	b.eq	401ec8 <ferror@plt+0xa28>  // b.none
  401e18:	cmp	w27, #0x0
  401e1c:	ccmp	w24, #0x0, #0x4, eq  // eq = none
  401e20:	b.ne	401eec <ferror@plt+0xa4c>  // b.any
  401e24:	adrp	x0, 416000 <ferror@plt+0x14b60>
  401e28:	ldrsw	x0, [x0, #440]
  401e2c:	ldr	x0, [x19, x0, lsl #3]
  401e30:	cbz	x0, 401f80 <ferror@plt+0xae0>
  401e34:	mov	w3, #0x1                   	// #1
  401e38:	ldr	w2, [sp, #116]
  401e3c:	mov	w1, w28
  401e40:	mov	w0, #0x0                   	// #0
  401e44:	bl	4016bc <ferror@plt+0x21c>
  401e48:	adrp	x0, 416000 <ferror@plt+0x14b60>
  401e4c:	ldrsw	x0, [x0, #440]
  401e50:	add	x1, x19, x0, lsl #3
  401e54:	ldr	x0, [x19, x0, lsl #3]
  401e58:	bl	401350 <execvp@plt>
  401e5c:	bl	401450 <__errno_location@plt>
  401e60:	ldr	w0, [x0]
  401e64:	cmp	w0, #0x2
  401e68:	cset	w20, eq  // eq = none
  401e6c:	add	w20, w20, #0x7e
  401e70:	mov	w2, #0x5                   	// #5
  401e74:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401e78:	add	x1, x1, #0x310
  401e7c:	mov	x0, #0x0                   	// #0
  401e80:	bl	401410 <dcgettext@plt>
  401e84:	adrp	x1, 416000 <ferror@plt+0x14b60>
  401e88:	ldrsw	x1, [x1, #440]
  401e8c:	ldr	x2, [x19, x1, lsl #3]
  401e90:	mov	x1, x0
  401e94:	mov	w0, w20
  401e98:	bl	401480 <err@plt>
  401e9c:	mov	w2, #0x5                   	// #5
  401ea0:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401ea4:	add	x1, x1, #0x2f8
  401ea8:	mov	x0, #0x0                   	// #0
  401eac:	bl	401410 <dcgettext@plt>
  401eb0:	mov	w1, w28
  401eb4:	bl	401400 <warnx@plt>
  401eb8:	b	401dfc <ferror@plt+0x95c>
  401ebc:	mov	w0, #0x7                   	// #7
  401ec0:	str	w0, [sp, #116]
  401ec4:	b	401dfc <ferror@plt+0x95c>
  401ec8:	mov	w1, #0x1                   	// #1
  401ecc:	mov	w0, #0x0                   	// #0
  401ed0:	bl	401600 <ferror@plt+0x160>
  401ed4:	b	401f2c <ferror@plt+0xa8c>
  401ed8:	cmp	w24, #0x0
  401edc:	cset	w0, ne  // ne = any
  401ee0:	cmp	w27, #0x0
  401ee4:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  401ee8:	b.eq	401d60 <ferror@plt+0x8c0>  // b.none
  401eec:	mov	w1, w24
  401ef0:	ldr	w0, [sp, #112]
  401ef4:	bl	401600 <ferror@plt+0x160>
  401ef8:	adrp	x20, 416000 <ferror@plt+0x14b60>
  401efc:	add	x20, x20, #0x1b8
  401f00:	b	401f20 <ferror@plt+0xa80>
  401f04:	ldr	x1, [sp, #104]
  401f08:	bl	402b00 <ferror@plt+0x1660>
  401f0c:	mov	w1, w24
  401f10:	bl	401600 <ferror@plt+0x160>
  401f14:	ldr	w0, [x20]
  401f18:	add	w0, w0, #0x1
  401f1c:	str	w0, [x20]
  401f20:	ldrsw	x0, [x20]
  401f24:	ldr	x0, [x19, x0, lsl #3]
  401f28:	cbnz	x0, 401f04 <ferror@plt+0xa64>
  401f2c:	mov	w0, #0x0                   	// #0
  401f30:	ldp	x19, x20, [sp, #16]
  401f34:	ldp	x21, x22, [sp, #32]
  401f38:	ldp	x23, x24, [sp, #48]
  401f3c:	ldp	x25, x26, [sp, #64]
  401f40:	ldp	x27, x28, [sp, #80]
  401f44:	ldp	x29, x30, [sp], #128
  401f48:	ret
  401f4c:	ldr	x1, [sp, #104]
  401f50:	bl	402b00 <ferror@plt+0x1660>
  401f54:	mov	w3, w24
  401f58:	ldr	w2, [sp, #116]
  401f5c:	mov	w1, w28
  401f60:	bl	4016bc <ferror@plt+0x21c>
  401f64:	ldr	w0, [x20]
  401f68:	add	w0, w0, #0x1
  401f6c:	str	w0, [x20]
  401f70:	ldrsw	x0, [x20]
  401f74:	ldr	x0, [x19, x0, lsl #3]
  401f78:	cbnz	x0, 401f4c <ferror@plt+0xaac>
  401f7c:	b	401f2c <ferror@plt+0xa8c>
  401f80:	mov	w2, #0x5                   	// #5
  401f84:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401f88:	add	x1, x1, #0x328
  401f8c:	mov	x0, #0x0                   	// #0
  401f90:	bl	401410 <dcgettext@plt>
  401f94:	bl	401400 <warnx@plt>
  401f98:	adrp	x0, 416000 <ferror@plt+0x14b60>
  401f9c:	ldr	x19, [x0, #424]
  401fa0:	mov	w2, #0x5                   	// #5
  401fa4:	adrp	x1, 404000 <ferror@plt+0x2b60>
  401fa8:	add	x1, x1, #0x260
  401fac:	mov	x0, #0x0                   	// #0
  401fb0:	bl	401410 <dcgettext@plt>
  401fb4:	adrp	x1, 416000 <ferror@plt+0x14b60>
  401fb8:	ldr	x2, [x1, #456]
  401fbc:	mov	x1, x0
  401fc0:	mov	x0, x19
  401fc4:	bl	401470 <fprintf@plt>
  401fc8:	mov	w0, #0x1                   	// #1
  401fcc:	bl	4011e0 <exit@plt>
  401fd0:	str	xzr, [x1]
  401fd4:	cbnz	x0, 401fe0 <ferror@plt+0xb40>
  401fd8:	b	402038 <ferror@plt+0xb98>
  401fdc:	add	x0, x0, #0x1
  401fe0:	ldrsb	w2, [x0]
  401fe4:	cmp	w2, #0x2f
  401fe8:	b.ne	401ff8 <ferror@plt+0xb58>  // b.any
  401fec:	ldrsb	w2, [x0, #1]
  401ff0:	cmp	w2, #0x2f
  401ff4:	b.eq	401fdc <ferror@plt+0xb3c>  // b.none
  401ff8:	ldrsb	w2, [x0]
  401ffc:	cbz	w2, 40203c <ferror@plt+0xb9c>
  402000:	mov	x2, #0x1                   	// #1
  402004:	str	x2, [x1]
  402008:	add	x3, x0, x2
  40200c:	ldrsb	w2, [x0, #1]
  402010:	cmp	w2, #0x2f
  402014:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402018:	b.eq	402038 <ferror@plt+0xb98>  // b.none
  40201c:	ldr	x2, [x1]
  402020:	add	x2, x2, #0x1
  402024:	str	x2, [x1]
  402028:	ldrsb	w2, [x3, #1]!
  40202c:	cmp	w2, #0x2f
  402030:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402034:	b.ne	40201c <ferror@plt+0xb7c>  // b.any
  402038:	ret
  40203c:	mov	x0, #0x0                   	// #0
  402040:	b	402038 <ferror@plt+0xb98>
  402044:	stp	x29, x30, [sp, #-80]!
  402048:	mov	x29, sp
  40204c:	stp	x19, x20, [sp, #16]
  402050:	stp	x21, x22, [sp, #32]
  402054:	stp	x23, x24, [sp, #48]
  402058:	mov	x24, x1
  40205c:	ldrsb	w1, [x0]
  402060:	cbz	w1, 4020e0 <ferror@plt+0xc40>
  402064:	str	x25, [sp, #64]
  402068:	mov	x19, #0x1                   	// #1
  40206c:	mov	w21, #0x0                   	// #0
  402070:	mov	w23, #0x0                   	// #0
  402074:	mov	w25, #0x1                   	// #1
  402078:	sub	x22, x0, #0x1
  40207c:	b	402094 <ferror@plt+0xbf4>
  402080:	mov	w21, w23
  402084:	mov	w20, w19
  402088:	add	x19, x19, #0x1
  40208c:	ldrsb	w1, [x22, x19]
  402090:	cbz	w1, 4020c0 <ferror@plt+0xc20>
  402094:	sub	w20, w19, #0x1
  402098:	cbnz	w21, 402080 <ferror@plt+0xbe0>
  40209c:	cmp	w1, #0x5c
  4020a0:	b.eq	4020b8 <ferror@plt+0xc18>  // b.none
  4020a4:	mov	x0, x24
  4020a8:	bl	4013e0 <strchr@plt>
  4020ac:	cbz	x0, 402084 <ferror@plt+0xbe4>
  4020b0:	ldr	x25, [sp, #64]
  4020b4:	b	4020c4 <ferror@plt+0xc24>
  4020b8:	mov	w21, w25
  4020bc:	b	402084 <ferror@plt+0xbe4>
  4020c0:	ldr	x25, [sp, #64]
  4020c4:	sub	w0, w20, w21
  4020c8:	sxtw	x0, w0
  4020cc:	ldp	x19, x20, [sp, #16]
  4020d0:	ldp	x21, x22, [sp, #32]
  4020d4:	ldp	x23, x24, [sp, #48]
  4020d8:	ldp	x29, x30, [sp], #80
  4020dc:	ret
  4020e0:	mov	w20, #0x0                   	// #0
  4020e4:	mov	w21, #0x0                   	// #0
  4020e8:	b	4020c4 <ferror@plt+0xc24>
  4020ec:	stp	x29, x30, [sp, #-64]!
  4020f0:	mov	x29, sp
  4020f4:	stp	x19, x20, [sp, #16]
  4020f8:	stp	x21, x22, [sp, #32]
  4020fc:	mov	x19, x0
  402100:	mov	x22, x1
  402104:	mov	w21, w2
  402108:	str	xzr, [sp, #56]
  40210c:	bl	401450 <__errno_location@plt>
  402110:	str	wzr, [x0]
  402114:	cbz	x19, 402124 <ferror@plt+0xc84>
  402118:	mov	x20, x0
  40211c:	ldrsb	w0, [x19]
  402120:	cbnz	w0, 402140 <ferror@plt+0xca0>
  402124:	mov	x3, x19
  402128:	mov	x2, x22
  40212c:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402130:	add	x1, x1, #0x4e8
  402134:	adrp	x0, 416000 <ferror@plt+0x14b60>
  402138:	ldr	w0, [x0, #416]
  40213c:	bl	401420 <errx@plt>
  402140:	mov	w3, #0x0                   	// #0
  402144:	mov	w2, w21
  402148:	add	x1, sp, #0x38
  40214c:	mov	x0, x19
  402150:	bl	4012c0 <__strtoul_internal@plt>
  402154:	ldr	w1, [x20]
  402158:	cbnz	w1, 402184 <ferror@plt+0xce4>
  40215c:	ldr	x1, [sp, #56]
  402160:	cmp	x1, x19
  402164:	b.eq	402124 <ferror@plt+0xc84>  // b.none
  402168:	cbz	x1, 402174 <ferror@plt+0xcd4>
  40216c:	ldrsb	w1, [x1]
  402170:	cbnz	w1, 402124 <ferror@plt+0xc84>
  402174:	ldp	x19, x20, [sp, #16]
  402178:	ldp	x21, x22, [sp, #32]
  40217c:	ldp	x29, x30, [sp], #64
  402180:	ret
  402184:	cmp	w1, #0x22
  402188:	b.ne	402124 <ferror@plt+0xc84>  // b.any
  40218c:	mov	x3, x19
  402190:	mov	x2, x22
  402194:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402198:	add	x1, x1, #0x4e8
  40219c:	adrp	x0, 416000 <ferror@plt+0x14b60>
  4021a0:	ldr	w0, [x0, #416]
  4021a4:	bl	401480 <err@plt>
  4021a8:	stp	x29, x30, [sp, #-32]!
  4021ac:	mov	x29, sp
  4021b0:	stp	x19, x20, [sp, #16]
  4021b4:	mov	x20, x0
  4021b8:	mov	x19, x1
  4021bc:	bl	4020ec <ferror@plt+0xc4c>
  4021c0:	mov	x1, #0xffffffff            	// #4294967295
  4021c4:	cmp	x0, x1
  4021c8:	b.hi	4021d8 <ferror@plt+0xd38>  // b.pmore
  4021cc:	ldp	x19, x20, [sp, #16]
  4021d0:	ldp	x29, x30, [sp], #32
  4021d4:	ret
  4021d8:	bl	401450 <__errno_location@plt>
  4021dc:	mov	w1, #0x22                  	// #34
  4021e0:	str	w1, [x0]
  4021e4:	mov	x3, x20
  4021e8:	mov	x2, x19
  4021ec:	adrp	x1, 404000 <ferror@plt+0x2b60>
  4021f0:	add	x1, x1, #0x4e8
  4021f4:	adrp	x0, 416000 <ferror@plt+0x14b60>
  4021f8:	ldr	w0, [x0, #416]
  4021fc:	bl	401480 <err@plt>
  402200:	stp	x29, x30, [sp, #-32]!
  402204:	mov	x29, sp
  402208:	stp	x19, x20, [sp, #16]
  40220c:	mov	x20, x0
  402210:	mov	x19, x1
  402214:	bl	4021a8 <ferror@plt+0xd08>
  402218:	mov	w1, #0xffff                	// #65535
  40221c:	cmp	w0, w1
  402220:	b.hi	402230 <ferror@plt+0xd90>  // b.pmore
  402224:	ldp	x19, x20, [sp, #16]
  402228:	ldp	x29, x30, [sp], #32
  40222c:	ret
  402230:	bl	401450 <__errno_location@plt>
  402234:	mov	w1, #0x22                  	// #34
  402238:	str	w1, [x0]
  40223c:	mov	x3, x20
  402240:	mov	x2, x19
  402244:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402248:	add	x1, x1, #0x4e8
  40224c:	adrp	x0, 416000 <ferror@plt+0x14b60>
  402250:	ldr	w0, [x0, #416]
  402254:	bl	401480 <err@plt>
  402258:	adrp	x1, 416000 <ferror@plt+0x14b60>
  40225c:	str	w0, [x1, #416]
  402260:	ret
  402264:	stp	x29, x30, [sp, #-128]!
  402268:	mov	x29, sp
  40226c:	stp	x19, x20, [sp, #16]
  402270:	str	xzr, [x1]
  402274:	cbz	x0, 402684 <ferror@plt+0x11e4>
  402278:	stp	x21, x22, [sp, #32]
  40227c:	mov	x19, x0
  402280:	mov	x21, x1
  402284:	mov	x22, x2
  402288:	ldrsb	w0, [x0]
  40228c:	cbz	w0, 40268c <ferror@plt+0x11ec>
  402290:	stp	x23, x24, [sp, #48]
  402294:	bl	401380 <__ctype_b_loc@plt>
  402298:	mov	x24, x0
  40229c:	ldr	x4, [x0]
  4022a0:	mov	x1, x19
  4022a4:	ldrsb	w2, [x1]
  4022a8:	and	x0, x2, #0xff
  4022ac:	ldrh	w3, [x4, x0, lsl #1]
  4022b0:	tbz	w3, #13, 4022bc <ferror@plt+0xe1c>
  4022b4:	add	x1, x1, #0x1
  4022b8:	b	4022a4 <ferror@plt+0xe04>
  4022bc:	cmp	w2, #0x2d
  4022c0:	b.eq	4026b0 <ferror@plt+0x1210>  // b.none
  4022c4:	stp	x25, x26, [sp, #64]
  4022c8:	bl	401450 <__errno_location@plt>
  4022cc:	mov	x25, x0
  4022d0:	str	wzr, [x0]
  4022d4:	str	xzr, [sp, #120]
  4022d8:	mov	w3, #0x0                   	// #0
  4022dc:	mov	w2, #0x0                   	// #0
  4022e0:	add	x1, sp, #0x78
  4022e4:	mov	x0, x19
  4022e8:	bl	4012c0 <__strtoul_internal@plt>
  4022ec:	mov	x26, x0
  4022f0:	ldr	x20, [sp, #120]
  4022f4:	cmp	x20, x19
  4022f8:	b.eq	402334 <ferror@plt+0xe94>  // b.none
  4022fc:	ldr	w0, [x25]
  402300:	cbz	w0, 402310 <ferror@plt+0xe70>
  402304:	sub	x1, x26, #0x1
  402308:	cmn	x1, #0x3
  40230c:	b.hi	402350 <ferror@plt+0xeb0>  // b.pmore
  402310:	cbz	x20, 402650 <ferror@plt+0x11b0>
  402314:	ldrsb	w0, [x20]
  402318:	cbz	w0, 402658 <ferror@plt+0x11b8>
  40231c:	stp	x27, x28, [sp, #80]
  402320:	mov	w19, #0x0                   	// #0
  402324:	mov	x27, #0x0                   	// #0
  402328:	add	x0, sp, #0x78
  40232c:	str	x0, [sp, #104]
  402330:	b	40243c <ferror@plt+0xf9c>
  402334:	ldr	w0, [x25]
  402338:	mov	w20, #0xffffffea            	// #-22
  40233c:	cbnz	w0, 402350 <ferror@plt+0xeb0>
  402340:	ldp	x21, x22, [sp, #32]
  402344:	ldp	x23, x24, [sp, #48]
  402348:	ldp	x25, x26, [sp, #64]
  40234c:	b	402694 <ferror@plt+0x11f4>
  402350:	neg	w20, w0
  402354:	b	402660 <ferror@plt+0x11c0>
  402358:	ldrsb	w0, [x20, #2]
  40235c:	and	w0, w0, #0xffffffdf
  402360:	cmp	w0, #0x42
  402364:	b.ne	40245c <ferror@plt+0xfbc>  // b.any
  402368:	ldrsb	w0, [x20, #3]
  40236c:	cbnz	w0, 40245c <ferror@plt+0xfbc>
  402370:	mov	w23, #0x400                 	// #1024
  402374:	b	402380 <ferror@plt+0xee0>
  402378:	cbnz	w0, 40245c <ferror@plt+0xfbc>
  40237c:	mov	w23, #0x400                 	// #1024
  402380:	ldrsb	w20, [x20]
  402384:	mov	w1, w20
  402388:	adrp	x0, 404000 <ferror@plt+0x2b60>
  40238c:	add	x0, x0, #0x4f8
  402390:	bl	4013e0 <strchr@plt>
  402394:	cbz	x0, 402538 <ferror@plt+0x1098>
  402398:	adrp	x2, 404000 <ferror@plt+0x2b60>
  40239c:	add	x2, x2, #0x4f8
  4023a0:	sub	x0, x0, x2
  4023a4:	add	w2, w0, #0x1
  4023a8:	cbz	w2, 402750 <ferror@plt+0x12b0>
  4023ac:	sxtw	x3, w23
  4023b0:	umulh	x0, x26, x3
  4023b4:	cbnz	x0, 402580 <ferror@plt+0x10e0>
  4023b8:	sub	w1, w2, #0x2
  4023bc:	mul	x26, x26, x3
  4023c0:	cmn	w1, #0x1
  4023c4:	b.eq	402560 <ferror@plt+0x10c0>  // b.none
  4023c8:	umulh	x0, x26, x3
  4023cc:	sub	w1, w1, #0x1
  4023d0:	cbz	x0, 4023bc <ferror@plt+0xf1c>
  4023d4:	mov	w20, #0xffffffde            	// #-34
  4023d8:	b	402564 <ferror@plt+0x10c4>
  4023dc:	ldrsb	w0, [x20]
  4023e0:	cbz	w0, 4026f0 <ferror@plt+0x1250>
  4023e4:	mov	x2, x23
  4023e8:	mov	x1, x20
  4023ec:	mov	x0, x28
  4023f0:	bl	401280 <strncmp@plt>
  4023f4:	cbnz	w0, 402708 <ferror@plt+0x1268>
  4023f8:	add	x1, x20, x23
  4023fc:	ldrsb	w0, [x20, x23]
  402400:	cmp	w0, #0x30
  402404:	b.ne	402494 <ferror@plt+0xff4>  // b.any
  402408:	mov	x20, x1
  40240c:	add	w2, w19, #0x1
  402410:	sub	w19, w20, w1
  402414:	add	w19, w19, w2
  402418:	ldrsb	w0, [x20, #1]!
  40241c:	cmp	w0, #0x30
  402420:	b.eq	402410 <ferror@plt+0xf70>  // b.none
  402424:	sxtb	x0, w0
  402428:	ldr	x1, [x24]
  40242c:	ldrh	w0, [x1, x0, lsl #1]
  402430:	tbnz	w0, #11, 40249c <ferror@plt+0xffc>
  402434:	str	x20, [sp, #120]
  402438:	ldr	x20, [sp, #120]
  40243c:	ldrsb	w0, [x20, #1]
  402440:	cmp	w0, #0x69
  402444:	b.eq	402358 <ferror@plt+0xeb8>  // b.none
  402448:	and	w1, w0, #0xffffffdf
  40244c:	cmp	w1, #0x42
  402450:	b.ne	402378 <ferror@plt+0xed8>  // b.any
  402454:	ldrsb	w0, [x20, #2]
  402458:	cbz	w0, 402530 <ferror@plt+0x1090>
  40245c:	bl	401240 <localeconv@plt>
  402460:	cbz	x0, 4026c0 <ferror@plt+0x1220>
  402464:	ldr	x28, [x0]
  402468:	cbz	x28, 4026d8 <ferror@plt+0x1238>
  40246c:	mov	x0, x28
  402470:	bl	4011c0 <strlen@plt>
  402474:	mov	x23, x0
  402478:	cbz	x27, 4023dc <ferror@plt+0xf3c>
  40247c:	mov	w20, #0xffffffea            	// #-22
  402480:	ldp	x21, x22, [sp, #32]
  402484:	ldp	x23, x24, [sp, #48]
  402488:	ldp	x25, x26, [sp, #64]
  40248c:	ldp	x27, x28, [sp, #80]
  402490:	b	402694 <ferror@plt+0x11f4>
  402494:	mov	x20, x1
  402498:	b	402424 <ferror@plt+0xf84>
  40249c:	str	wzr, [x25]
  4024a0:	str	xzr, [sp, #120]
  4024a4:	mov	w3, #0x0                   	// #0
  4024a8:	mov	w2, #0x0                   	// #0
  4024ac:	ldr	x1, [sp, #104]
  4024b0:	mov	x0, x20
  4024b4:	bl	4012c0 <__strtoul_internal@plt>
  4024b8:	mov	x27, x0
  4024bc:	ldr	x0, [sp, #120]
  4024c0:	cmp	x0, x20
  4024c4:	b.eq	402504 <ferror@plt+0x1064>  // b.none
  4024c8:	ldr	w1, [x25]
  4024cc:	cbz	w1, 4024dc <ferror@plt+0x103c>
  4024d0:	sub	x2, x27, #0x1
  4024d4:	cmn	x2, #0x3
  4024d8:	b.hi	402524 <ferror@plt+0x1084>  // b.pmore
  4024dc:	cbz	x27, 402438 <ferror@plt+0xf98>
  4024e0:	cbz	x0, 402720 <ferror@plt+0x1280>
  4024e4:	ldrsb	w0, [x0]
  4024e8:	cbnz	w0, 402438 <ferror@plt+0xf98>
  4024ec:	mov	w20, #0xffffffea            	// #-22
  4024f0:	ldp	x21, x22, [sp, #32]
  4024f4:	ldp	x23, x24, [sp, #48]
  4024f8:	ldp	x25, x26, [sp, #64]
  4024fc:	ldp	x27, x28, [sp, #80]
  402500:	b	402694 <ferror@plt+0x11f4>
  402504:	ldr	w1, [x25]
  402508:	mov	w20, #0xffffffea            	// #-22
  40250c:	cbnz	w1, 402524 <ferror@plt+0x1084>
  402510:	ldp	x21, x22, [sp, #32]
  402514:	ldp	x23, x24, [sp, #48]
  402518:	ldp	x25, x26, [sp, #64]
  40251c:	ldp	x27, x28, [sp, #80]
  402520:	b	402694 <ferror@plt+0x11f4>
  402524:	neg	w20, w1
  402528:	ldp	x27, x28, [sp, #80]
  40252c:	b	402660 <ferror@plt+0x11c0>
  402530:	mov	w23, #0x3e8                 	// #1000
  402534:	b	402380 <ferror@plt+0xee0>
  402538:	mov	w1, w20
  40253c:	adrp	x0, 404000 <ferror@plt+0x2b60>
  402540:	add	x0, x0, #0x508
  402544:	bl	4013e0 <strchr@plt>
  402548:	cbz	x0, 402738 <ferror@plt+0x1298>
  40254c:	adrp	x2, 404000 <ferror@plt+0x2b60>
  402550:	add	x2, x2, #0x508
  402554:	sub	x0, x0, x2
  402558:	add	w2, w0, #0x1
  40255c:	b	4023a8 <ferror@plt+0xf08>
  402560:	mov	w20, #0x0                   	// #0
  402564:	cbz	x22, 40256c <ferror@plt+0x10cc>
  402568:	str	w2, [x22]
  40256c:	cmp	x27, #0x0
  402570:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402574:	b.ne	402588 <ferror@plt+0x10e8>  // b.any
  402578:	ldp	x27, x28, [sp, #80]
  40257c:	b	40265c <ferror@plt+0x11bc>
  402580:	mov	w20, #0xffffffde            	// #-34
  402584:	b	402564 <ferror@plt+0x10c4>
  402588:	sxtw	x23, w23
  40258c:	sub	w0, w2, #0x2
  402590:	mov	x4, #0x1                   	// #1
  402594:	mul	x4, x4, x23
  402598:	cmn	w0, #0x1
  40259c:	b.eq	4025ac <ferror@plt+0x110c>  // b.none
  4025a0:	umulh	x1, x4, x23
  4025a4:	sub	w0, w0, #0x1
  4025a8:	cbz	x1, 402594 <ferror@plt+0x10f4>
  4025ac:	cmp	x27, #0xa
  4025b0:	b.ls	4025fc <ferror@plt+0x115c>  // b.plast
  4025b4:	mov	x0, #0xa                   	// #10
  4025b8:	add	x0, x0, x0, lsl #2
  4025bc:	lsl	x1, x0, #1
  4025c0:	mov	x0, x1
  4025c4:	cmp	x27, x1
  4025c8:	b.hi	4025b8 <ferror@plt+0x1118>  // b.pmore
  4025cc:	cmp	w19, #0x0
  4025d0:	b.le	4025ec <ferror@plt+0x114c>
  4025d4:	mov	w1, #0x0                   	// #0
  4025d8:	add	x0, x0, x0, lsl #2
  4025dc:	lsl	x0, x0, #1
  4025e0:	add	w1, w1, #0x1
  4025e4:	cmp	w19, w1
  4025e8:	b.ne	4025d8 <ferror@plt+0x1138>  // b.any
  4025ec:	mov	x2, #0x1                   	// #1
  4025f0:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  4025f4:	movk	x6, #0xcccd
  4025f8:	b	40260c <ferror@plt+0x116c>
  4025fc:	mov	x0, #0xa                   	// #10
  402600:	b	4025cc <ferror@plt+0x112c>
  402604:	cmp	x5, #0x9
  402608:	b.ls	402648 <ferror@plt+0x11a8>  // b.plast
  40260c:	umulh	x3, x27, x6
  402610:	lsr	x1, x3, #3
  402614:	add	x1, x1, x1, lsl #2
  402618:	sub	x1, x27, x1, lsl #1
  40261c:	mov	x5, x27
  402620:	lsr	x27, x3, #3
  402624:	mov	x3, x2
  402628:	add	x2, x2, x2, lsl #2
  40262c:	lsl	x2, x2, #1
  402630:	cbz	w1, 402604 <ferror@plt+0x1164>
  402634:	udiv	x3, x0, x3
  402638:	udiv	x1, x3, x1
  40263c:	udiv	x1, x4, x1
  402640:	add	x26, x26, x1
  402644:	b	402604 <ferror@plt+0x1164>
  402648:	ldp	x27, x28, [sp, #80]
  40264c:	b	40265c <ferror@plt+0x11bc>
  402650:	mov	w20, #0x0                   	// #0
  402654:	b	40265c <ferror@plt+0x11bc>
  402658:	mov	w20, #0x0                   	// #0
  40265c:	str	x26, [x21]
  402660:	tbnz	w20, #31, 402674 <ferror@plt+0x11d4>
  402664:	ldp	x21, x22, [sp, #32]
  402668:	ldp	x23, x24, [sp, #48]
  40266c:	ldp	x25, x26, [sp, #64]
  402670:	b	4026a0 <ferror@plt+0x1200>
  402674:	ldp	x21, x22, [sp, #32]
  402678:	ldp	x23, x24, [sp, #48]
  40267c:	ldp	x25, x26, [sp, #64]
  402680:	b	402694 <ferror@plt+0x11f4>
  402684:	mov	w20, #0xffffffea            	// #-22
  402688:	b	402694 <ferror@plt+0x11f4>
  40268c:	mov	w20, #0xffffffea            	// #-22
  402690:	ldp	x21, x22, [sp, #32]
  402694:	bl	401450 <__errno_location@plt>
  402698:	neg	w1, w20
  40269c:	str	w1, [x0]
  4026a0:	mov	w0, w20
  4026a4:	ldp	x19, x20, [sp, #16]
  4026a8:	ldp	x29, x30, [sp], #128
  4026ac:	ret
  4026b0:	mov	w20, #0xffffffea            	// #-22
  4026b4:	ldp	x21, x22, [sp, #32]
  4026b8:	ldp	x23, x24, [sp, #48]
  4026bc:	b	402694 <ferror@plt+0x11f4>
  4026c0:	mov	w20, #0xffffffea            	// #-22
  4026c4:	ldp	x21, x22, [sp, #32]
  4026c8:	ldp	x23, x24, [sp, #48]
  4026cc:	ldp	x25, x26, [sp, #64]
  4026d0:	ldp	x27, x28, [sp, #80]
  4026d4:	b	402694 <ferror@plt+0x11f4>
  4026d8:	mov	w20, #0xffffffea            	// #-22
  4026dc:	ldp	x21, x22, [sp, #32]
  4026e0:	ldp	x23, x24, [sp, #48]
  4026e4:	ldp	x25, x26, [sp, #64]
  4026e8:	ldp	x27, x28, [sp, #80]
  4026ec:	b	402694 <ferror@plt+0x11f4>
  4026f0:	mov	w20, #0xffffffea            	// #-22
  4026f4:	ldp	x21, x22, [sp, #32]
  4026f8:	ldp	x23, x24, [sp, #48]
  4026fc:	ldp	x25, x26, [sp, #64]
  402700:	ldp	x27, x28, [sp, #80]
  402704:	b	402694 <ferror@plt+0x11f4>
  402708:	mov	w20, #0xffffffea            	// #-22
  40270c:	ldp	x21, x22, [sp, #32]
  402710:	ldp	x23, x24, [sp, #48]
  402714:	ldp	x25, x26, [sp, #64]
  402718:	ldp	x27, x28, [sp, #80]
  40271c:	b	402694 <ferror@plt+0x11f4>
  402720:	mov	w20, #0xffffffea            	// #-22
  402724:	ldp	x21, x22, [sp, #32]
  402728:	ldp	x23, x24, [sp, #48]
  40272c:	ldp	x25, x26, [sp, #64]
  402730:	ldp	x27, x28, [sp, #80]
  402734:	b	402694 <ferror@plt+0x11f4>
  402738:	mov	w20, #0xffffffea            	// #-22
  40273c:	ldp	x21, x22, [sp, #32]
  402740:	ldp	x23, x24, [sp, #48]
  402744:	ldp	x25, x26, [sp, #64]
  402748:	ldp	x27, x28, [sp, #80]
  40274c:	b	402694 <ferror@plt+0x11f4>
  402750:	mov	w20, w2
  402754:	cbnz	x22, 402568 <ferror@plt+0x10c8>
  402758:	ldp	x27, x28, [sp, #80]
  40275c:	b	40265c <ferror@plt+0x11bc>
  402760:	stp	x29, x30, [sp, #-16]!
  402764:	mov	x29, sp
  402768:	mov	x2, #0x0                   	// #0
  40276c:	bl	402264 <ferror@plt+0xdc4>
  402770:	ldp	x29, x30, [sp], #16
  402774:	ret
  402778:	stp	x29, x30, [sp, #-48]!
  40277c:	mov	x29, sp
  402780:	stp	x19, x20, [sp, #16]
  402784:	stp	x21, x22, [sp, #32]
  402788:	mov	x21, x0
  40278c:	mov	x22, x1
  402790:	mov	x20, x0
  402794:	cbnz	x0, 4027a8 <ferror@plt+0x1308>
  402798:	cbnz	x1, 4027c8 <ferror@plt+0x1328>
  40279c:	mov	w0, #0x0                   	// #0
  4027a0:	b	4027e8 <ferror@plt+0x1348>
  4027a4:	add	x20, x20, #0x1
  4027a8:	ldrsb	w19, [x20]
  4027ac:	cbz	w19, 4027c4 <ferror@plt+0x1324>
  4027b0:	bl	401380 <__ctype_b_loc@plt>
  4027b4:	and	x19, x19, #0xff
  4027b8:	ldr	x2, [x0]
  4027bc:	ldrh	w2, [x2, x19, lsl #1]
  4027c0:	tbnz	w2, #11, 4027a4 <ferror@plt+0x1304>
  4027c4:	cbz	x22, 4027cc <ferror@plt+0x132c>
  4027c8:	str	x20, [x22]
  4027cc:	cmp	x20, #0x0
  4027d0:	mov	w0, #0x0                   	// #0
  4027d4:	ccmp	x21, x20, #0x2, ne  // ne = any
  4027d8:	b.cs	4027e8 <ferror@plt+0x1348>  // b.hs, b.nlast
  4027dc:	ldrsb	w0, [x20]
  4027e0:	cmp	w0, #0x0
  4027e4:	cset	w0, eq  // eq = none
  4027e8:	ldp	x19, x20, [sp, #16]
  4027ec:	ldp	x21, x22, [sp, #32]
  4027f0:	ldp	x29, x30, [sp], #48
  4027f4:	ret
  4027f8:	stp	x29, x30, [sp, #-48]!
  4027fc:	mov	x29, sp
  402800:	stp	x19, x20, [sp, #16]
  402804:	stp	x21, x22, [sp, #32]
  402808:	mov	x21, x0
  40280c:	mov	x22, x1
  402810:	mov	x20, x0
  402814:	cbnz	x0, 402828 <ferror@plt+0x1388>
  402818:	cbnz	x1, 402848 <ferror@plt+0x13a8>
  40281c:	mov	w0, #0x0                   	// #0
  402820:	b	402868 <ferror@plt+0x13c8>
  402824:	add	x20, x20, #0x1
  402828:	ldrsb	w19, [x20]
  40282c:	cbz	w19, 402844 <ferror@plt+0x13a4>
  402830:	bl	401380 <__ctype_b_loc@plt>
  402834:	and	x19, x19, #0xff
  402838:	ldr	x2, [x0]
  40283c:	ldrh	w2, [x2, x19, lsl #1]
  402840:	tbnz	w2, #12, 402824 <ferror@plt+0x1384>
  402844:	cbz	x22, 40284c <ferror@plt+0x13ac>
  402848:	str	x20, [x22]
  40284c:	cmp	x20, #0x0
  402850:	mov	w0, #0x0                   	// #0
  402854:	ccmp	x21, x20, #0x2, ne  // ne = any
  402858:	b.cs	402868 <ferror@plt+0x13c8>  // b.hs, b.nlast
  40285c:	ldrsb	w0, [x20]
  402860:	cmp	w0, #0x0
  402864:	cset	w0, eq  // eq = none
  402868:	ldp	x19, x20, [sp, #16]
  40286c:	ldp	x21, x22, [sp, #32]
  402870:	ldp	x29, x30, [sp], #48
  402874:	ret
  402878:	stp	x29, x30, [sp, #-128]!
  40287c:	mov	x29, sp
  402880:	stp	x19, x20, [sp, #16]
  402884:	stp	x21, x22, [sp, #32]
  402888:	mov	x20, x0
  40288c:	mov	x22, x1
  402890:	str	x2, [sp, #80]
  402894:	str	x3, [sp, #88]
  402898:	str	x4, [sp, #96]
  40289c:	str	x5, [sp, #104]
  4028a0:	str	x6, [sp, #112]
  4028a4:	str	x7, [sp, #120]
  4028a8:	add	x0, sp, #0x80
  4028ac:	str	x0, [sp, #48]
  4028b0:	str	x0, [sp, #56]
  4028b4:	add	x0, sp, #0x50
  4028b8:	str	x0, [sp, #64]
  4028bc:	mov	w0, #0xffffffd0            	// #-48
  4028c0:	str	w0, [sp, #72]
  4028c4:	str	wzr, [sp, #76]
  4028c8:	add	x21, sp, #0x80
  4028cc:	b	40296c <ferror@plt+0x14cc>
  4028d0:	add	w0, w3, #0x8
  4028d4:	str	w0, [sp, #72]
  4028d8:	cmp	w0, #0x0
  4028dc:	b.le	4028f0 <ferror@plt+0x1450>
  4028e0:	add	x0, x2, #0xf
  4028e4:	and	x0, x0, #0xfffffffffffffff8
  4028e8:	str	x0, [sp, #48]
  4028ec:	b	402984 <ferror@plt+0x14e4>
  4028f0:	ldr	x1, [x21, w3, sxtw]
  4028f4:	cbz	x1, 40298c <ferror@plt+0x14ec>
  4028f8:	cbz	w0, 40293c <ferror@plt+0x149c>
  4028fc:	add	w3, w3, #0x10
  402900:	str	w3, [sp, #72]
  402904:	cmp	w3, #0x0
  402908:	b.le	40291c <ferror@plt+0x147c>
  40290c:	add	x0, x2, #0xf
  402910:	and	x0, x0, #0xfffffffffffffff8
  402914:	str	x0, [sp, #48]
  402918:	b	402948 <ferror@plt+0x14a8>
  40291c:	add	x2, x21, w0, sxtw
  402920:	b	402948 <ferror@plt+0x14a8>
  402924:	mov	w0, #0x1                   	// #1
  402928:	ldp	x19, x20, [sp, #16]
  40292c:	ldp	x21, x22, [sp, #32]
  402930:	ldp	x29, x30, [sp], #128
  402934:	ret
  402938:	ldr	x2, [sp, #48]
  40293c:	add	x0, x2, #0xf
  402940:	and	x0, x0, #0xfffffffffffffff8
  402944:	str	x0, [sp, #48]
  402948:	ldr	x19, [x2]
  40294c:	cbz	x19, 40298c <ferror@plt+0x14ec>
  402950:	mov	x0, x20
  402954:	bl	401360 <strcmp@plt>
  402958:	cbz	w0, 402924 <ferror@plt+0x1484>
  40295c:	mov	x1, x19
  402960:	mov	x0, x20
  402964:	bl	401360 <strcmp@plt>
  402968:	cbz	w0, 402928 <ferror@plt+0x1488>
  40296c:	ldr	w3, [sp, #72]
  402970:	ldr	x2, [sp, #48]
  402974:	tbnz	w3, #31, 4028d0 <ferror@plt+0x1430>
  402978:	add	x0, x2, #0xf
  40297c:	and	x0, x0, #0xfffffffffffffff8
  402980:	str	x0, [sp, #48]
  402984:	ldr	x1, [x2]
  402988:	cbnz	x1, 402938 <ferror@plt+0x1498>
  40298c:	mov	x3, x20
  402990:	mov	x2, x22
  402994:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402998:	add	x1, x1, #0x4e8
  40299c:	adrp	x0, 416000 <ferror@plt+0x14b60>
  4029a0:	ldr	w0, [x0, #416]
  4029a4:	bl	401420 <errx@plt>
  4029a8:	cbz	x1, 4029e0 <ferror@plt+0x1540>
  4029ac:	add	x3, x0, x1
  4029b0:	sxtb	w2, w2
  4029b4:	ldrsb	w1, [x0]
  4029b8:	cbz	w1, 4029d8 <ferror@plt+0x1538>
  4029bc:	cmp	w2, w1
  4029c0:	b.eq	4029dc <ferror@plt+0x153c>  // b.none
  4029c4:	add	x0, x0, #0x1
  4029c8:	cmp	x3, x0
  4029cc:	b.ne	4029b4 <ferror@plt+0x1514>  // b.any
  4029d0:	mov	x0, #0x0                   	// #0
  4029d4:	b	4029dc <ferror@plt+0x153c>
  4029d8:	mov	x0, #0x0                   	// #0
  4029dc:	ret
  4029e0:	mov	x0, #0x0                   	// #0
  4029e4:	b	4029dc <ferror@plt+0x153c>
  4029e8:	stp	x29, x30, [sp, #-16]!
  4029ec:	mov	x29, sp
  4029f0:	mov	w2, #0xa                   	// #10
  4029f4:	bl	402200 <ferror@plt+0xd60>
  4029f8:	ldp	x29, x30, [sp], #16
  4029fc:	ret
  402a00:	stp	x29, x30, [sp, #-16]!
  402a04:	mov	x29, sp
  402a08:	mov	w2, #0x10                  	// #16
  402a0c:	bl	402200 <ferror@plt+0xd60>
  402a10:	ldp	x29, x30, [sp], #16
  402a14:	ret
  402a18:	stp	x29, x30, [sp, #-16]!
  402a1c:	mov	x29, sp
  402a20:	mov	w2, #0xa                   	// #10
  402a24:	bl	4021a8 <ferror@plt+0xd08>
  402a28:	ldp	x29, x30, [sp], #16
  402a2c:	ret
  402a30:	stp	x29, x30, [sp, #-16]!
  402a34:	mov	x29, sp
  402a38:	mov	w2, #0x10                  	// #16
  402a3c:	bl	4021a8 <ferror@plt+0xd08>
  402a40:	ldp	x29, x30, [sp], #16
  402a44:	ret
  402a48:	stp	x29, x30, [sp, #-64]!
  402a4c:	mov	x29, sp
  402a50:	stp	x19, x20, [sp, #16]
  402a54:	str	x21, [sp, #32]
  402a58:	mov	x19, x0
  402a5c:	mov	x21, x1
  402a60:	str	xzr, [sp, #56]
  402a64:	bl	401450 <__errno_location@plt>
  402a68:	str	wzr, [x0]
  402a6c:	cbz	x19, 402a7c <ferror@plt+0x15dc>
  402a70:	mov	x20, x0
  402a74:	ldrsb	w0, [x19]
  402a78:	cbnz	w0, 402a98 <ferror@plt+0x15f8>
  402a7c:	mov	x3, x19
  402a80:	mov	x2, x21
  402a84:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402a88:	add	x1, x1, #0x4e8
  402a8c:	adrp	x0, 416000 <ferror@plt+0x14b60>
  402a90:	ldr	w0, [x0, #416]
  402a94:	bl	401420 <errx@plt>
  402a98:	mov	w3, #0x0                   	// #0
  402a9c:	mov	w2, #0xa                   	// #10
  402aa0:	add	x1, sp, #0x38
  402aa4:	mov	x0, x19
  402aa8:	bl	401270 <__strtol_internal@plt>
  402aac:	ldr	w1, [x20]
  402ab0:	cbnz	w1, 402adc <ferror@plt+0x163c>
  402ab4:	ldr	x1, [sp, #56]
  402ab8:	cmp	x1, x19
  402abc:	b.eq	402a7c <ferror@plt+0x15dc>  // b.none
  402ac0:	cbz	x1, 402acc <ferror@plt+0x162c>
  402ac4:	ldrsb	w1, [x1]
  402ac8:	cbnz	w1, 402a7c <ferror@plt+0x15dc>
  402acc:	ldp	x19, x20, [sp, #16]
  402ad0:	ldr	x21, [sp, #32]
  402ad4:	ldp	x29, x30, [sp], #64
  402ad8:	ret
  402adc:	cmp	w1, #0x22
  402ae0:	b.ne	402a7c <ferror@plt+0x15dc>  // b.any
  402ae4:	mov	x3, x19
  402ae8:	mov	x2, x21
  402aec:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402af0:	add	x1, x1, #0x4e8
  402af4:	adrp	x0, 416000 <ferror@plt+0x14b60>
  402af8:	ldr	w0, [x0, #416]
  402afc:	bl	401480 <err@plt>
  402b00:	stp	x29, x30, [sp, #-32]!
  402b04:	mov	x29, sp
  402b08:	stp	x19, x20, [sp, #16]
  402b0c:	mov	x20, x0
  402b10:	mov	x19, x1
  402b14:	bl	402a48 <ferror@plt+0x15a8>
  402b18:	mov	x2, #0x80000000            	// #2147483648
  402b1c:	add	x2, x0, x2
  402b20:	mov	x1, #0xffffffff            	// #4294967295
  402b24:	cmp	x2, x1
  402b28:	b.hi	402b38 <ferror@plt+0x1698>  // b.pmore
  402b2c:	ldp	x19, x20, [sp, #16]
  402b30:	ldp	x29, x30, [sp], #32
  402b34:	ret
  402b38:	bl	401450 <__errno_location@plt>
  402b3c:	mov	w1, #0x22                  	// #34
  402b40:	str	w1, [x0]
  402b44:	mov	x3, x20
  402b48:	mov	x2, x19
  402b4c:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402b50:	add	x1, x1, #0x4e8
  402b54:	adrp	x0, 416000 <ferror@plt+0x14b60>
  402b58:	ldr	w0, [x0, #416]
  402b5c:	bl	401480 <err@plt>
  402b60:	stp	x29, x30, [sp, #-32]!
  402b64:	mov	x29, sp
  402b68:	stp	x19, x20, [sp, #16]
  402b6c:	mov	x20, x0
  402b70:	mov	x19, x1
  402b74:	bl	402b00 <ferror@plt+0x1660>
  402b78:	add	w2, w0, #0x8, lsl #12
  402b7c:	mov	w1, #0xffff                	// #65535
  402b80:	cmp	w2, w1
  402b84:	b.hi	402b94 <ferror@plt+0x16f4>  // b.pmore
  402b88:	ldp	x19, x20, [sp, #16]
  402b8c:	ldp	x29, x30, [sp], #32
  402b90:	ret
  402b94:	bl	401450 <__errno_location@plt>
  402b98:	mov	w1, #0x22                  	// #34
  402b9c:	str	w1, [x0]
  402ba0:	mov	x3, x20
  402ba4:	mov	x2, x19
  402ba8:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402bac:	add	x1, x1, #0x4e8
  402bb0:	adrp	x0, 416000 <ferror@plt+0x14b60>
  402bb4:	ldr	w0, [x0, #416]
  402bb8:	bl	401480 <err@plt>
  402bbc:	stp	x29, x30, [sp, #-16]!
  402bc0:	mov	x29, sp
  402bc4:	mov	w2, #0xa                   	// #10
  402bc8:	bl	4020ec <ferror@plt+0xc4c>
  402bcc:	ldp	x29, x30, [sp], #16
  402bd0:	ret
  402bd4:	stp	x29, x30, [sp, #-16]!
  402bd8:	mov	x29, sp
  402bdc:	mov	w2, #0x10                  	// #16
  402be0:	bl	4020ec <ferror@plt+0xc4c>
  402be4:	ldp	x29, x30, [sp], #16
  402be8:	ret
  402bec:	stp	x29, x30, [sp, #-64]!
  402bf0:	mov	x29, sp
  402bf4:	stp	x19, x20, [sp, #16]
  402bf8:	str	x21, [sp, #32]
  402bfc:	mov	x19, x0
  402c00:	mov	x21, x1
  402c04:	str	xzr, [sp, #56]
  402c08:	bl	401450 <__errno_location@plt>
  402c0c:	str	wzr, [x0]
  402c10:	cbz	x19, 402c20 <ferror@plt+0x1780>
  402c14:	mov	x20, x0
  402c18:	ldrsb	w0, [x19]
  402c1c:	cbnz	w0, 402c3c <ferror@plt+0x179c>
  402c20:	mov	x3, x19
  402c24:	mov	x2, x21
  402c28:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402c2c:	add	x1, x1, #0x4e8
  402c30:	adrp	x0, 416000 <ferror@plt+0x14b60>
  402c34:	ldr	w0, [x0, #416]
  402c38:	bl	401420 <errx@plt>
  402c3c:	add	x1, sp, #0x38
  402c40:	mov	x0, x19
  402c44:	bl	401200 <strtod@plt>
  402c48:	ldr	w0, [x20]
  402c4c:	cbnz	w0, 402c78 <ferror@plt+0x17d8>
  402c50:	ldr	x0, [sp, #56]
  402c54:	cmp	x0, x19
  402c58:	b.eq	402c20 <ferror@plt+0x1780>  // b.none
  402c5c:	cbz	x0, 402c68 <ferror@plt+0x17c8>
  402c60:	ldrsb	w0, [x0]
  402c64:	cbnz	w0, 402c20 <ferror@plt+0x1780>
  402c68:	ldp	x19, x20, [sp, #16]
  402c6c:	ldr	x21, [sp, #32]
  402c70:	ldp	x29, x30, [sp], #64
  402c74:	ret
  402c78:	cmp	w0, #0x22
  402c7c:	b.ne	402c20 <ferror@plt+0x1780>  // b.any
  402c80:	mov	x3, x19
  402c84:	mov	x2, x21
  402c88:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402c8c:	add	x1, x1, #0x4e8
  402c90:	adrp	x0, 416000 <ferror@plt+0x14b60>
  402c94:	ldr	w0, [x0, #416]
  402c98:	bl	401480 <err@plt>
  402c9c:	stp	x29, x30, [sp, #-64]!
  402ca0:	mov	x29, sp
  402ca4:	stp	x19, x20, [sp, #16]
  402ca8:	str	x21, [sp, #32]
  402cac:	mov	x19, x0
  402cb0:	mov	x21, x1
  402cb4:	str	xzr, [sp, #56]
  402cb8:	bl	401450 <__errno_location@plt>
  402cbc:	str	wzr, [x0]
  402cc0:	cbz	x19, 402cd0 <ferror@plt+0x1830>
  402cc4:	mov	x20, x0
  402cc8:	ldrsb	w0, [x19]
  402ccc:	cbnz	w0, 402cec <ferror@plt+0x184c>
  402cd0:	mov	x3, x19
  402cd4:	mov	x2, x21
  402cd8:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402cdc:	add	x1, x1, #0x4e8
  402ce0:	adrp	x0, 416000 <ferror@plt+0x14b60>
  402ce4:	ldr	w0, [x0, #416]
  402ce8:	bl	401420 <errx@plt>
  402cec:	mov	w2, #0xa                   	// #10
  402cf0:	add	x1, sp, #0x38
  402cf4:	mov	x0, x19
  402cf8:	bl	401390 <strtol@plt>
  402cfc:	ldr	w1, [x20]
  402d00:	cbnz	w1, 402d2c <ferror@plt+0x188c>
  402d04:	ldr	x1, [sp, #56]
  402d08:	cmp	x1, x19
  402d0c:	b.eq	402cd0 <ferror@plt+0x1830>  // b.none
  402d10:	cbz	x1, 402d1c <ferror@plt+0x187c>
  402d14:	ldrsb	w1, [x1]
  402d18:	cbnz	w1, 402cd0 <ferror@plt+0x1830>
  402d1c:	ldp	x19, x20, [sp, #16]
  402d20:	ldr	x21, [sp, #32]
  402d24:	ldp	x29, x30, [sp], #64
  402d28:	ret
  402d2c:	cmp	w1, #0x22
  402d30:	b.ne	402cd0 <ferror@plt+0x1830>  // b.any
  402d34:	mov	x3, x19
  402d38:	mov	x2, x21
  402d3c:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402d40:	add	x1, x1, #0x4e8
  402d44:	adrp	x0, 416000 <ferror@plt+0x14b60>
  402d48:	ldr	w0, [x0, #416]
  402d4c:	bl	401480 <err@plt>
  402d50:	stp	x29, x30, [sp, #-64]!
  402d54:	mov	x29, sp
  402d58:	stp	x19, x20, [sp, #16]
  402d5c:	str	x21, [sp, #32]
  402d60:	mov	x19, x0
  402d64:	mov	x21, x1
  402d68:	str	xzr, [sp, #56]
  402d6c:	bl	401450 <__errno_location@plt>
  402d70:	str	wzr, [x0]
  402d74:	cbz	x19, 402d84 <ferror@plt+0x18e4>
  402d78:	mov	x20, x0
  402d7c:	ldrsb	w0, [x19]
  402d80:	cbnz	w0, 402da0 <ferror@plt+0x1900>
  402d84:	mov	x3, x19
  402d88:	mov	x2, x21
  402d8c:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402d90:	add	x1, x1, #0x4e8
  402d94:	adrp	x0, 416000 <ferror@plt+0x14b60>
  402d98:	ldr	w0, [x0, #416]
  402d9c:	bl	401420 <errx@plt>
  402da0:	mov	w2, #0xa                   	// #10
  402da4:	add	x1, sp, #0x38
  402da8:	mov	x0, x19
  402dac:	bl	4011b0 <strtoul@plt>
  402db0:	ldr	w1, [x20]
  402db4:	cbnz	w1, 402de0 <ferror@plt+0x1940>
  402db8:	ldr	x1, [sp, #56]
  402dbc:	cmp	x1, x19
  402dc0:	b.eq	402d84 <ferror@plt+0x18e4>  // b.none
  402dc4:	cbz	x1, 402dd0 <ferror@plt+0x1930>
  402dc8:	ldrsb	w1, [x1]
  402dcc:	cbnz	w1, 402d84 <ferror@plt+0x18e4>
  402dd0:	ldp	x19, x20, [sp, #16]
  402dd4:	ldr	x21, [sp, #32]
  402dd8:	ldp	x29, x30, [sp], #64
  402ddc:	ret
  402de0:	cmp	w1, #0x22
  402de4:	b.ne	402d84 <ferror@plt+0x18e4>  // b.any
  402de8:	mov	x3, x19
  402dec:	mov	x2, x21
  402df0:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402df4:	add	x1, x1, #0x4e8
  402df8:	adrp	x0, 416000 <ferror@plt+0x14b60>
  402dfc:	ldr	w0, [x0, #416]
  402e00:	bl	401480 <err@plt>
  402e04:	stp	x29, x30, [sp, #-48]!
  402e08:	mov	x29, sp
  402e0c:	stp	x19, x20, [sp, #16]
  402e10:	mov	x20, x0
  402e14:	mov	x19, x1
  402e18:	add	x1, sp, #0x28
  402e1c:	bl	402760 <ferror@plt+0x12c0>
  402e20:	cbz	w0, 402e4c <ferror@plt+0x19ac>
  402e24:	bl	401450 <__errno_location@plt>
  402e28:	ldr	w0, [x0]
  402e2c:	cbz	w0, 402e5c <ferror@plt+0x19bc>
  402e30:	mov	x3, x20
  402e34:	mov	x2, x19
  402e38:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402e3c:	add	x1, x1, #0x4e8
  402e40:	adrp	x0, 416000 <ferror@plt+0x14b60>
  402e44:	ldr	w0, [x0, #416]
  402e48:	bl	401480 <err@plt>
  402e4c:	ldr	x0, [sp, #40]
  402e50:	ldp	x19, x20, [sp, #16]
  402e54:	ldp	x29, x30, [sp], #48
  402e58:	ret
  402e5c:	mov	x3, x20
  402e60:	mov	x2, x19
  402e64:	adrp	x1, 404000 <ferror@plt+0x2b60>
  402e68:	add	x1, x1, #0x4e8
  402e6c:	adrp	x0, 416000 <ferror@plt+0x14b60>
  402e70:	ldr	w0, [x0, #416]
  402e74:	bl	401420 <errx@plt>
  402e78:	stp	x29, x30, [sp, #-32]!
  402e7c:	mov	x29, sp
  402e80:	str	x19, [sp, #16]
  402e84:	mov	x19, x1
  402e88:	mov	x1, x2
  402e8c:	bl	402bec <ferror@plt+0x174c>
  402e90:	fcvtzs	d1, d0
  402e94:	str	d1, [x19]
  402e98:	scvtf	d1, d1
  402e9c:	fsub	d0, d0, d1
  402ea0:	mov	x0, #0x848000000000        	// #145685290680320
  402ea4:	movk	x0, #0x412e, lsl #48
  402ea8:	fmov	d1, x0
  402eac:	fmul	d0, d0, d1
  402eb0:	fcvtzs	d0, d0
  402eb4:	str	d0, [x19, #8]
  402eb8:	ldr	x19, [sp, #16]
  402ebc:	ldp	x29, x30, [sp], #32
  402ec0:	ret
  402ec4:	mov	w2, w0
  402ec8:	mov	x0, x1
  402ecc:	and	w1, w2, #0xf000
  402ed0:	cmp	w1, #0x4, lsl #12
  402ed4:	b.eq	402f1c <ferror@plt+0x1a7c>  // b.none
  402ed8:	cmp	w1, #0xa, lsl #12
  402edc:	b.eq	403048 <ferror@plt+0x1ba8>  // b.none
  402ee0:	cmp	w1, #0x2, lsl #12
  402ee4:	b.eq	403058 <ferror@plt+0x1bb8>  // b.none
  402ee8:	cmp	w1, #0x6, lsl #12
  402eec:	b.eq	403068 <ferror@plt+0x1bc8>  // b.none
  402ef0:	cmp	w1, #0xc, lsl #12
  402ef4:	b.eq	403078 <ferror@plt+0x1bd8>  // b.none
  402ef8:	cmp	w1, #0x1, lsl #12
  402efc:	b.eq	403088 <ferror@plt+0x1be8>  // b.none
  402f00:	mov	w3, #0x0                   	// #0
  402f04:	cmp	w1, #0x8, lsl #12
  402f08:	b.ne	402f28 <ferror@plt+0x1a88>  // b.any
  402f0c:	mov	w1, #0x2d                  	// #45
  402f10:	strb	w1, [x0]
  402f14:	mov	w3, #0x1                   	// #1
  402f18:	b	402f28 <ferror@plt+0x1a88>
  402f1c:	mov	w1, #0x64                  	// #100
  402f20:	strb	w1, [x0]
  402f24:	mov	w3, #0x1                   	// #1
  402f28:	tst	x2, #0x100
  402f2c:	mov	w1, #0x72                  	// #114
  402f30:	mov	w4, #0x2d                  	// #45
  402f34:	csel	w1, w1, w4, ne  // ne = any
  402f38:	add	w4, w3, #0x1
  402f3c:	and	x5, x3, #0xffff
  402f40:	strb	w1, [x0, x5]
  402f44:	tst	x2, #0x80
  402f48:	mov	w5, #0x77                  	// #119
  402f4c:	mov	w1, #0x2d                  	// #45
  402f50:	csel	w5, w5, w1, ne  // ne = any
  402f54:	add	w1, w3, #0x2
  402f58:	and	w1, w1, #0xffff
  402f5c:	and	x4, x4, #0x3
  402f60:	strb	w5, [x0, x4]
  402f64:	tbz	w2, #11, 403098 <ferror@plt+0x1bf8>
  402f68:	tst	x2, #0x40
  402f6c:	mov	w5, #0x73                  	// #115
  402f70:	mov	w4, #0x53                  	// #83
  402f74:	csel	w5, w5, w4, ne  // ne = any
  402f78:	add	w4, w3, #0x3
  402f7c:	and	x1, x1, #0xffff
  402f80:	strb	w5, [x0, x1]
  402f84:	tst	x2, #0x20
  402f88:	mov	w5, #0x72                  	// #114
  402f8c:	mov	w1, #0x2d                  	// #45
  402f90:	csel	w5, w5, w1, ne  // ne = any
  402f94:	add	w1, w3, #0x4
  402f98:	and	x4, x4, #0x7
  402f9c:	strb	w5, [x0, x4]
  402fa0:	tst	x2, #0x10
  402fa4:	mov	w5, #0x77                  	// #119
  402fa8:	mov	w4, #0x2d                  	// #45
  402fac:	csel	w5, w5, w4, ne  // ne = any
  402fb0:	add	w4, w3, #0x5
  402fb4:	and	w4, w4, #0xffff
  402fb8:	and	x1, x1, #0xf
  402fbc:	strb	w5, [x0, x1]
  402fc0:	tbz	w2, #10, 4030ac <ferror@plt+0x1c0c>
  402fc4:	tst	x2, #0x8
  402fc8:	mov	w5, #0x73                  	// #115
  402fcc:	mov	w1, #0x53                  	// #83
  402fd0:	csel	w5, w5, w1, ne  // ne = any
  402fd4:	add	w1, w3, #0x6
  402fd8:	and	x4, x4, #0xffff
  402fdc:	strb	w5, [x0, x4]
  402fe0:	tst	x2, #0x4
  402fe4:	mov	w5, #0x72                  	// #114
  402fe8:	mov	w4, #0x2d                  	// #45
  402fec:	csel	w5, w5, w4, ne  // ne = any
  402ff0:	add	w4, w3, #0x7
  402ff4:	and	x1, x1, #0xf
  402ff8:	strb	w5, [x0, x1]
  402ffc:	tst	x2, #0x2
  403000:	mov	w5, #0x77                  	// #119
  403004:	mov	w1, #0x2d                  	// #45
  403008:	csel	w5, w5, w1, ne  // ne = any
  40300c:	add	w1, w3, #0x8
  403010:	and	w1, w1, #0xffff
  403014:	and	x4, x4, #0xf
  403018:	strb	w5, [x0, x4]
  40301c:	tbz	w2, #9, 4030c0 <ferror@plt+0x1c20>
  403020:	tst	x2, #0x1
  403024:	mov	w2, #0x74                  	// #116
  403028:	mov	w4, #0x54                  	// #84
  40302c:	csel	w2, w2, w4, ne  // ne = any
  403030:	and	x1, x1, #0xffff
  403034:	strb	w2, [x0, x1]
  403038:	add	w3, w3, #0x9
  40303c:	and	x3, x3, #0xffff
  403040:	strb	wzr, [x0, x3]
  403044:	ret
  403048:	mov	w1, #0x6c                  	// #108
  40304c:	strb	w1, [x0]
  403050:	mov	w3, #0x1                   	// #1
  403054:	b	402f28 <ferror@plt+0x1a88>
  403058:	mov	w1, #0x63                  	// #99
  40305c:	strb	w1, [x0]
  403060:	mov	w3, #0x1                   	// #1
  403064:	b	402f28 <ferror@plt+0x1a88>
  403068:	mov	w1, #0x62                  	// #98
  40306c:	strb	w1, [x0]
  403070:	mov	w3, #0x1                   	// #1
  403074:	b	402f28 <ferror@plt+0x1a88>
  403078:	mov	w1, #0x73                  	// #115
  40307c:	strb	w1, [x0]
  403080:	mov	w3, #0x1                   	// #1
  403084:	b	402f28 <ferror@plt+0x1a88>
  403088:	mov	w1, #0x70                  	// #112
  40308c:	strb	w1, [x0]
  403090:	mov	w3, #0x1                   	// #1
  403094:	b	402f28 <ferror@plt+0x1a88>
  403098:	tst	x2, #0x40
  40309c:	mov	w5, #0x78                  	// #120
  4030a0:	mov	w4, #0x2d                  	// #45
  4030a4:	csel	w5, w5, w4, ne  // ne = any
  4030a8:	b	402f78 <ferror@plt+0x1ad8>
  4030ac:	tst	x2, #0x8
  4030b0:	mov	w5, #0x78                  	// #120
  4030b4:	mov	w1, #0x2d                  	// #45
  4030b8:	csel	w5, w5, w1, ne  // ne = any
  4030bc:	b	402fd4 <ferror@plt+0x1b34>
  4030c0:	tst	x2, #0x1
  4030c4:	mov	w2, #0x78                  	// #120
  4030c8:	mov	w4, #0x2d                  	// #45
  4030cc:	csel	w2, w2, w4, ne  // ne = any
  4030d0:	b	403030 <ferror@plt+0x1b90>
  4030d4:	stp	x29, x30, [sp, #-80]!
  4030d8:	mov	x29, sp
  4030dc:	stp	x19, x20, [sp, #16]
  4030e0:	add	x5, sp, #0x28
  4030e4:	tbz	w0, #1, 4030f4 <ferror@plt+0x1c54>
  4030e8:	mov	w2, #0x20                  	// #32
  4030ec:	strb	w2, [sp, #40]
  4030f0:	add	x5, sp, #0x29
  4030f4:	cmp	x1, #0x3ff
  4030f8:	b.ls	403288 <ferror@plt+0x1de8>  // b.plast
  4030fc:	mov	x2, #0xfffff               	// #1048575
  403100:	cmp	x1, x2
  403104:	b.ls	4031a0 <ferror@plt+0x1d00>  // b.plast
  403108:	mov	x2, #0x3fffffff            	// #1073741823
  40310c:	cmp	x1, x2
  403110:	b.ls	4031a8 <ferror@plt+0x1d08>  // b.plast
  403114:	mov	x2, #0xffffffffff          	// #1099511627775
  403118:	cmp	x1, x2
  40311c:	b.ls	4031b0 <ferror@plt+0x1d10>  // b.plast
  403120:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  403124:	cmp	x1, x2
  403128:	b.ls	4031b8 <ferror@plt+0x1d18>  // b.plast
  40312c:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  403130:	cmp	x1, x2
  403134:	mov	w19, #0x3c                  	// #60
  403138:	mov	w2, #0x46                  	// #70
  40313c:	csel	w19, w19, w2, ls  // ls = plast
  403140:	sub	w4, w19, #0xa
  403144:	mov	w3, #0x6667                	// #26215
  403148:	movk	w3, #0x6666, lsl #16
  40314c:	smull	x3, w4, w3
  403150:	asr	x3, x3, #34
  403154:	sub	w3, w3, w4, asr #31
  403158:	adrp	x2, 404000 <ferror@plt+0x2b60>
  40315c:	add	x2, x2, #0x520
  403160:	ldrsb	w3, [x2, w3, sxtw]
  403164:	lsr	x20, x1, x4
  403168:	mov	x2, #0xffffffffffffffff    	// #-1
  40316c:	lsl	x2, x2, x4
  403170:	bic	x1, x1, x2
  403174:	strb	w3, [x5]
  403178:	and	w2, w0, #0x1
  40317c:	cmp	w3, #0x42
  403180:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  403184:	b.eq	40329c <ferror@plt+0x1dfc>  // b.none
  403188:	mov	w2, #0x69                  	// #105
  40318c:	strb	w2, [x5, #1]
  403190:	add	x2, x5, #0x3
  403194:	mov	w3, #0x42                  	// #66
  403198:	strb	w3, [x5, #2]
  40319c:	b	4032a0 <ferror@plt+0x1e00>
  4031a0:	mov	w19, #0x14                  	// #20
  4031a4:	b	403140 <ferror@plt+0x1ca0>
  4031a8:	mov	w19, #0x1e                  	// #30
  4031ac:	b	403140 <ferror@plt+0x1ca0>
  4031b0:	mov	w19, #0x28                  	// #40
  4031b4:	b	403140 <ferror@plt+0x1ca0>
  4031b8:	mov	w19, #0x32                  	// #50
  4031bc:	b	403140 <ferror@plt+0x1ca0>
  4031c0:	sub	w19, w19, #0x14
  4031c4:	lsr	x19, x1, x19
  4031c8:	add	x19, x19, #0x32
  4031cc:	lsr	x19, x19, #2
  4031d0:	mov	x0, #0xf5c3                	// #62915
  4031d4:	movk	x0, #0x5c28, lsl #16
  4031d8:	movk	x0, #0xc28f, lsl #32
  4031dc:	movk	x0, #0x28f5, lsl #48
  4031e0:	umulh	x19, x19, x0
  4031e4:	lsr	x19, x19, #2
  4031e8:	cmp	x19, #0xa
  4031ec:	b.eq	40323c <ferror@plt+0x1d9c>  // b.none
  4031f0:	cbz	x19, 403240 <ferror@plt+0x1da0>
  4031f4:	bl	401240 <localeconv@plt>
  4031f8:	cbz	x0, 403270 <ferror@plt+0x1dd0>
  4031fc:	ldr	x4, [x0]
  403200:	cbz	x4, 40327c <ferror@plt+0x1ddc>
  403204:	ldrsb	w1, [x4]
  403208:	adrp	x0, 404000 <ferror@plt+0x2b60>
  40320c:	add	x0, x0, #0x518
  403210:	cmp	w1, #0x0
  403214:	csel	x4, x0, x4, eq  // eq = none
  403218:	add	x6, sp, #0x28
  40321c:	mov	x5, x19
  403220:	mov	w3, w20
  403224:	adrp	x2, 404000 <ferror@plt+0x2b60>
  403228:	add	x2, x2, #0x528
  40322c:	mov	x1, #0x20                  	// #32
  403230:	add	x0, sp, #0x30
  403234:	bl	401230 <snprintf@plt>
  403238:	b	40325c <ferror@plt+0x1dbc>
  40323c:	add	w20, w20, #0x1
  403240:	add	x4, sp, #0x28
  403244:	mov	w3, w20
  403248:	adrp	x2, 404000 <ferror@plt+0x2b60>
  40324c:	add	x2, x2, #0x538
  403250:	mov	x1, #0x20                  	// #32
  403254:	add	x0, sp, #0x30
  403258:	bl	401230 <snprintf@plt>
  40325c:	add	x0, sp, #0x30
  403260:	bl	4012e0 <strdup@plt>
  403264:	ldp	x19, x20, [sp, #16]
  403268:	ldp	x29, x30, [sp], #80
  40326c:	ret
  403270:	adrp	x4, 404000 <ferror@plt+0x2b60>
  403274:	add	x4, x4, #0x518
  403278:	b	403218 <ferror@plt+0x1d78>
  40327c:	adrp	x4, 404000 <ferror@plt+0x2b60>
  403280:	add	x4, x4, #0x518
  403284:	b	403218 <ferror@plt+0x1d78>
  403288:	mov	w20, w1
  40328c:	mov	w1, #0x42                  	// #66
  403290:	strb	w1, [x5]
  403294:	mov	w19, #0xa                   	// #10
  403298:	mov	x1, #0x0                   	// #0
  40329c:	add	x2, x5, #0x1
  4032a0:	strb	wzr, [x2]
  4032a4:	cbz	x1, 403240 <ferror@plt+0x1da0>
  4032a8:	tbz	w0, #2, 4031c0 <ferror@plt+0x1d20>
  4032ac:	sub	w19, w19, #0x14
  4032b0:	lsr	x19, x1, x19
  4032b4:	add	x19, x19, #0x5
  4032b8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4032bc:	movk	x0, #0xcccd
  4032c0:	umulh	x19, x19, x0
  4032c4:	lsr	x19, x19, #3
  4032c8:	umulh	x0, x19, x0
  4032cc:	lsr	x0, x0, #3
  4032d0:	add	x0, x0, x0, lsl #2
  4032d4:	cmp	x19, x0, lsl #1
  4032d8:	b.ne	4031f0 <ferror@plt+0x1d50>  // b.any
  4032dc:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4032e0:	movk	x0, #0xcccd
  4032e4:	umulh	x19, x19, x0
  4032e8:	lsr	x19, x19, #3
  4032ec:	b	4031f0 <ferror@plt+0x1d50>
  4032f0:	cbz	x0, 4033d0 <ferror@plt+0x1f30>
  4032f4:	stp	x29, x30, [sp, #-64]!
  4032f8:	mov	x29, sp
  4032fc:	stp	x19, x20, [sp, #16]
  403300:	stp	x21, x22, [sp, #32]
  403304:	stp	x23, x24, [sp, #48]
  403308:	mov	x19, x0
  40330c:	mov	x24, x1
  403310:	mov	x22, x2
  403314:	mov	x23, x3
  403318:	ldrsb	w4, [x0]
  40331c:	cbz	w4, 4033d8 <ferror@plt+0x1f38>
  403320:	cmp	x1, #0x0
  403324:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403328:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  40332c:	b.eq	4033e0 <ferror@plt+0x1f40>  // b.none
  403330:	mov	x21, #0x0                   	// #0
  403334:	mov	x0, #0x0                   	// #0
  403338:	b	403390 <ferror@plt+0x1ef0>
  40333c:	ldrsb	w1, [x19, #1]
  403340:	mov	x20, x19
  403344:	cbnz	w1, 40334c <ferror@plt+0x1eac>
  403348:	add	x20, x19, #0x1
  40334c:	cmp	x0, #0x0
  403350:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403354:	b.eq	403388 <ferror@plt+0x1ee8>  // b.none
  403358:	cmp	x0, x20
  40335c:	b.cs	4033f0 <ferror@plt+0x1f50>  // b.hs, b.nlast
  403360:	sub	x1, x20, x0
  403364:	blr	x23
  403368:	cmn	w0, #0x1
  40336c:	b.eq	4033bc <ferror@plt+0x1f1c>  // b.none
  403370:	add	x1, x21, #0x1
  403374:	str	w0, [x24, x21, lsl #2]
  403378:	ldrsb	w0, [x20]
  40337c:	cbz	w0, 4033b4 <ferror@plt+0x1f14>
  403380:	mov	x21, x1
  403384:	mov	x0, #0x0                   	// #0
  403388:	ldrsb	w4, [x19, #1]!
  40338c:	cbz	w4, 4033b8 <ferror@plt+0x1f18>
  403390:	cmp	x22, x21
  403394:	b.ls	4033e8 <ferror@plt+0x1f48>  // b.plast
  403398:	cmp	x0, #0x0
  40339c:	csel	x0, x0, x19, ne  // ne = any
  4033a0:	cmp	w4, #0x2c
  4033a4:	b.eq	40333c <ferror@plt+0x1e9c>  // b.none
  4033a8:	ldrsb	w1, [x19, #1]
  4033ac:	cbz	w1, 403348 <ferror@plt+0x1ea8>
  4033b0:	b	403388 <ferror@plt+0x1ee8>
  4033b4:	mov	x21, x1
  4033b8:	mov	w0, w21
  4033bc:	ldp	x19, x20, [sp, #16]
  4033c0:	ldp	x21, x22, [sp, #32]
  4033c4:	ldp	x23, x24, [sp, #48]
  4033c8:	ldp	x29, x30, [sp], #64
  4033cc:	ret
  4033d0:	mov	w0, #0xffffffff            	// #-1
  4033d4:	ret
  4033d8:	mov	w0, #0xffffffff            	// #-1
  4033dc:	b	4033bc <ferror@plt+0x1f1c>
  4033e0:	mov	w0, #0xffffffff            	// #-1
  4033e4:	b	4033bc <ferror@plt+0x1f1c>
  4033e8:	mov	w0, #0xfffffffe            	// #-2
  4033ec:	b	4033bc <ferror@plt+0x1f1c>
  4033f0:	mov	w0, #0xffffffff            	// #-1
  4033f4:	b	4033bc <ferror@plt+0x1f1c>
  4033f8:	cbz	x0, 403470 <ferror@plt+0x1fd0>
  4033fc:	stp	x29, x30, [sp, #-32]!
  403400:	mov	x29, sp
  403404:	str	x19, [sp, #16]
  403408:	mov	x19, x3
  40340c:	mov	x3, x4
  403410:	ldrsb	w4, [x0]
  403414:	cmp	x19, #0x0
  403418:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40341c:	b.eq	403478 <ferror@plt+0x1fd8>  // b.none
  403420:	ldr	x5, [x19]
  403424:	cmp	x5, x2
  403428:	b.hi	403480 <ferror@plt+0x1fe0>  // b.pmore
  40342c:	cmp	w4, #0x2b
  403430:	b.eq	403468 <ferror@plt+0x1fc8>  // b.none
  403434:	str	xzr, [x19]
  403438:	ldr	x4, [x19]
  40343c:	sub	x2, x2, x4
  403440:	add	x1, x1, x4, lsl #2
  403444:	bl	4032f0 <ferror@plt+0x1e50>
  403448:	cmp	w0, #0x0
  40344c:	b.le	40345c <ferror@plt+0x1fbc>
  403450:	ldr	x1, [x19]
  403454:	add	x1, x1, w0, sxtw
  403458:	str	x1, [x19]
  40345c:	ldr	x19, [sp, #16]
  403460:	ldp	x29, x30, [sp], #32
  403464:	ret
  403468:	add	x0, x0, #0x1
  40346c:	b	403438 <ferror@plt+0x1f98>
  403470:	mov	w0, #0xffffffff            	// #-1
  403474:	ret
  403478:	mov	w0, #0xffffffff            	// #-1
  40347c:	b	40345c <ferror@plt+0x1fbc>
  403480:	mov	w0, #0xffffffff            	// #-1
  403484:	b	40345c <ferror@plt+0x1fbc>
  403488:	cmp	x2, #0x0
  40348c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403490:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403494:	b.eq	403570 <ferror@plt+0x20d0>  // b.none
  403498:	stp	x29, x30, [sp, #-64]!
  40349c:	mov	x29, sp
  4034a0:	stp	x19, x20, [sp, #16]
  4034a4:	stp	x21, x22, [sp, #32]
  4034a8:	str	x23, [sp, #48]
  4034ac:	mov	x19, x0
  4034b0:	mov	x21, x1
  4034b4:	mov	x22, x2
  4034b8:	mov	x0, #0x0                   	// #0
  4034bc:	mov	w23, #0x1                   	// #1
  4034c0:	b	403534 <ferror@plt+0x2094>
  4034c4:	ldrsb	w1, [x19, #1]
  4034c8:	mov	x20, x19
  4034cc:	cbnz	w1, 4034d4 <ferror@plt+0x2034>
  4034d0:	add	x20, x19, #0x1
  4034d4:	cmp	x0, #0x0
  4034d8:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4034dc:	b.eq	403530 <ferror@plt+0x2090>  // b.none
  4034e0:	cmp	x0, x20
  4034e4:	b.cs	403578 <ferror@plt+0x20d8>  // b.hs, b.nlast
  4034e8:	sub	x1, x20, x0
  4034ec:	blr	x22
  4034f0:	tbnz	w0, #31, 40355c <ferror@plt+0x20bc>
  4034f4:	add	w1, w0, #0x7
  4034f8:	cmp	w0, #0x0
  4034fc:	csel	w1, w1, w0, lt  // lt = tstop
  403500:	asr	w1, w1, #3
  403504:	negs	w3, w0
  403508:	and	w0, w0, #0x7
  40350c:	and	w3, w3, #0x7
  403510:	csneg	w0, w0, w3, mi  // mi = first
  403514:	lsl	w3, w23, w0
  403518:	ldrb	w0, [x21, w1, sxtw]
  40351c:	orr	w3, w3, w0
  403520:	strb	w3, [x21, w1, sxtw]
  403524:	ldrsb	w0, [x20]
  403528:	cbz	w0, 403580 <ferror@plt+0x20e0>
  40352c:	mov	x0, #0x0                   	// #0
  403530:	add	x19, x19, #0x1
  403534:	ldrsb	w1, [x19]
  403538:	cbz	w1, 403558 <ferror@plt+0x20b8>
  40353c:	cmp	x0, #0x0
  403540:	csel	x0, x0, x19, ne  // ne = any
  403544:	cmp	w1, #0x2c
  403548:	b.eq	4034c4 <ferror@plt+0x2024>  // b.none
  40354c:	ldrsb	w1, [x19, #1]
  403550:	cbz	w1, 4034d0 <ferror@plt+0x2030>
  403554:	b	403530 <ferror@plt+0x2090>
  403558:	mov	w0, #0x0                   	// #0
  40355c:	ldp	x19, x20, [sp, #16]
  403560:	ldp	x21, x22, [sp, #32]
  403564:	ldr	x23, [sp, #48]
  403568:	ldp	x29, x30, [sp], #64
  40356c:	ret
  403570:	mov	w0, #0xffffffea            	// #-22
  403574:	ret
  403578:	mov	w0, #0xffffffff            	// #-1
  40357c:	b	40355c <ferror@plt+0x20bc>
  403580:	mov	w0, #0x0                   	// #0
  403584:	b	40355c <ferror@plt+0x20bc>
  403588:	cmp	x2, #0x0
  40358c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403590:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403594:	b.eq	403640 <ferror@plt+0x21a0>  // b.none
  403598:	stp	x29, x30, [sp, #-48]!
  40359c:	mov	x29, sp
  4035a0:	stp	x19, x20, [sp, #16]
  4035a4:	stp	x21, x22, [sp, #32]
  4035a8:	mov	x19, x0
  4035ac:	mov	x21, x1
  4035b0:	mov	x22, x2
  4035b4:	mov	x0, #0x0                   	// #0
  4035b8:	b	403608 <ferror@plt+0x2168>
  4035bc:	ldrsb	w1, [x19, #1]
  4035c0:	mov	x20, x19
  4035c4:	cbnz	w1, 4035cc <ferror@plt+0x212c>
  4035c8:	add	x20, x19, #0x1
  4035cc:	cmp	x0, #0x0
  4035d0:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4035d4:	b.eq	403604 <ferror@plt+0x2164>  // b.none
  4035d8:	cmp	x0, x20
  4035dc:	b.cs	403648 <ferror@plt+0x21a8>  // b.hs, b.nlast
  4035e0:	sub	x1, x20, x0
  4035e4:	blr	x22
  4035e8:	tbnz	x0, #63, 403630 <ferror@plt+0x2190>
  4035ec:	ldr	x3, [x21]
  4035f0:	orr	x0, x3, x0
  4035f4:	str	x0, [x21]
  4035f8:	ldrsb	w0, [x20]
  4035fc:	cbz	w0, 403650 <ferror@plt+0x21b0>
  403600:	mov	x0, #0x0                   	// #0
  403604:	add	x19, x19, #0x1
  403608:	ldrsb	w3, [x19]
  40360c:	cbz	w3, 40362c <ferror@plt+0x218c>
  403610:	cmp	x0, #0x0
  403614:	csel	x0, x0, x19, ne  // ne = any
  403618:	cmp	w3, #0x2c
  40361c:	b.eq	4035bc <ferror@plt+0x211c>  // b.none
  403620:	ldrsb	w1, [x19, #1]
  403624:	cbz	w1, 4035c8 <ferror@plt+0x2128>
  403628:	b	403604 <ferror@plt+0x2164>
  40362c:	mov	w0, #0x0                   	// #0
  403630:	ldp	x19, x20, [sp, #16]
  403634:	ldp	x21, x22, [sp, #32]
  403638:	ldp	x29, x30, [sp], #48
  40363c:	ret
  403640:	mov	w0, #0xffffffea            	// #-22
  403644:	ret
  403648:	mov	w0, #0xffffffff            	// #-1
  40364c:	b	403630 <ferror@plt+0x2190>
  403650:	mov	w0, #0x0                   	// #0
  403654:	b	403630 <ferror@plt+0x2190>
  403658:	stp	x29, x30, [sp, #-80]!
  40365c:	mov	x29, sp
  403660:	str	xzr, [sp, #72]
  403664:	cbz	x0, 4037b0 <ferror@plt+0x2310>
  403668:	stp	x19, x20, [sp, #16]
  40366c:	stp	x21, x22, [sp, #32]
  403670:	str	x23, [sp, #48]
  403674:	mov	x19, x0
  403678:	mov	x23, x1
  40367c:	mov	x20, x2
  403680:	mov	w21, w3
  403684:	str	w3, [x1]
  403688:	str	w3, [x2]
  40368c:	bl	401450 <__errno_location@plt>
  403690:	mov	x22, x0
  403694:	str	wzr, [x0]
  403698:	ldrsb	w0, [x19]
  40369c:	cmp	w0, #0x3a
  4036a0:	b.eq	4036fc <ferror@plt+0x225c>  // b.none
  4036a4:	mov	w2, #0xa                   	// #10
  4036a8:	add	x1, sp, #0x48
  4036ac:	mov	x0, x19
  4036b0:	bl	401390 <strtol@plt>
  4036b4:	str	w0, [x23]
  4036b8:	str	w0, [x20]
  4036bc:	ldr	w0, [x22]
  4036c0:	cbnz	w0, 4037e0 <ferror@plt+0x2340>
  4036c4:	ldr	x1, [sp, #72]
  4036c8:	cmp	x1, #0x0
  4036cc:	ccmp	x1, x19, #0x4, ne  // ne = any
  4036d0:	b.eq	4037f4 <ferror@plt+0x2354>  // b.none
  4036d4:	ldrsb	w2, [x1]
  4036d8:	cmp	w2, #0x3a
  4036dc:	b.eq	403744 <ferror@plt+0x22a4>  // b.none
  4036e0:	cmp	w2, #0x2d
  4036e4:	b.eq	403760 <ferror@plt+0x22c0>  // b.none
  4036e8:	ldp	x19, x20, [sp, #16]
  4036ec:	ldp	x21, x22, [sp, #32]
  4036f0:	ldr	x23, [sp, #48]
  4036f4:	ldp	x29, x30, [sp], #80
  4036f8:	ret
  4036fc:	add	x19, x19, #0x1
  403700:	mov	w2, #0xa                   	// #10
  403704:	add	x1, sp, #0x48
  403708:	mov	x0, x19
  40370c:	bl	401390 <strtol@plt>
  403710:	str	w0, [x20]
  403714:	ldr	w0, [x22]
  403718:	cbnz	w0, 4037b8 <ferror@plt+0x2318>
  40371c:	ldr	x0, [sp, #72]
  403720:	cbz	x0, 4037cc <ferror@plt+0x232c>
  403724:	ldrsb	w1, [x0]
  403728:	cmp	w1, #0x0
  40372c:	ccmp	x0, x19, #0x4, eq  // eq = none
  403730:	csetm	w0, eq  // eq = none
  403734:	ldp	x19, x20, [sp, #16]
  403738:	ldp	x21, x22, [sp, #32]
  40373c:	ldr	x23, [sp, #48]
  403740:	b	4036f4 <ferror@plt+0x2254>
  403744:	ldrsb	w2, [x1, #1]
  403748:	cbnz	w2, 403760 <ferror@plt+0x22c0>
  40374c:	str	w21, [x20]
  403750:	ldp	x19, x20, [sp, #16]
  403754:	ldp	x21, x22, [sp, #32]
  403758:	ldr	x23, [sp, #48]
  40375c:	b	4036f4 <ferror@plt+0x2254>
  403760:	add	x19, x1, #0x1
  403764:	str	xzr, [sp, #72]
  403768:	str	wzr, [x22]
  40376c:	mov	w2, #0xa                   	// #10
  403770:	add	x1, sp, #0x48
  403774:	mov	x0, x19
  403778:	bl	401390 <strtol@plt>
  40377c:	str	w0, [x20]
  403780:	ldr	w0, [x22]
  403784:	cbnz	w0, 403808 <ferror@plt+0x2368>
  403788:	ldr	x0, [sp, #72]
  40378c:	cbz	x0, 40381c <ferror@plt+0x237c>
  403790:	ldrsb	w1, [x0]
  403794:	cmp	w1, #0x0
  403798:	ccmp	x0, x19, #0x4, eq  // eq = none
  40379c:	csetm	w0, eq  // eq = none
  4037a0:	ldp	x19, x20, [sp, #16]
  4037a4:	ldp	x21, x22, [sp, #32]
  4037a8:	ldr	x23, [sp, #48]
  4037ac:	b	4036f4 <ferror@plt+0x2254>
  4037b0:	mov	w0, #0x0                   	// #0
  4037b4:	b	4036f4 <ferror@plt+0x2254>
  4037b8:	mov	w0, #0xffffffff            	// #-1
  4037bc:	ldp	x19, x20, [sp, #16]
  4037c0:	ldp	x21, x22, [sp, #32]
  4037c4:	ldr	x23, [sp, #48]
  4037c8:	b	4036f4 <ferror@plt+0x2254>
  4037cc:	mov	w0, #0xffffffff            	// #-1
  4037d0:	ldp	x19, x20, [sp, #16]
  4037d4:	ldp	x21, x22, [sp, #32]
  4037d8:	ldr	x23, [sp, #48]
  4037dc:	b	4036f4 <ferror@plt+0x2254>
  4037e0:	mov	w0, #0xffffffff            	// #-1
  4037e4:	ldp	x19, x20, [sp, #16]
  4037e8:	ldp	x21, x22, [sp, #32]
  4037ec:	ldr	x23, [sp, #48]
  4037f0:	b	4036f4 <ferror@plt+0x2254>
  4037f4:	mov	w0, #0xffffffff            	// #-1
  4037f8:	ldp	x19, x20, [sp, #16]
  4037fc:	ldp	x21, x22, [sp, #32]
  403800:	ldr	x23, [sp, #48]
  403804:	b	4036f4 <ferror@plt+0x2254>
  403808:	mov	w0, #0xffffffff            	// #-1
  40380c:	ldp	x19, x20, [sp, #16]
  403810:	ldp	x21, x22, [sp, #32]
  403814:	ldr	x23, [sp, #48]
  403818:	b	4036f4 <ferror@plt+0x2254>
  40381c:	mov	w0, #0xffffffff            	// #-1
  403820:	ldp	x19, x20, [sp, #16]
  403824:	ldp	x21, x22, [sp, #32]
  403828:	ldr	x23, [sp, #48]
  40382c:	b	4036f4 <ferror@plt+0x2254>
  403830:	cmp	x0, #0x0
  403834:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403838:	b.eq	403900 <ferror@plt+0x2460>  // b.none
  40383c:	stp	x29, x30, [sp, #-80]!
  403840:	mov	x29, sp
  403844:	stp	x19, x20, [sp, #16]
  403848:	stp	x21, x22, [sp, #32]
  40384c:	stp	x23, x24, [sp, #48]
  403850:	mov	x20, x1
  403854:	add	x24, sp, #0x40
  403858:	add	x23, sp, #0x48
  40385c:	b	40388c <ferror@plt+0x23ec>
  403860:	cmp	x19, #0x0
  403864:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403868:	ccmp	x21, x22, #0x0, ne  // ne = any
  40386c:	b.ne	4038e8 <ferror@plt+0x2448>  // b.any
  403870:	mov	x2, x21
  403874:	mov	x1, x20
  403878:	mov	x0, x19
  40387c:	bl	401280 <strncmp@plt>
  403880:	cbnz	w0, 4038e8 <ferror@plt+0x2448>
  403884:	add	x0, x19, x21
  403888:	add	x20, x20, x22
  40388c:	mov	x1, x24
  403890:	bl	401fd0 <ferror@plt+0xb30>
  403894:	mov	x19, x0
  403898:	mov	x1, x23
  40389c:	mov	x0, x20
  4038a0:	bl	401fd0 <ferror@plt+0xb30>
  4038a4:	mov	x20, x0
  4038a8:	ldr	x21, [sp, #64]
  4038ac:	ldr	x22, [sp, #72]
  4038b0:	adds	x0, x21, x22
  4038b4:	b.eq	4038e0 <ferror@plt+0x2440>  // b.none
  4038b8:	cmp	x0, #0x1
  4038bc:	b.ne	403860 <ferror@plt+0x23c0>  // b.any
  4038c0:	cbz	x19, 4038d0 <ferror@plt+0x2430>
  4038c4:	ldrsb	w0, [x19]
  4038c8:	cmp	w0, #0x2f
  4038cc:	b.eq	4038e0 <ferror@plt+0x2440>  // b.none
  4038d0:	cbz	x20, 4038e8 <ferror@plt+0x2448>
  4038d4:	ldrsb	w0, [x20]
  4038d8:	cmp	w0, #0x2f
  4038dc:	b.ne	403860 <ferror@plt+0x23c0>  // b.any
  4038e0:	mov	w0, #0x1                   	// #1
  4038e4:	b	4038ec <ferror@plt+0x244c>
  4038e8:	mov	w0, #0x0                   	// #0
  4038ec:	ldp	x19, x20, [sp, #16]
  4038f0:	ldp	x21, x22, [sp, #32]
  4038f4:	ldp	x23, x24, [sp, #48]
  4038f8:	ldp	x29, x30, [sp], #80
  4038fc:	ret
  403900:	mov	w0, #0x0                   	// #0
  403904:	ret
  403908:	stp	x29, x30, [sp, #-64]!
  40390c:	mov	x29, sp
  403910:	stp	x19, x20, [sp, #16]
  403914:	mov	x19, x0
  403918:	orr	x0, x0, x1
  40391c:	cbz	x0, 4039a0 <ferror@plt+0x2500>
  403920:	stp	x21, x22, [sp, #32]
  403924:	mov	x21, x1
  403928:	mov	x22, x2
  40392c:	cbz	x19, 4039b4 <ferror@plt+0x2514>
  403930:	cbz	x1, 4039cc <ferror@plt+0x252c>
  403934:	stp	x23, x24, [sp, #48]
  403938:	mov	x0, x19
  40393c:	bl	4011c0 <strlen@plt>
  403940:	mov	x23, x0
  403944:	mvn	x0, x0
  403948:	mov	x20, #0x0                   	// #0
  40394c:	cmp	x0, x22
  403950:	b.cc	4039e0 <ferror@plt+0x2540>  // b.lo, b.ul, b.last
  403954:	add	x24, x23, x22
  403958:	add	x0, x24, #0x1
  40395c:	bl	401260 <malloc@plt>
  403960:	mov	x20, x0
  403964:	cbz	x0, 4039ec <ferror@plt+0x254c>
  403968:	mov	x2, x23
  40396c:	mov	x1, x19
  403970:	bl	401190 <memcpy@plt>
  403974:	mov	x2, x22
  403978:	mov	x1, x21
  40397c:	add	x0, x20, x23
  403980:	bl	401190 <memcpy@plt>
  403984:	strb	wzr, [x20, x24]
  403988:	ldp	x21, x22, [sp, #32]
  40398c:	ldp	x23, x24, [sp, #48]
  403990:	mov	x0, x20
  403994:	ldp	x19, x20, [sp, #16]
  403998:	ldp	x29, x30, [sp], #64
  40399c:	ret
  4039a0:	adrp	x0, 403000 <ferror@plt+0x1b60>
  4039a4:	add	x0, x0, #0xed0
  4039a8:	bl	4012e0 <strdup@plt>
  4039ac:	mov	x20, x0
  4039b0:	b	403990 <ferror@plt+0x24f0>
  4039b4:	mov	x1, x2
  4039b8:	mov	x0, x21
  4039bc:	bl	4013c0 <strndup@plt>
  4039c0:	mov	x20, x0
  4039c4:	ldp	x21, x22, [sp, #32]
  4039c8:	b	403990 <ferror@plt+0x24f0>
  4039cc:	mov	x0, x19
  4039d0:	bl	4012e0 <strdup@plt>
  4039d4:	mov	x20, x0
  4039d8:	ldp	x21, x22, [sp, #32]
  4039dc:	b	403990 <ferror@plt+0x24f0>
  4039e0:	ldp	x21, x22, [sp, #32]
  4039e4:	ldp	x23, x24, [sp, #48]
  4039e8:	b	403990 <ferror@plt+0x24f0>
  4039ec:	ldp	x21, x22, [sp, #32]
  4039f0:	ldp	x23, x24, [sp, #48]
  4039f4:	b	403990 <ferror@plt+0x24f0>
  4039f8:	stp	x29, x30, [sp, #-32]!
  4039fc:	mov	x29, sp
  403a00:	stp	x19, x20, [sp, #16]
  403a04:	mov	x20, x0
  403a08:	mov	x19, x1
  403a0c:	mov	x2, #0x0                   	// #0
  403a10:	cbz	x1, 403a20 <ferror@plt+0x2580>
  403a14:	mov	x0, x1
  403a18:	bl	4011c0 <strlen@plt>
  403a1c:	mov	x2, x0
  403a20:	mov	x1, x19
  403a24:	mov	x0, x20
  403a28:	bl	403908 <ferror@plt+0x2468>
  403a2c:	ldp	x19, x20, [sp, #16]
  403a30:	ldp	x29, x30, [sp], #32
  403a34:	ret
  403a38:	stp	x29, x30, [sp, #-288]!
  403a3c:	mov	x29, sp
  403a40:	str	x19, [sp, #16]
  403a44:	mov	x19, x0
  403a48:	str	x2, [sp, #240]
  403a4c:	str	x3, [sp, #248]
  403a50:	str	x4, [sp, #256]
  403a54:	str	x5, [sp, #264]
  403a58:	str	x6, [sp, #272]
  403a5c:	str	x7, [sp, #280]
  403a60:	str	q0, [sp, #112]
  403a64:	str	q1, [sp, #128]
  403a68:	str	q2, [sp, #144]
  403a6c:	str	q3, [sp, #160]
  403a70:	str	q4, [sp, #176]
  403a74:	str	q5, [sp, #192]
  403a78:	str	q6, [sp, #208]
  403a7c:	str	q7, [sp, #224]
  403a80:	add	x0, sp, #0x120
  403a84:	str	x0, [sp, #80]
  403a88:	str	x0, [sp, #88]
  403a8c:	add	x0, sp, #0xf0
  403a90:	str	x0, [sp, #96]
  403a94:	mov	w0, #0xffffffd0            	// #-48
  403a98:	str	w0, [sp, #104]
  403a9c:	mov	w0, #0xffffff80            	// #-128
  403aa0:	str	w0, [sp, #108]
  403aa4:	ldp	x2, x3, [sp, #80]
  403aa8:	stp	x2, x3, [sp, #32]
  403aac:	ldp	x2, x3, [sp, #96]
  403ab0:	stp	x2, x3, [sp, #48]
  403ab4:	add	x2, sp, #0x20
  403ab8:	add	x0, sp, #0x48
  403abc:	bl	4013b0 <vasprintf@plt>
  403ac0:	tbnz	w0, #31, 403af0 <ferror@plt+0x2650>
  403ac4:	sxtw	x2, w0
  403ac8:	ldr	x1, [sp, #72]
  403acc:	mov	x0, x19
  403ad0:	bl	403908 <ferror@plt+0x2468>
  403ad4:	mov	x19, x0
  403ad8:	ldr	x0, [sp, #72]
  403adc:	bl	4013a0 <free@plt>
  403ae0:	mov	x0, x19
  403ae4:	ldr	x19, [sp, #16]
  403ae8:	ldp	x29, x30, [sp], #288
  403aec:	ret
  403af0:	mov	x19, #0x0                   	// #0
  403af4:	b	403ae0 <ferror@plt+0x2640>
  403af8:	stp	x29, x30, [sp, #-80]!
  403afc:	mov	x29, sp
  403b00:	stp	x19, x20, [sp, #16]
  403b04:	stp	x21, x22, [sp, #32]
  403b08:	mov	x19, x0
  403b0c:	ldr	x21, [x0]
  403b10:	ldrsb	w0, [x21]
  403b14:	cbz	w0, 403c48 <ferror@plt+0x27a8>
  403b18:	stp	x23, x24, [sp, #48]
  403b1c:	mov	x24, x1
  403b20:	mov	x22, x2
  403b24:	mov	w23, w3
  403b28:	mov	x1, x2
  403b2c:	mov	x0, x21
  403b30:	bl	4013d0 <strspn@plt>
  403b34:	add	x20, x21, x0
  403b38:	ldrsb	w21, [x21, x0]
  403b3c:	cbz	w21, 403bb4 <ferror@plt+0x2714>
  403b40:	cbz	w23, 403c18 <ferror@plt+0x2778>
  403b44:	mov	w1, w21
  403b48:	adrp	x0, 404000 <ferror@plt+0x2b60>
  403b4c:	add	x0, x0, #0x540
  403b50:	bl	4013e0 <strchr@plt>
  403b54:	cbz	x0, 403bd4 <ferror@plt+0x2734>
  403b58:	strb	w21, [sp, #72]
  403b5c:	strb	wzr, [sp, #73]
  403b60:	add	x23, x20, #0x1
  403b64:	add	x1, sp, #0x48
  403b68:	mov	x0, x23
  403b6c:	bl	402044 <ferror@plt+0xba4>
  403b70:	str	x0, [x24]
  403b74:	add	x1, x20, x0
  403b78:	ldrsb	w1, [x1, #1]
  403b7c:	cmp	w1, #0x0
  403b80:	ccmp	w21, w1, #0x0, ne  // ne = any
  403b84:	b.ne	403bc4 <ferror@plt+0x2724>  // b.any
  403b88:	add	x0, x0, #0x2
  403b8c:	add	x21, x20, x0
  403b90:	ldrsb	w1, [x20, x0]
  403b94:	cbz	w1, 403ba4 <ferror@plt+0x2704>
  403b98:	mov	x0, x22
  403b9c:	bl	4013e0 <strchr@plt>
  403ba0:	cbz	x0, 403bc4 <ferror@plt+0x2724>
  403ba4:	str	x21, [x19]
  403ba8:	mov	x20, x23
  403bac:	ldp	x23, x24, [sp, #48]
  403bb0:	b	403c34 <ferror@plt+0x2794>
  403bb4:	str	x20, [x19]
  403bb8:	mov	x20, #0x0                   	// #0
  403bbc:	ldp	x23, x24, [sp, #48]
  403bc0:	b	403c34 <ferror@plt+0x2794>
  403bc4:	str	x20, [x19]
  403bc8:	mov	x20, #0x0                   	// #0
  403bcc:	ldp	x23, x24, [sp, #48]
  403bd0:	b	403c34 <ferror@plt+0x2794>
  403bd4:	mov	x1, x22
  403bd8:	mov	x0, x20
  403bdc:	bl	402044 <ferror@plt+0xba4>
  403be0:	str	x0, [x24]
  403be4:	add	x21, x20, x0
  403be8:	ldrsb	w1, [x20, x0]
  403bec:	cbz	w1, 403bfc <ferror@plt+0x275c>
  403bf0:	mov	x0, x22
  403bf4:	bl	4013e0 <strchr@plt>
  403bf8:	cbz	x0, 403c08 <ferror@plt+0x2768>
  403bfc:	str	x21, [x19]
  403c00:	ldp	x23, x24, [sp, #48]
  403c04:	b	403c34 <ferror@plt+0x2794>
  403c08:	str	x20, [x19]
  403c0c:	mov	x20, x0
  403c10:	ldp	x23, x24, [sp, #48]
  403c14:	b	403c34 <ferror@plt+0x2794>
  403c18:	mov	x1, x22
  403c1c:	mov	x0, x20
  403c20:	bl	401430 <strcspn@plt>
  403c24:	str	x0, [x24]
  403c28:	add	x0, x20, x0
  403c2c:	str	x0, [x19]
  403c30:	ldp	x23, x24, [sp, #48]
  403c34:	mov	x0, x20
  403c38:	ldp	x19, x20, [sp, #16]
  403c3c:	ldp	x21, x22, [sp, #32]
  403c40:	ldp	x29, x30, [sp], #80
  403c44:	ret
  403c48:	mov	x20, #0x0                   	// #0
  403c4c:	b	403c34 <ferror@plt+0x2794>
  403c50:	stp	x29, x30, [sp, #-32]!
  403c54:	mov	x29, sp
  403c58:	str	x19, [sp, #16]
  403c5c:	mov	x19, x0
  403c60:	mov	x0, x19
  403c64:	bl	4012b0 <fgetc@plt>
  403c68:	cmn	w0, #0x1
  403c6c:	b.eq	403c80 <ferror@plt+0x27e0>  // b.none
  403c70:	cmp	w0, #0xa
  403c74:	b.ne	403c60 <ferror@plt+0x27c0>  // b.any
  403c78:	mov	w0, #0x0                   	// #0
  403c7c:	b	403c84 <ferror@plt+0x27e4>
  403c80:	mov	w0, #0x1                   	// #1
  403c84:	ldr	x19, [sp, #16]
  403c88:	ldp	x29, x30, [sp], #32
  403c8c:	ret
  403c90:	stp	x29, x30, [sp, #-64]!
  403c94:	mov	x29, sp
  403c98:	stp	x19, x20, [sp, #16]
  403c9c:	adrp	x20, 415000 <ferror@plt+0x13b60>
  403ca0:	add	x20, x20, #0xdf0
  403ca4:	stp	x21, x22, [sp, #32]
  403ca8:	adrp	x21, 415000 <ferror@plt+0x13b60>
  403cac:	add	x21, x21, #0xde8
  403cb0:	sub	x20, x20, x21
  403cb4:	mov	w22, w0
  403cb8:	stp	x23, x24, [sp, #48]
  403cbc:	mov	x23, x1
  403cc0:	mov	x24, x2
  403cc4:	bl	401150 <memcpy@plt-0x40>
  403cc8:	cmp	xzr, x20, asr #3
  403ccc:	b.eq	403cf8 <ferror@plt+0x2858>  // b.none
  403cd0:	asr	x20, x20, #3
  403cd4:	mov	x19, #0x0                   	// #0
  403cd8:	ldr	x3, [x21, x19, lsl #3]
  403cdc:	mov	x2, x24
  403ce0:	add	x19, x19, #0x1
  403ce4:	mov	x1, x23
  403ce8:	mov	w0, w22
  403cec:	blr	x3
  403cf0:	cmp	x20, x19
  403cf4:	b.ne	403cd8 <ferror@plt+0x2838>  // b.any
  403cf8:	ldp	x19, x20, [sp, #16]
  403cfc:	ldp	x21, x22, [sp, #32]
  403d00:	ldp	x23, x24, [sp, #48]
  403d04:	ldp	x29, x30, [sp], #64
  403d08:	ret
  403d0c:	nop
  403d10:	ret
  403d14:	nop
  403d18:	adrp	x2, 416000 <ferror@plt+0x14b60>
  403d1c:	mov	x1, #0x0                   	// #0
  403d20:	ldr	x2, [x2, #408]
  403d24:	b	401210 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403d28 <.fini>:
  403d28:	stp	x29, x30, [sp, #-16]!
  403d2c:	mov	x29, sp
  403d30:	ldp	x29, x30, [sp], #16
  403d34:	ret
