

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               b4be2a3e9656468d54ddb07bcde79b26  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
Extracting PTX file and ptxas options    1: mri-q.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q
Extracting specific PTX file named mri-q.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ComputeQ_GPUiiPfS_S_S_S_ : hostFun 0x0x404633, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing mri-q.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "ck" from 0x100 to 0x4100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x4100 to 0x4004100 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4004100 to 0x4404100 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmaPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmbPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmuPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22ComputePhiMag_GPU_nvmoPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmbiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z17ComputePhiMag_GPUPfS_S_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12ComputeQ_GPUiiPfS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-q.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-q.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z12ComputeQ_GPUiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputePhiMag_GPUPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_' : regs=32, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_' : regs=32, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_' : regs=32, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z17ComputeQ_GPU_nvmbiiPfS_S_S_S_' : regs=28, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmoPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmuPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmbPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z22ComputePhiMag_GPU_nvmaPfS_S_i' : regs=12, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputePhiMag_GPUPfS_S_i : hostFun 0x0x404450, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x4042ff, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x404205, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm2iiPfS_S_S_S_ : hostFun 0x0x4040d1, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm1iiPfS_S_S_S_ : hostFun 0x0x403ed9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_ : hostFun 0x0x403ce1, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmoiiPfS_S_S_S_ : hostFun 0x0x403ae9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm4iiPfS_S_S_S_ : hostFun 0x0x4038f1, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvm3iiPfS_S_S_S_ : hostFun 0x0x4036f9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmgiiPfS_S_S_S_ : hostFun 0x0x403501, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17ComputeQ_GPU_nvmbiiPfS_S_S_S_ : hostFun 0x0x403309, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmoPfS_S_i : hostFun 0x0x403126, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmuPfS_S_i : hostFun 0x0x402fb0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmbPfS_S_i : hostFun 0x0x402e3a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z22ComputePhiMag_GPU_nvmaPfS_S_i : hostFun 0x0x402cc4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60a240; deviceAddress = ck; deviceName = ck
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 16384 bytes
GPGPU-Sim PTX registering global ck hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x60e240; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x460e240; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
/home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/build/nvm_default/mri-q -i /home/pli11/Videos/parboil_benchmark/parboil/datasets/mri-q/small/input/32_32_32_dataset.bin -o /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-q/run/small/32_32_32_dataset.out u 
32768 pixels in output; 3072 samples in trajectory; using 3072 samples
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffddfda3f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffddfda3f0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffddfda3e8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffddfda3e4..

GPGPU-Sim PTX: cudaLaunch for 0x0x402fb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22ComputePhiMag_GPU_nvmuPfS_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z22ComputePhiMag_GPU_nvmuPfS_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22ComputePhiMag_GPU_nvmuPfS_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z22ComputePhiMag_GPU_nvmuPfS_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22ComputePhiMag_GPU_nvmuPfS_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22ComputePhiMag_GPU_nvmuPfS_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z22ComputePhiMag_GPU_nvmuPfS_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b8 (mri-q.1.sm_70.ptx:128) @%p1 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x260 (mri-q.1.sm_70.ptx:160) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22ComputePhiMag_GPU_nvmuPfS_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22ComputePhiMag_GPU_nvmuPfS_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z22ComputePhiMag_GPU_nvmuPfS_S_i' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22ComputePhiMag_GPU_nvmuPfS_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22ComputePhiMag_GPU_nvmuPfS_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22ComputePhiMag_GPU_nvmuPfS_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22ComputePhiMag_GPU_nvmuPfS_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22ComputePhiMag_GPU_nvmuPfS_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22ComputePhiMag_GPU_nvmuPfS_S_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z22ComputePhiMag_GPU_nvmuPfS_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 7387
gpu_sim_insn = 92160
gpu_ipc =      12.4760
gpu_tot_sim_cycle = 7387
gpu_tot_sim_insn = 92160
gpu_tot_ipc =      12.4760
gpu_tot_issued_cta = 6
gpu_occupancy = 19.8915% 
gpu_tot_occupancy = 19.8915% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.0397
partiton_level_parallism_total  =       1.0397
partiton_level_parallism_util =       5.9767
partiton_level_parallism_util_total  =       5.9767
L2_BW  =      37.6608 GB/Sec
L2_BW_total  =      37.6608 GB/Sec
gpu_total_sim_rate=13165
############## bottleneck_stats #############
cycles: core 7387, icnt 7387, l2 7387, dram 5547
gpu_ipc	12.476
gpu_tot_issued_cta = 6, average cycles = 1231
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 192 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.001	6
L1D data util	0.008	6	0.104	0
L1D tag util	0.002	6	0.026	0
L2 data util	0.002	64	0.003	10
L2 tag util	0.003	64	0.004	0
n_l2_access	 1536
icnt s2m util	0.000	0	0.000	0	flits per packet: -nan
icnt m2s util	0.000	0	0.000	0	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.002	20	0.007	6

latency_l2_hit:	178284, num_l2_reqs:	960
L2 hit latency:	185
latency_dram:	104898, num_dram_reqs:	576
DRAM latency:	182

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.375
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.003	6	0.035	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.002	6	0.024	0
sp pipe util	0.000	6	0.001	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.011	6	0.147	0

smem port	0.000	0

n_reg_bank	16
reg port	0.008	16	0.009	3
L1D tag util	0.002	6	0.026	0
L1D fill util	0.001	6	0.017	0
n_l1d_mshr	4096
L1D mshr util	0.000	6
n_l1d_missq	16
L1D missq util	0.000	6
L1D hit rate	0.000
L1D miss rate	1.000
L1D rsfail rate	0.000
L2 tag util	0.003	64	0.004	0
L2 fill util	0.000	0	0.000	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	0
L2 missq util	0.000	30	0.000	10
L2 hit rate	0.625
L2 miss rate	0.375
L2 rsfail rate	0.000

dram activity	0.004	20	0.009	6

load trans eff	1.000
load trans sz	32.000
load_useful_bytes 24576, load_transaction_bytes 24576, icnt_m2s_bytes 0
n_gmem_load_insns 192, n_gmem_load_accesses 768
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.016

run 0.018, fetch 0.004, sync 0.746, control 0.000, data 0.200, struct 0.033
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1152
	L1D_total_cache_misses = 1152
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.054
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 384

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 31, 
gpgpu_n_tot_thrd_icount = 95232
gpgpu_n_tot_w_icount = 2976
gpgpu_n_stall_shd_mem = 7200
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 768
gpgpu_n_mem_write_global = 6912
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6144
gpgpu_n_store_insn = 9216
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 864
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6336
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8874	W0_Idle:35952	W0_Scoreboard:9390	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2976
single_issue_nums: WS0:744	WS1:744	WS2:744	WS3:744	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6144 {8:768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 67584 {8:6528,40:384,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30720 {40:768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55296 {8:6912,}
maxmflatency = 778 
max_icnt2mem_latency = 30 
maxmrqlatency = 34 
max_icnt2sh_latency = 11 
averagemflatency = 605 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 4 
mrq_lat_table:22 	14 	0 	24 	122 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1536 	0 	6144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2330 	4156 	42 	1152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5701 	1919 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6216      6217         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6288      6289         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6242      6244         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6224      6225         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6269      6272         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      6216      6217         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      6288      6289         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      6242      6244         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      6224      6225         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      6269      6272         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0      6216         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0      6288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0      6242         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0      6224         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0      6269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0      6216         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0      6288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0      6242         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0      6224         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0      6269         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 192/30 = 6.400000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        10        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        17        17         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         7         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        17        17         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0        17         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0        17         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 408
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      11425     11212    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       8004      7853    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4701      4614    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       4001      3925    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       5715      5609    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      11425     11212    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       8004      7853    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       4701      4614    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       4001      3925    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       5715      5608    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none       11211    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none        7853    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none        4613    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none        3926    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none        5608    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none       11210    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none        7853    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none        4612    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none        3924    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none        5607    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        777       777         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        776       776         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        778       777         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        776       776         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        777       777         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        776       776         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        777       777         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        776       776         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        777       777         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        776       776         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        777       777         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        776       776         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        777       777         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        776       776         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        777       777         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        776       776         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        777       777         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        776       776         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        777       777         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        776       776         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        777       777         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        776       776         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        777       777         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        776       776         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        777       777         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        776       776         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        777       777         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        776       776         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        777       777         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        776       776         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        777       777         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        776       778         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5547 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5547i bk1: 0a 5547i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5547 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5547 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5547 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5547 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5547i bk1: 0a 5547i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5547 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5547 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5547 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5547 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5547i bk1: 0a 5547i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5547 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5547 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5547 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5531 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=14 bw_util=0.002524
n_activity=43 dram_eff=0.3256
bk0: 0a 5529i bk1: 0a 5527i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.840000
Bank_Level_Parallism_Col = 1.750000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.750000 

BW Util details:
bwutil = 0.002524 
total_CMD = 5547 
util_bw = 14 
Wasted_Col = 11 
Wasted_Row = 0 
Idle = 5522 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5531 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 14 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000361 
CoL_Bus_Util = 0.002524 
Either_Row_CoL_Bus_Util = 0.002884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0140617
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5525 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.003606
n_activity=43 dram_eff=0.4651
bk0: 0a 5523i bk1: 0a 5521i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.870968
Bank_Level_Parallism_Col = 1.800000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.800000 

BW Util details:
bwutil = 0.003606 
total_CMD = 5547 
util_bw = 20 
Wasted_Col = 11 
Wasted_Row = 0 
Idle = 5516 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000361 
CoL_Bus_Util = 0.003606 
Either_Row_CoL_Bus_Util = 0.003966 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0198305
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5511 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=34 bw_util=0.006129
n_activity=50 dram_eff=0.68
bk0: 0a 5513i bk1: 0a 5511i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.911111
Bank_Level_Parallism_Col = 1.863636
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.863636 

BW Util details:
bwutil = 0.006129 
total_CMD = 5547 
util_bw = 34 
Wasted_Col = 11 
Wasted_Row = 0 
Idle = 5502 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5511 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 34 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 34 
Row_Bus_Util =  0.000361 
CoL_Bus_Util = 0.006129 
Either_Row_CoL_Bus_Util = 0.006490 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.038579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0385794
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5505 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=0.007211
n_activity=57 dram_eff=0.7018
bk0: 0a 5508i bk1: 0a 5504i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.884615
Bank_Level_Parallism_Col = 1.843137
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.843137 

BW Util details:
bwutil = 0.007211 
total_CMD = 5547 
util_bw = 40 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 5495 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5505 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000361 
CoL_Bus_Util = 0.007211 
Either_Row_CoL_Bus_Util = 0.007572 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0301064
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5517 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.005048
n_activity=44 dram_eff=0.6364
bk0: 0a 5519i bk1: 0a 5518i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.871795
Bank_Level_Parallism_Col = 1.842105
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.842105 

BW Util details:
bwutil = 0.005048 
total_CMD = 5547 
util_bw = 28 
Wasted_Col = 11 
Wasted_Row = 0 
Idle = 5508 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5517 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000361 
CoL_Bus_Util = 0.005048 
Either_Row_CoL_Bus_Util = 0.005408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0374977
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5547 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5547i bk1: 0a 5547i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5547 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5547 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5547 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5547 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5547i bk1: 0a 5547i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5547 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5547 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5547 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5547 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5547i bk1: 0a 5547i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5547 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5547 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5547 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5531 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=14 bw_util=0.002524
n_activity=43 dram_eff=0.3256
bk0: 0a 5529i bk1: 0a 5527i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.840000
Bank_Level_Parallism_Col = 1.750000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.750000 

BW Util details:
bwutil = 0.002524 
total_CMD = 5547 
util_bw = 14 
Wasted_Col = 11 
Wasted_Row = 0 
Idle = 5522 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5531 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 14 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000361 
CoL_Bus_Util = 0.002524 
Either_Row_CoL_Bus_Util = 0.002884 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.014062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0140617
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5525 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.003606
n_activity=43 dram_eff=0.4651
bk0: 0a 5523i bk1: 0a 5521i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.870968
Bank_Level_Parallism_Col = 1.800000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.800000 

BW Util details:
bwutil = 0.003606 
total_CMD = 5547 
util_bw = 20 
Wasted_Col = 11 
Wasted_Row = 0 
Idle = 5516 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5525 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000361 
CoL_Bus_Util = 0.003606 
Either_Row_CoL_Bus_Util = 0.003966 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0198305
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5511 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=34 bw_util=0.006129
n_activity=50 dram_eff=0.68
bk0: 0a 5513i bk1: 0a 5511i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.911111
Bank_Level_Parallism_Col = 1.863636
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.863636 

BW Util details:
bwutil = 0.006129 
total_CMD = 5547 
util_bw = 34 
Wasted_Col = 11 
Wasted_Row = 0 
Idle = 5502 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5511 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 34 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 34 
Row_Bus_Util =  0.000361 
CoL_Bus_Util = 0.006129 
Either_Row_CoL_Bus_Util = 0.006490 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.038579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0385794
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5505 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=40 bw_util=0.007211
n_activity=57 dram_eff=0.7018
bk0: 0a 5508i bk1: 0a 5504i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.884615
Bank_Level_Parallism_Col = 1.843137
Bank_Level_Parallism_Ready = 1.025000
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.843137 

BW Util details:
bwutil = 0.007211 
total_CMD = 5547 
util_bw = 40 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 5495 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5505 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 40 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000361 
CoL_Bus_Util = 0.007211 
Either_Row_CoL_Bus_Util = 0.007572 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.030106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0301064
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5517 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.005048
n_activity=44 dram_eff=0.6364
bk0: 0a 5519i bk1: 0a 5518i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.871795
Bank_Level_Parallism_Col = 1.842105
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.842105 

BW Util details:
bwutil = 0.005048 
total_CMD = 5547 
util_bw = 28 
Wasted_Col = 11 
Wasted_Row = 0 
Idle = 5508 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5517 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 28 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 28 
Row_Bus_Util =  0.000361 
CoL_Bus_Util = 0.005048 
Either_Row_CoL_Bus_Util = 0.005408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0374977
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5547 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5547i bk1: 0a 5547i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5547 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5547 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5547 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5547 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5547i bk1: 0a 5547i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5547 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5547 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5547 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5547 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5547i bk1: 0a 5547i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5547 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5547 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5547 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5539 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=7 bw_util=0.001262
n_activity=40 dram_eff=0.175
bk0: 0a 5547i bk1: 0a 5529i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001262 
total_CMD = 5547 
util_bw = 7 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 5525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 7 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 7 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.001262 
Either_Row_CoL_Bus_Util = 0.001442 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00703083
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5536 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.001803
n_activity=40 dram_eff=0.25
bk0: 0a 5547i bk1: 0a 5523i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001803 
total_CMD = 5547 
util_bw = 10 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 5519 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5536 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 10 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.001803 
Either_Row_CoL_Bus_Util = 0.001983 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0104561
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5529 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=17 bw_util=0.003065
n_activity=47 dram_eff=0.3617
bk0: 0a 5547i bk1: 0a 5513i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003065 
total_CMD = 5547 
util_bw = 17 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 5505 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5529 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 17 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 17 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.003065 
Either_Row_CoL_Bus_Util = 0.003245 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0196503
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5526 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.003606
n_activity=54 dram_eff=0.3704
bk0: 0a 5547i bk1: 0a 5508i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003606 
total_CMD = 5547 
util_bw = 20 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 5500 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5526 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 20 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.003606 
Either_Row_CoL_Bus_Util = 0.003786 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0160447
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5532 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=14 bw_util=0.002524
n_activity=41 dram_eff=0.3415
bk0: 0a 5547i bk1: 0a 5519i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002524 
total_CMD = 5547 
util_bw = 14 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 5511 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5532 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 14 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 14 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.002524 
Either_Row_CoL_Bus_Util = 0.002704 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0209122
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5547 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5547i bk1: 0a 5547i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5547 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5547 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5547 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5547 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5547i bk1: 0a 5547i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5547 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5547 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5547 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5547 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5547i bk1: 0a 5547i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5547 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5547 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5547 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5539 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=7 bw_util=0.001262
n_activity=40 dram_eff=0.175
bk0: 0a 5547i bk1: 0a 5529i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001262 
total_CMD = 5547 
util_bw = 7 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 5525 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5539 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 7 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 7 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.001262 
Either_Row_CoL_Bus_Util = 0.001442 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00703083
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5536 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=10 bw_util=0.001803
n_activity=40 dram_eff=0.25
bk0: 0a 5547i bk1: 0a 5523i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001803 
total_CMD = 5547 
util_bw = 10 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 5519 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5536 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 10 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 10 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.001803 
Either_Row_CoL_Bus_Util = 0.001983 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0104561
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5529 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=17 bw_util=0.003065
n_activity=47 dram_eff=0.3617
bk0: 0a 5547i bk1: 0a 5513i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003065 
total_CMD = 5547 
util_bw = 17 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 5505 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5529 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 17 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 17 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.003065 
Either_Row_CoL_Bus_Util = 0.003245 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.019650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0196503
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5526 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=20 bw_util=0.003606
n_activity=54 dram_eff=0.3704
bk0: 0a 5547i bk1: 0a 5508i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.003606 
total_CMD = 5547 
util_bw = 20 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 5500 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5526 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 20 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 20 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.003606 
Either_Row_CoL_Bus_Util = 0.003786 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.016045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0160447
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5547 n_nop=5532 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=14 bw_util=0.002524
n_activity=41 dram_eff=0.3415
bk0: 0a 5547i bk1: 0a 5519i bk2: 0a 5547i bk3: 0a 5547i bk4: 0a 5547i bk5: 0a 5547i bk6: 0a 5547i bk7: 0a 5547i bk8: 0a 5547i bk9: 0a 5547i bk10: 0a 5547i bk11: 0a 5547i bk12: 0a 5547i bk13: 0a 5547i bk14: 0a 5547i bk15: 0a 5547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002524 
total_CMD = 5547 
util_bw = 14 
Wasted_Col = 22 
Wasted_Row = 0 
Idle = 5511 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5547 
n_nop = 5532 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 14 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 14 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.002524 
Either_Row_CoL_Bus_Util = 0.002704 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.020912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0209122

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 32, Miss = 12, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 12, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 32, Miss = 16, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 32, Miss = 12, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 32, Miss = 12, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 24, Miss = 16, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 24, Miss = 12, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 16, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1536
L2_total_cache_misses = 576
L2_total_cache_miss_rate = 0.3750
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 282
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 294
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 768
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7680
icnt_total_pkts_simt_to_mem=7680
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7680
Req_Network_cycles = 7387
Req_Network_injected_packets_per_cycle =       1.0397 
Req_Network_conflicts_per_cycle =       0.0106
Req_Network_conflicts_per_cycle_util =       0.0607
Req_Bank_Level_Parallism =       5.9767
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0276
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0162

Reply_Network_injected_packets_num = 7680
Reply_Network_cycles = 7387
Reply_Network_injected_packets_per_cycle =        1.0397
Reply_Network_conflicts_per_cycle =        0.3088
Reply_Network_conflicts_per_cycle_util =       1.7533
Reply_Bank_Level_Parallism =       5.9032
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0150
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0130
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 13165 (inst/sec)
gpgpu_simulation_rate = 1055 (cycle/sec)
gpgpu_silicon_slowdown = 1072985x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

ComputePhiMag: 1 laps, 6456018.000000 us/lap, 1076003.000000 us/cta

GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffddfda3ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffddfda3a8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffddfda3a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffddfda398..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffddfda390..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffddfda388..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffddfda440..

GPGPU-Sim PTX: cudaLaunch for 0x0x403ce1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x17f0 (mri-q.1.sm_70.ptx:1158) @!%p1 bra BB9_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1870 (mri-q.1.sm_70.ptx:1178) setp.ge.s32%p2, %r19, %r9;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x17f8 (mri-q.1.sm_70.ptx:1159) bra.uni BB9_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1800 (mri-q.1.sm_70.ptx:1162) ld.global.f32 %f16, [ck];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1878 (mri-q.1.sm_70.ptx:1179) @%p2 bra BB9_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (mri-q.1.sm_70.ptx:1217) st.global.f32 [%rd1], %f55;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1980 (mri-q.1.sm_70.ptx:1214) @%p5 bra BB9_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (mri-q.1.sm_70.ptx:1217) st.global.f32 [%rd1], %f55;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z17ComputeQ_GPU_nvmuiiPfS_S_S_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 534320
gpu_sim_insn = 555188224
gpu_ipc =    1039.0557
gpu_tot_sim_cycle = 541707
gpu_tot_sim_insn = 555280384
gpu_tot_ipc =    1025.0566
gpu_tot_issued_cta = 134
gpu_occupancy = 19.9568% 
gpu_tot_occupancy = 19.9568% 
max_total_param_size = 0
gpu_stall_dramfull = 521935
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3910
partiton_level_parallism_total  =       0.3998
partiton_level_parallism_util =       4.2164
partiton_level_parallism_util_total  =       4.2609
L2_BW  =      14.1620 GB/Sec
L2_BW_total  =      14.4825 GB/Sec
gpu_total_sim_rate=171435
############## bottleneck_stats #############
cycles: core 534320, icnt 534320, l2 534320, dram 401212
gpu_ipc	1039.056
gpu_tot_issued_cta = 134, average cycles = 3987
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 8704 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 3252 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.101	80
L1D data util	0.080	80	0.099	6
L1D tag util	0.099	80	0.123	6
L2 data util	0.003	64	0.003	0
L2 tag util	0.006	64	0.006	6
n_l2_access	 190513
icnt s2m util	0.000	0	0.000	6	flits per packet: -nan
icnt m2s util	0.000	0	0.000	6	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.001	32	0.001	17

latency_l1_hit:	63885520, num_l1_reqs:	3149824
L1 hit latency:	20
latency_l2_hit:	37823356, num_l2_reqs:	63488
L2 hit latency:	595
latency_dram:	7259506, num_dram_reqs:	10240
DRAM latency:	708

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.875
smem size	0.000
thread slot	1.000
TB slot    	0.250
L1I tag util	0.209	80	0.261	6

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.099	80	0.123	6
sp pipe util	0.025	80	0.031	6
sfu pipe util	0.098	80	0.123	6
ldst mem cycle	0.003	80	0.004	6

smem port	0.000	0

n_reg_bank	16
reg port	0.037	16	0.056	3
L1D tag util	0.099	80	0.123	6
L1D fill util	0.001	80	0.002	6
n_l1d_mshr	4096
L1D mshr util	0.000	80
n_l1d_missq	16
L1D missq util	0.000	80
L1D hit rate	0.746
L1D miss rate	0.254
L1D rsfail rate	0.000
L2 tag util	0.006	64	0.006	6
L2 fill util	0.000	64	0.000	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	64	0.000	13
L2 missq util	0.000	64	0.000	3
L2 hit rate	0.355
L2 miss rate	0.054
L2 rsfail rate	0.592

dram activity	0.002	32	0.002	27

load trans eff	0.129
load trans sz	32.000
load_useful_bytes 17432576, load_transaction_bytes 134873088, icnt_m2s_bytes 0
n_gmem_load_insns 4199424, n_gmem_load_accesses 4214784
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.009

run 0.034, fetch 0.000, sync 0.017, control 0.001, data 0.948, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33184, Miss = 8576, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 33184, Miss = 8576, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 33184, Miss = 8576, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 33184, Miss = 8576, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 33184, Miss = 8576, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 33184, Miss = 8576, Miss_rate = 0.258, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 65984, Miss = 16768, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 32992, Miss = 8384, Miss_rate = 0.254, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4224128
	L1D_total_cache_misses = 1074304
	L1D_total_cache_miss_rate = 0.2543
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.075
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3145728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1038336
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4215552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8576

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
16976, 16976, 16976, 16976, 16976, 16976, 16976, 16976, 31, 31, 31, 31, 31, 31, 31, 31, 
gpgpu_n_tot_thrd_icount = 555348992
gpgpu_n_tot_w_icount = 17354656
gpgpu_n_stall_shd_mem = 163916
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62208
gpgpu_n_mem_write_global = 154368
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 134387712
gpgpu_n_store_insn = 205824
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 241664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22368
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 141504
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:140116	W0_Idle:3032436	W0_Scoreboard:148567120	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17354656
single_issue_nums: WS0:4338664	WS1:4338664	WS2:4338664	WS3:4338664	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 497664 {8:62208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1509376 {8:145792,40:8576,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2488320 {40:62208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1234944 {8:154368,}
maxmflatency = 4979 
max_icnt2mem_latency = 3783 
maxmrqlatency = 169 
max_icnt2sh_latency = 210 
averagemflatency = 1801 
avg_icnt2mem_latency = 762 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 4 
mrq_lat_table:3483 	1826 	1166 	1597 	2235 	1006 	789 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12896 	49583 	21003 	43289 	81130 	8675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3888 	4941 	1876 	47880 	15253 	17442 	13886 	17188 	24640 	45258 	24324 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	185334 	18811 	4760 	2840 	1587 	2018 	1226 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	592 	5 	5 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:     15644    274687         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:     23677    282723         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:     31828    290873         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:     39954    298997         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:     48014    307058         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:     80445    339488         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:     88478    347524         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:     96629    355674         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:    104755    363801         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:    112815    371859         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0    404290         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0    412326         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0    420477         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0    428603         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0    436663         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0    469091         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0    477127         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0    485278         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0    493404         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0    501464         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[1]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[2]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[3]:  6.000000  6.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[4]:  6.000000  6.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[8]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[9]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[10]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[11]:  6.000000  6.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[12]:  6.000000  6.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[13]:  8.000000  8.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[14]:  8.000000  8.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[15]:  8.000000  8.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[16]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[17]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[18]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[19]:       inf  6.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[20]:       inf  6.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[21]:       inf  8.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[22]:       inf  8.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[23]:       inf  8.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[24]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[25]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[26]:       inf       inf      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[27]:       inf  6.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[28]:       inf  6.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[29]:       inf  8.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[30]:       inf  8.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
dram[31]:       inf  8.000000      -nan      -nan      -nan      -nan       inf       inf       inf       inf       inf       inf      -nan      -nan      -nan      -nan 
average row locality = 12148/60 = 202.466660
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[1]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[2]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[3]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[4]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[5]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[6]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[7]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[8]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[9]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[10]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[11]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[12]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[13]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[14]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[15]:         8         8         0         0         0         0        40        48        64        64        24        16         0         0         0         0 
dram[16]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[17]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[18]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[19]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[20]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[21]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[22]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[23]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[24]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[25]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[26]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[27]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[28]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[29]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[30]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
dram[31]:         8         8         0         0         0         0        48        48        64        64        16        16         0         0         0         0 
total dram reads = 8704
min_bank_accesses = 0!
chip skew: 272/272 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0        51        73        60        34         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0        72       103        48        34         0        10         0         0         0         0 
dram[2]:         0         0         0         0         0         0        69        80        40        39         0        10         0         0         0         0 
dram[3]:         7         7         0         0         0         0        67        80        50        24        10         0         0         0         0         0 
dram[4]:        10        10         0         0         0         0        58        72        51        40         0         0         0         0         0         0 
dram[5]:        17        17         0         0         0         0        77        86        60        34         0         0         0         0         0         0 
dram[6]:        20        20         0         0         0         0        76        57        27        20         0         0         0         0         0         0 
dram[7]:        14        14         0         0         0         0        66        87        59        17         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0        55        75        54        40        10         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0        59        93        60        40         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0        60        77        30        29         0         0         0         0         0         0 
dram[11]:         7         7         0         0         0         0        80        80        39         9        20         0         0         0         0         0 
dram[12]:        10        10         0         0         0         0        54        78        60        40         0        10         0         0         0         0 
dram[13]:        17        17         0         0         0         0        57        86        57        44         0        10         0         0         0         0 
dram[14]:        20        20         0         0         0         0        71        70        43        40         0         0         0         0         0         0 
dram[15]:        14        14         0         0         0         0        54        87        27        31        10         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0        75        62        30        50         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0        87        93        40        40         0        20         0         0         0         0 
dram[18]:         0         0         0         0         0         0        79        80        27        34         0        10         0         0         0         0 
dram[19]:         0         7         0         0         0         0       100        94        29        34         0         0         0         0         0         0 
dram[20]:         0        10         0         0         0         0        52        78        40        40        10         0         0         0         0         0 
dram[21]:         0        17         0         0         0         0       102        86        24        40         0         0         0         0         0         0 
dram[22]:         0        20         0         0         0         0        74        80        24        30         0         0         0         0         0         0 
dram[23]:         0        14         0         0         0         0        98        90        24        30         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0        76        70        40        37         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0        87        86        27        37        10         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0        60        80        50        40        10         0         0         0         0         0 
dram[27]:         0         7         0         0         0         0        97       107        40        30         0         0         0         0         0         0 
dram[28]:         0        10         0         0         0         0        49        62        34        38         0         0         0         0         0         0 
dram[29]:         0        17         0         0         0         0        76        96        40        40         0         0         0         0         0         0 
dram[30]:         0        20         0         0         0         0        74        57        20        30        10         0         0         0         0         0 
dram[31]:         0        14         0         0         0         0        99        70        50        14        10         0         0         0         0         0 
total dram writes = 7847
min_bank_accesses = 0!
chip skew: 291/193 = 1.51
average mf latency per bank:
dram[0]:     738000    659202    none      none      none      none         575       491      2294      2803      2836      2708    none      none      none      none  
dram[1]:     682923    737730    none      none      none      none         486       401      2527      3003      3145      2410    none      none      none      none  
dram[2]:     724462    683496    none      none      none      none         522       501      2079      2253      4817      3439    none      none      none      none  
dram[3]:     392450    356980    none      none      none      none         522       494      2031      2893      4813      4949    none      none      none      none  
dram[4]:     311815    316177    none      none      none      none         530       512      2289      2530      3101      4497    none      none      none      none  
dram[5]:     232141    222167    none      none      none      none         448       461      2266      2843      3601      2828    none      none      none      none  
dram[6]:     195912    201677    none      none      none      none         489       636      2244      2965      5703      6133    none      none      none      none  
dram[7]:     269341    244947    none      none      none      none         530       490      1876      2790      6107      5960    none      none      none      none  
dram[8]:     703687    707944    none      none      none      none         568       497      2353      2554      2214      5930    none      none      none      none  
dram[9]:     702480    714512    none      none      none      none         551       437      2309      2348      3430      4834    none      none      none      none  
dram[10]:     705884    701052    none      none      none      none         603       545      2078      2341      6358      5894    none      none      none      none  
dram[11]:     385490    364637    none      none      none      none         488       521      2056      2971      3005      5761    none      none      none      none  
dram[12]:     334409    292583    none      none      none      none         556       476      2335      2546      4141      1435    none      none      none      none  
dram[13]:     230802    222920    none      none      none      none         547       454      2224      2753      2837      2220    none      none      none      none  
dram[14]:     209739    196072    none      none      none      none         514       552      2014      2391      6130      5511    none      none      none      none  
dram[15]:     259580    249729    none      none      none      none         591       479      2298      2343      4262      6401    none      none      none      none  
dram[16]:     709795    697889    none      none      none      none         500       538      3117      2207      3059      4103    none      none      none      none  
dram[17]:     734323    692514    none      none      none      none         459       429      2781      2569      3538      2237    none      none      none      none  
dram[18]:     718401    706347    none      none      none      none         530       503      2617      2505      6348      3670    none      none      none      none  
dram[19]:     734107    371657    none      none      none      none         446       448      2451      2239      6679      5937    none      none      none      none  
dram[20]:     734434    297832    none      none      none      none         601       477      2862      2382      1872      4055    none      none      none      none  
dram[21]:     741385    217722    none      none      none      none         409       458      3370      2659      2924      4647    none      none      none      none  
dram[22]:     722580    197911    none      none      none      none         534       516      2671      2498      6382      5803    none      none      none      none  
dram[23]:     710504    258781    none      none      none      none         445       475      2746      2225      6287      6082    none      none      none      none  
dram[24]:     765223    646729    none      none      none      none         484       509      2817      2760      3017      3846    none      none      none      none  
dram[25]:     694780    719454    none      none      none      none         451       461      3234      2886      2538      3185    none      none      none      none  
dram[26]:     739270    681592    none      none      none      none         605       552      2328      2151      3719      5380    none      none      none      none  
dram[27]:     735101    372282    none      none      none      none         443       440      2453      2443      6248      5250    none      none      none      none  
dram[28]:     719557    303013    none      none      none      none         623       536      2894      2434      2712      4828    none      none      none      none  
dram[29]:     745254    216689    none      none      none      none         498       424      2973      2307      3164      5659    none      none      none      none  
dram[30]:     724293    194962    none      none      none      none         541       662      2927      2379      3847      5753    none      none      none      none  
dram[31]:     733785    249902    none      none      none      none         447       723      2259      3056      4025      5832    none      none      none      none  
maximum mf latency per bank:
dram[0]:       4933      4569       367       416       456       543       772       888      3431      3338      1286      1193         0         0         0         0
dram[1]:       4720      4904       521       398       536       496       834       886      3386      3135      1937      2971         0         0         0         0
dram[2]:       4901      4686       385       481       483       642       873       946      2572      2849      2919      2918         0         0         0         0
dram[3]:       4939      4621       379       493       499       650       803       941      2995      3096      3098      2604         0         0         0         0
dram[4]:       4811      4844       349       416       442       543       752       880      3444      3033      2447      2832         0         0         0         0
dram[5]:       4907      4753       330       398       449       495       787       885      3203      3073      2842      1692         0         0         0         0
dram[6]:       4723      4820       367       481       464       641       852       952      2898      2684      2882      2881         0         0         0         0
dram[7]:       4942      4654       361       493       481       649       784       945      3254      2777      3168      2715         0         0         0         0
dram[8]:       4791      4824       379       416       471       543       784       878      3157      2806      2018      2812         0         0         0         0
dram[9]:       4794      4851       353       398       480       495       816       876      3466      2998      2372      2641         0         0         0         0
dram[10]:       4822      4821       397       481       494       641       885       933      2498      2886      2868      2509         0         0         0         0
dram[11]:       4860      4723       391       494       514       650       815       930      2497      2420      3209      2451         0         0         0         0
dram[12]:       4954      4468       362       416       452       543       767       890      3461      3312      3034      1117         0         0         0         0
dram[13]:       4867      4735       343       398       462       496       799       889      3180      3082      1197      2929         0         0         0         0
dram[14]:       4927      4751       380       481       480       642       868       948      3125      2847      3120      2659         0         0         0         0
dram[15]:       4839      4717       374       493       494       649       799       949      3173      2462      3002      2919         0         0         0         0
dram[16]:       4833      4755       416       416       543       543       892       890      2961      3370      2111      2734         0         0         0         0
dram[17]:       4907      4734       398       398       496       497       890       889      3165      3034      2492      2718         0         0         0         0
dram[18]:       4879      4838       476       477       641       642       949       948      2862      2978      2920      2620         0         0         0         0
dram[19]:       4904      4784       494       494       650       650       944       942      2565      2945      2900      2518         0         0         0         0
dram[20]:       4907      4592       416       416       543       543       892       890      3228      2898      1286      2367         0         0         0         0
dram[21]:       4916      4688       398       398       496       497       890       889      3190      3133      1200      2459         0         0         0         0
dram[22]:       4881      4780       476       477       641       642       949       948      2985      2864      2942      2471         0         0         0         0
dram[23]:       4847      4849       494       494       650       650       944       942      2913      2543      2912      2627         0         0         0         0
dram[24]:       4979      4443       416       432       543       559       878       897      3341      2919      1254      2444         0         0         0         0
dram[25]:       4765      4885       398       416       496       505       874       901      3443      3437      2798      1737         0         0         0         0
dram[26]:       4927      4714       481       492       642       657       933       964      3234      2583      3224      2898         0         0         0         0
dram[27]:       4919      4776       493       511       650       666       930       956      3134      2505      2911      2761         0         0         0         0
dram[28]:       4859      4684       416       423       543       545       890       892      3353      2931      1163      2457         0         0         0         0
dram[29]:       4933      4672       398       400       496       491       889       890      3433      2875      1713      2718         0         0         0         0
dram[30]:       4873      4735       478       482       642       644       946      1040      2966      2508      2961      2490         0         0         0         0
dram[31]:       4900      4737       493       495       650       651       946      2587      2913      2717      2908      2461         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406264 n_act=8 n_pre=0 n_ref_event=0 n_req=380 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=218 bw_util=0.001205
n_activity=910 dram_eff=0.5385
bk0: 8a 406747i bk1: 8a 406747i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 40a 406656i bk7: 48a 406604i bk8: 64a 406598i bk9: 64a 406570i bk10: 24a 406735i bk11: 16a 406728i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.784281
Bank_Level_Parallism_Col = 1.779461
Bank_Level_Parallism_Ready = 1.279592
write_to_read_ratio_blp_rw_average = 0.375421
GrpLevelPara = 1.779461 

BW Util details:
bwutil = 0.001205 
total_CMD = 406759 
util_bw = 490 
Wasted_Col = 108 
Wasted_Row = 0 
Idle = 406161 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 53 
rwq = 0 
CCDLc_limit_alone = 53 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406264 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 218 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 380 
total_req = 490 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 490 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001205 
Either_Row_CoL_Bus_Util = 0.001217 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.006061 
queue_avg = 0.009962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.00996167
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406217 n_act=8 n_pre=0 n_ref_event=0 n_req=396 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=267 bw_util=0.001325
n_activity=908 dram_eff=0.5936
bk0: 8a 406747i bk1: 8a 406747i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 40a 406601i bk7: 48a 406540i bk8: 64a 406580i bk9: 64a 406519i bk10: 24a 406729i bk11: 16a 406707i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.928678
Bank_Level_Parallism_Col = 1.922504
Bank_Level_Parallism_Ready = 1.402597
write_to_read_ratio_blp_rw_average = 0.445604
GrpLevelPara = 1.907601 

BW Util details:
bwutil = 0.001325 
total_CMD = 406759 
util_bw = 539 
Wasted_Col = 134 
Wasted_Row = 0 
Idle = 406086 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 99 
rwq = 0 
CCDLc_limit_alone = 99 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406217 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 267 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 396 
total_req = 539 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 539 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001325 
Either_Row_CoL_Bus_Util = 0.001332 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.009225 
queue_avg = 0.019850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=52 avg=0.0198496
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406243 n_act=8 n_pre=0 n_ref_event=0 n_req=368 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=238 bw_util=0.001254
n_activity=965 dram_eff=0.5285
bk0: 8a 406747i bk1: 8a 406747i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 40a 406620i bk7: 48a 406585i bk8: 64a 406609i bk9: 64a 406546i bk10: 24a 406726i bk11: 16a 406704i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.826224
Bank_Level_Parallism_Col = 1.821940
Bank_Level_Parallism_Ready = 1.405882
write_to_read_ratio_blp_rw_average = 0.426073
GrpLevelPara = 1.818760 

BW Util details:
bwutil = 0.001254 
total_CMD = 406759 
util_bw = 510 
Wasted_Col = 123 
Wasted_Row = 0 
Idle = 406126 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 70 
rwq = 0 
CCDLc_limit_alone = 70 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406243 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 238 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 368 
total_req = 510 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 510 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001254 
Either_Row_CoL_Bus_Util = 0.001269 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003876 
queue_avg = 0.012993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.012993
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406234 n_act=10 n_pre=2 n_ref_event=0 n_req=376 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=245 bw_util=0.001271
n_activity=1015 dram_eff=0.5094
bk0: 8a 406717i bk1: 8a 406715i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 40a 406614i bk7: 48a 406589i bk8: 64a 406580i bk9: 64a 406602i bk10: 24a 406710i bk11: 16a 406705i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989362
Row_Buffer_Locality_read = 0.992647
Row_Buffer_Locality_write = 0.980769
Bank_Level_Parallism = 1.739628
Bank_Level_Parallism_Col = 1.758569
Bank_Level_Parallism_Ready = 1.410058
write_to_read_ratio_blp_rw_average = 0.444113
GrpLevelPara = 1.755589 

BW Util details:
bwutil = 0.001271 
total_CMD = 406759 
util_bw = 517 
Wasted_Col = 158 
Wasted_Row = 24 
Idle = 406060 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406234 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 245 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 376 
total_req = 517 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 517 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.001271 
Either_Row_CoL_Bus_Util = 0.001291 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.007619 
queue_avg = 0.011614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0116138
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406237 n_act=10 n_pre=2 n_ref_event=0 n_req=384 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=241 bw_util=0.001261
n_activity=1050 dram_eff=0.4886
bk0: 8a 406711i bk1: 8a 406709i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 40a 406629i bk7: 48a 406597i bk8: 64a 406572i bk9: 64a 406564i bk10: 24a 406728i bk11: 16a 406728i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989583
Row_Buffer_Locality_read = 0.992647
Row_Buffer_Locality_write = 0.982143
Bank_Level_Parallism = 1.703496
Bank_Level_Parallism_Col = 1.723032
Bank_Level_Parallism_Ready = 1.309942
write_to_read_ratio_blp_rw_average = 0.406706
GrpLevelPara = 1.723032 

BW Util details:
bwutil = 0.001261 
total_CMD = 406759 
util_bw = 513 
Wasted_Col = 178 
Wasted_Row = 24 
Idle = 406044 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 115 
rwq = 0 
CCDLc_limit_alone = 115 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406237 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 241 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 384 
total_req = 513 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 513 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.001261 
Either_Row_CoL_Bus_Util = 0.001283 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.005747 
queue_avg = 0.011267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.0112671
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406187 n_act=10 n_pre=2 n_ref_event=0 n_req=404 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=291 bw_util=0.001384
n_activity=1018 dram_eff=0.553
bk0: 8a 406701i bk1: 8a 406699i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 40a 406585i bk7: 48a 406567i bk8: 64a 406558i bk9: 64a 406550i bk10: 24a 406727i bk11: 16a 406723i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990099
Row_Buffer_Locality_read = 0.992647
Row_Buffer_Locality_write = 0.984848
Bank_Level_Parallism = 1.845946
Bank_Level_Parallism_Col = 1.873239
Bank_Level_Parallism_Ready = 1.305506
write_to_read_ratio_blp_rw_average = 0.450704
GrpLevelPara = 1.873239 

BW Util details:
bwutil = 0.001384 
total_CMD = 406759 
util_bw = 563 
Wasted_Col = 153 
Wasted_Row = 24 
Idle = 406019 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 80 
rwq = 0 
CCDLc_limit_alone = 80 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406187 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 291 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 404 
total_req = 563 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 563 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.001384 
Either_Row_CoL_Bus_Util = 0.001406 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.005245 
queue_avg = 0.016725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0167249
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406257 n_act=10 n_pre=2 n_ref_event=0 n_req=364 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=220 bw_util=0.00121
n_activity=968 dram_eff=0.5083
bk0: 8a 406696i bk1: 8a 406692i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 40a 406590i bk7: 48a 406609i bk8: 64a 406629i bk9: 64a 406612i bk10: 24a 406725i bk11: 16a 406721i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989011
Row_Buffer_Locality_read = 0.992647
Row_Buffer_Locality_write = 0.978261
Bank_Level_Parallism = 1.752640
Bank_Level_Parallism_Col = 1.776025
Bank_Level_Parallism_Ready = 1.298780
write_to_read_ratio_blp_rw_average = 0.402208
GrpLevelPara = 1.772871 

BW Util details:
bwutil = 0.001210 
total_CMD = 406759 
util_bw = 492 
Wasted_Col = 147 
Wasted_Row = 24 
Idle = 406096 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406257 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 220 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 364 
total_req = 492 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 492 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.001210 
Either_Row_CoL_Bus_Util = 0.001234 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003984 
queue_avg = 0.010625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0106255
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406221 n_act=10 n_pre=2 n_ref_event=0 n_req=384 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=257 bw_util=0.001301
n_activity=1036 dram_eff=0.5106
bk0: 8a 406707i bk1: 8a 406706i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 40a 406606i bk7: 48a 406566i bk8: 64a 406574i bk9: 64a 406618i bk10: 24a 406723i bk11: 16a 406712i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989583
Row_Buffer_Locality_read = 0.992647
Row_Buffer_Locality_write = 0.982143
Bank_Level_Parallism = 1.660881
Bank_Level_Parallism_Col = 1.681502
Bank_Level_Parallism_Ready = 1.268431
write_to_read_ratio_blp_rw_average = 0.426982
GrpLevelPara = 1.675939 

BW Util details:
bwutil = 0.001301 
total_CMD = 406759 
util_bw = 529 
Wasted_Col = 196 
Wasted_Row = 24 
Idle = 406010 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 134 
rwq = 0 
CCDLc_limit_alone = 134 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406221 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 257 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 384 
total_req = 529 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 529 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.001301 
Either_Row_CoL_Bus_Util = 0.001323 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.005576 
queue_avg = 0.012447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0124472
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406247 n_act=8 n_pre=0 n_ref_event=0 n_req=380 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=234 bw_util=0.001244
n_activity=998 dram_eff=0.507
bk0: 8a 406747i bk1: 8a 406747i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 40a 406644i bk7: 48a 406599i bk8: 64a 406601i bk9: 64a 406619i bk10: 24a 406715i bk11: 16a 406721i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.566568
Bank_Level_Parallism_Col = 1.568657
Bank_Level_Parallism_Ready = 1.146245
write_to_read_ratio_blp_rw_average = 0.408955
GrpLevelPara = 1.568657 

BW Util details:
bwutil = 0.001244 
total_CMD = 406759 
util_bw = 506 
Wasted_Col = 170 
Wasted_Row = 0 
Idle = 406083 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406247 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 234 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 380 
total_req = 506 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 506 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001244 
Either_Row_CoL_Bus_Util = 0.001259 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003906 
queue_avg = 0.008403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00840301
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406231 n_act=8 n_pre=0 n_ref_event=0 n_req=380 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=252 bw_util=0.001288
n_activity=914 dram_eff=0.5733
bk0: 8a 406747i bk1: 8a 406747i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 40a 406635i bk7: 48a 406560i bk8: 64a 406571i bk9: 64a 406539i bk10: 24a 406727i bk11: 16a 406723i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.845092
Bank_Level_Parallism_Col = 1.844136
Bank_Level_Parallism_Ready = 1.309160
write_to_read_ratio_blp_rw_average = 0.405864
GrpLevelPara = 1.844136 

BW Util details:
bwutil = 0.001288 
total_CMD = 406759 
util_bw = 524 
Wasted_Col = 128 
Wasted_Row = 0 
Idle = 406107 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406231 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 252 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 380 
total_req = 524 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 524 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001288 
Either_Row_CoL_Bus_Util = 0.001298 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.007576 
queue_avg = 0.014970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.0149696
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406286 n_act=8 n_pre=0 n_ref_event=0 n_req=352 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=196 bw_util=0.001151
n_activity=919 dram_eff=0.5092
bk0: 8a 406747i bk1: 8a 406747i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 40a 406616i bk7: 48a 406592i bk8: 64a 406606i bk9: 64a 406627i bk10: 24a 406719i bk11: 16a 406729i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.773424
Bank_Level_Parallism_Col = 1.771870
Bank_Level_Parallism_Ready = 1.288462
write_to_read_ratio_blp_rw_average = 0.360206
GrpLevelPara = 1.771870 

BW Util details:
bwutil = 0.001151 
total_CMD = 406759 
util_bw = 468 
Wasted_Col = 119 
Wasted_Row = 0 
Idle = 406172 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406286 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 196 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 352 
total_req = 468 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 468 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001151 
Either_Row_CoL_Bus_Util = 0.001163 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.006342 
queue_avg = 0.009148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00914792
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406236 n_act=10 n_pre=2 n_ref_event=0 n_req=372 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=242 bw_util=0.001264
n_activity=1073 dram_eff=0.479
bk0: 8a 406717i bk1: 8a 406715i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 40a 406586i bk7: 48a 406580i bk8: 64a 406593i bk9: 64a 406661i bk10: 24a 406696i bk11: 16a 406712i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989247
Row_Buffer_Locality_read = 0.992647
Row_Buffer_Locality_write = 0.980000
Bank_Level_Parallism = 1.574468
Bank_Level_Parallism_Col = 1.590028
Bank_Level_Parallism_Ready = 1.194553
write_to_read_ratio_blp_rw_average = 0.405817
GrpLevelPara = 1.588643 

BW Util details:
bwutil = 0.001264 
total_CMD = 406759 
util_bw = 514 
Wasted_Col = 214 
Wasted_Row = 24 
Idle = 406007 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 142 
rwq = 0 
CCDLc_limit_alone = 142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406236 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 242 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 372 
total_req = 514 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 514 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.001264 
Either_Row_CoL_Bus_Util = 0.001286 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.005736 
queue_avg = 0.011026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.0110262
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406215 n_act=10 n_pre=2 n_ref_event=0 n_req=384 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=262 bw_util=0.001313
n_activity=1038 dram_eff=0.5145
bk0: 8a 406711i bk1: 8a 406709i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 40a 406648i bk7: 48a 406614i bk8: 64a 406583i bk9: 64a 406615i bk10: 24a 406739i bk11: 16a 406721i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989583
Row_Buffer_Locality_read = 0.992647
Row_Buffer_Locality_write = 0.982143
Bank_Level_Parallism = 1.605755
Bank_Level_Parallism_Col = 1.624060
Bank_Level_Parallism_Ready = 1.219101
write_to_read_ratio_blp_rw_average = 0.467669
GrpLevelPara = 1.624060 

BW Util details:
bwutil = 0.001313 
total_CMD = 406759 
util_bw = 534 
Wasted_Col = 137 
Wasted_Row = 24 
Idle = 406064 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406215 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 262 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 384 
total_req = 534 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 534 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.001313 
Either_Row_CoL_Bus_Util = 0.001337 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003676 
queue_avg = 0.011633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.0116334
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406190 n_act=10 n_pre=2 n_ref_event=0 n_req=404 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=288 bw_util=0.001377
n_activity=1031 dram_eff=0.5432
bk0: 8a 406701i bk1: 8a 406699i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 40a 406650i bk7: 48a 406598i bk8: 64a 406619i bk9: 64a 406607i bk10: 24a 406727i bk11: 16a 406714i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990099
Row_Buffer_Locality_read = 0.992647
Row_Buffer_Locality_write = 0.984848
Bank_Level_Parallism = 1.612500
Bank_Level_Parallism_Col = 1.628075
Bank_Level_Parallism_Ready = 1.178571
write_to_read_ratio_blp_rw_average = 0.477569
GrpLevelPara = 1.628075 

BW Util details:
bwutil = 0.001377 
total_CMD = 406759 
util_bw = 560 
Wasted_Col = 136 
Wasted_Row = 24 
Idle = 406039 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406190 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 288 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 404 
total_req = 560 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 560 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.001377 
Either_Row_CoL_Bus_Util = 0.001399 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.005272 
queue_avg = 0.013332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.0133322
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406212 n_act=10 n_pre=2 n_ref_event=0 n_req=384 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=264 bw_util=0.001318
n_activity=991 dram_eff=0.5409
bk0: 8a 406696i bk1: 8a 406692i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 40a 406625i bk7: 48a 406616i bk8: 64a 406590i bk9: 64a 406632i bk10: 24a 406727i bk11: 16a 406724i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989583
Row_Buffer_Locality_read = 0.992647
Row_Buffer_Locality_write = 0.982143
Bank_Level_Parallism = 1.653295
Bank_Level_Parallism_Col = 1.673653
Bank_Level_Parallism_Ready = 1.216418
write_to_read_ratio_blp_rw_average = 0.468563
GrpLevelPara = 1.672156 

BW Util details:
bwutil = 0.001318 
total_CMD = 406759 
util_bw = 536 
Wasted_Col = 138 
Wasted_Row = 24 
Idle = 406061 

BW Util Bottlenecks: 
RCDc_limit = 71 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406212 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 264 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 384 
total_req = 536 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 536 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.001318 
Either_Row_CoL_Bus_Util = 0.001345 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001828 
queue_avg = 0.010517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0105173
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406240 n_act=10 n_pre=2 n_ref_event=0 n_req=380 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=237 bw_util=0.001251
n_activity=1035 dram_eff=0.4918
bk0: 8a 406707i bk1: 8a 406706i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 40a 406654i bk7: 48a 406590i bk8: 64a 406678i bk9: 64a 406679i bk10: 24a 406715i bk11: 16a 406703i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989474
Row_Buffer_Locality_read = 0.992647
Row_Buffer_Locality_write = 0.981481
Bank_Level_Parallism = 1.486880
Bank_Level_Parallism_Col = 1.499239
Bank_Level_Parallism_Ready = 1.110020
write_to_read_ratio_blp_rw_average = 0.450533
GrpLevelPara = 1.491629 

BW Util details:
bwutil = 0.001251 
total_CMD = 406759 
util_bw = 509 
Wasted_Col = 153 
Wasted_Row = 24 
Idle = 406073 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406240 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 237 
n_act = 10 
n_pre = 2 
n_ref = 0 
n_req = 380 
total_req = 509 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 509 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.001251 
Either_Row_CoL_Bus_Util = 0.001276 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003854 
queue_avg = 0.006871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.00687139
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406262 n_act=8 n_pre=0 n_ref_event=0 n_req=372 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=217 bw_util=0.001202
n_activity=941 dram_eff=0.5197
bk0: 8a 406747i bk1: 8a 406747i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 48a 406634i bk7: 48a 406646i bk8: 64a 406663i bk9: 64a 406592i bk10: 16a 406739i bk11: 16a 406735i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.576214
Bank_Level_Parallism_Col = 1.567568
Bank_Level_Parallism_Ready = 1.220859
write_to_read_ratio_blp_rw_average = 0.444257
GrpLevelPara = 1.567568 

BW Util details:
bwutil = 0.001202 
total_CMD = 406759 
util_bw = 489 
Wasted_Col = 108 
Wasted_Row = 0 
Idle = 406162 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406262 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 217 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 372 
total_req = 489 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 489 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001202 
Either_Row_CoL_Bus_Util = 0.001222 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00576017
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406200 n_act=8 n_pre=0 n_ref_event=0 n_req=392 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=280 bw_util=0.001357
n_activity=915 dram_eff=0.6033
bk0: 8a 406747i bk1: 8a 406747i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 48a 406580i bk7: 48a 406572i bk8: 64a 406615i bk9: 64a 406607i bk10: 16a 406726i bk11: 16a 406701i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.849684
Bank_Level_Parallism_Col = 1.839172
Bank_Level_Parallism_Ready = 1.291667
write_to_read_ratio_blp_rw_average = 0.479299
GrpLevelPara = 1.839172 

BW Util details:
bwutil = 0.001357 
total_CMD = 406759 
util_bw = 552 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 406127 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 26 
rwq = 0 
CCDLc_limit_alone = 26 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406200 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 280 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 392 
total_req = 552 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 552 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001357 
Either_Row_CoL_Bus_Util = 0.001374 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001789 
queue_avg = 0.012548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.012548
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406249 n_act=8 n_pre=0 n_ref_event=0 n_req=368 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=230 bw_util=0.001234
n_activity=974 dram_eff=0.5154
bk0: 8a 406747i bk1: 8a 406747i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 48a 406610i bk7: 48a 406609i bk8: 64a 406677i bk9: 64a 406656i bk10: 16a 406727i bk11: 16a 406710i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.558632
Bank_Level_Parallism_Col = 1.550082
Bank_Level_Parallism_Ready = 1.153386
write_to_read_ratio_blp_rw_average = 0.456486
GrpLevelPara = 1.550082 

BW Util details:
bwutil = 0.001234 
total_CMD = 406759 
util_bw = 502 
Wasted_Col = 112 
Wasted_Row = 0 
Idle = 406145 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406249 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 230 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 368 
total_req = 502 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 502 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001234 
Either_Row_CoL_Bus_Util = 0.001254 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.00705578
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406215 n_act=9 n_pre=1 n_ref_event=0 n_req=384 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=264 bw_util=0.001318
n_activity=1009 dram_eff=0.5312
bk0: 8a 406747i bk1: 8a 406717i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 48a 406563i bk7: 48a 406580i bk8: 64a 406646i bk9: 64a 406633i bk10: 16a 406724i bk11: 16a 406721i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.994792
Row_Buffer_Locality_read = 0.996324
Row_Buffer_Locality_write = 0.991071
Bank_Level_Parallism = 1.707132
Bank_Level_Parallism_Col = 1.711838
Bank_Level_Parallism_Ready = 1.235075
write_to_read_ratio_blp_rw_average = 0.498442
GrpLevelPara = 1.702492 

BW Util details:
bwutil = 0.001318 
total_CMD = 406759 
util_bw = 536 
Wasted_Col = 111 
Wasted_Row = 12 
Idle = 406100 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406215 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 264 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 384 
total_req = 536 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 536 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001318 
Either_Row_CoL_Bus_Util = 0.001337 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003676 
queue_avg = 0.009694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.0096937
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406247 n_act=9 n_pre=1 n_ref_event=0 n_req=376 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=230 bw_util=0.001234
n_activity=996 dram_eff=0.504
bk0: 8a 406747i bk1: 8a 406711i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 48a 406669i bk7: 48a 406622i bk8: 64a 406622i bk9: 64a 406614i bk10: 16a 406727i bk11: 16a 406735i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.994681
Row_Buffer_Locality_read = 0.996324
Row_Buffer_Locality_write = 0.990385
Bank_Level_Parallism = 1.614516
Bank_Level_Parallism_Col = 1.619601
Bank_Level_Parallism_Ready = 1.252988
write_to_read_ratio_blp_rw_average = 0.453488
GrpLevelPara = 1.619601 

BW Util details:
bwutil = 0.001234 
total_CMD = 406759 
util_bw = 502 
Wasted_Col = 106 
Wasted_Row = 12 
Idle = 406139 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406247 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 230 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 376 
total_req = 502 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 502 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001234 
Either_Row_CoL_Bus_Util = 0.001259 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00706561
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406209 n_act=9 n_pre=1 n_ref_event=0 n_req=392 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=269 bw_util=0.00133
n_activity=930 dram_eff=0.5817
bk0: 8a 406747i bk1: 8a 406701i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 48a 406554i bk7: 48a 406592i bk8: 64a 406626i bk9: 64a 406574i bk10: 16a 406726i bk11: 16a 406728i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.994898
Row_Buffer_Locality_read = 0.996324
Row_Buffer_Locality_write = 0.991667
Bank_Level_Parallism = 1.842424
Bank_Level_Parallism_Col = 1.849145
Bank_Level_Parallism_Ready = 1.382625
write_to_read_ratio_blp_rw_average = 0.491446
GrpLevelPara = 1.849145 

BW Util details:
bwutil = 0.001330 
total_CMD = 406759 
util_bw = 541 
Wasted_Col = 107 
Wasted_Row = 12 
Idle = 406099 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 44 
rwq = 0 
CCDLc_limit_alone = 44 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406209 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 269 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 392 
total_req = 541 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 541 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001330 
Either_Row_CoL_Bus_Util = 0.001352 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001818 
queue_avg = 0.014758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0147581
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406249 n_act=9 n_pre=1 n_ref_event=0 n_req=368 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=228 bw_util=0.001229
n_activity=957 dram_eff=0.5225
bk0: 8a 406747i bk1: 8a 406696i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 48a 406624i bk7: 48a 406607i bk8: 64a 406623i bk9: 64a 406634i bk10: 16a 406727i bk11: 16a 406725i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.994565
Row_Buffer_Locality_read = 0.996324
Row_Buffer_Locality_write = 0.989583
Bank_Level_Parallism = 1.685805
Bank_Level_Parallism_Col = 1.692939
Bank_Level_Parallism_Ready = 1.308000
write_to_read_ratio_blp_rw_average = 0.456486
GrpLevelPara = 1.692939 

BW Util details:
bwutil = 0.001229 
total_CMD = 406759 
util_bw = 500 
Wasted_Col = 115 
Wasted_Row = 12 
Idle = 406132 

BW Util Bottlenecks: 
RCDc_limit = 82 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406249 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 228 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 368 
total_req = 500 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 500 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001229 
Either_Row_CoL_Bus_Util = 0.001254 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.00885782
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406223 n_act=9 n_pre=1 n_ref_event=0 n_req=380 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=256 bw_util=0.001298
n_activity=957 dram_eff=0.5517
bk0: 8a 406747i bk1: 8a 406707i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 48a 406575i bk7: 48a 406584i bk8: 64a 406652i bk9: 64a 406640i bk10: 16a 406724i bk11: 16a 406721i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.994737
Row_Buffer_Locality_read = 0.996324
Row_Buffer_Locality_write = 0.990741
Bank_Level_Parallism = 1.727273
Bank_Level_Parallism_Col = 1.732689
Bank_Level_Parallism_Ready = 1.232955
write_to_read_ratio_blp_rw_average = 0.481481
GrpLevelPara = 1.723027 

BW Util details:
bwutil = 0.001298 
total_CMD = 406759 
util_bw = 528 
Wasted_Col = 98 
Wasted_Row = 12 
Idle = 406121 

BW Util Bottlenecks: 
RCDc_limit = 73 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 41 
rwq = 0 
CCDLc_limit_alone = 41 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406223 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 256 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 380 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 528 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001298 
Either_Row_CoL_Bus_Util = 0.001318 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003731 
queue_avg = 0.009047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.00904713
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406257 n_act=8 n_pre=0 n_ref_event=0 n_req=384 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=223 bw_util=0.001217
n_activity=957 dram_eff=0.5172
bk0: 8a 406747i bk1: 8a 406747i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 48a 406607i bk7: 48a 406616i bk8: 64a 406613i bk9: 64a 406558i bk10: 16a 406740i bk11: 16a 406723i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.731975
Bank_Level_Parallism_Col = 1.735759
Bank_Level_Parallism_Ready = 1.311111
write_to_read_ratio_blp_rw_average = 0.387658
GrpLevelPara = 1.735759 

BW Util details:
bwutil = 0.001217 
total_CMD = 406759 
util_bw = 495 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 406121 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406257 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 223 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 495 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 495 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001217 
Either_Row_CoL_Bus_Util = 0.001234 
Issued_on_Two_Bus_Simul_Util = 0.000002 
issued_two_Eff = 0.001992 
queue_avg = 0.007702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00770235
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406236 n_act=8 n_pre=0 n_ref_event=0 n_req=380 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=247 bw_util=0.001276
n_activity=925 dram_eff=0.5611
bk0: 8a 406747i bk1: 8a 406747i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 48a 406568i bk7: 48a 406574i bk8: 64a 406652i bk9: 64a 406538i bk10: 16a 406711i bk11: 16a 406726i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.820827
Bank_Level_Parallism_Col = 1.819723
Bank_Level_Parallism_Ready = 1.308285
write_to_read_ratio_blp_rw_average = 0.412943
GrpLevelPara = 1.819723 

BW Util details:
bwutil = 0.001276 
total_CMD = 406759 
util_bw = 519 
Wasted_Col = 134 
Wasted_Row = 0 
Idle = 406106 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406236 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 247 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 380 
total_req = 519 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 519 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001276 
Either_Row_CoL_Bus_Util = 0.001286 
Issued_on_Two_Bus_Simul_Util = 0.000010 
issued_two_Eff = 0.007648 
queue_avg = 0.011100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.0110999
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406242 n_act=8 n_pre=0 n_ref_event=0 n_req=368 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=240 bw_util=0.001259
n_activity=1013 dram_eff=0.5054
bk0: 8a 406747i bk1: 8a 406747i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 48a 406602i bk7: 48a 406573i bk8: 64a 406562i bk9: 64a 406532i bk10: 16a 406698i bk11: 16a 406690i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.915305
Bank_Level_Parallism_Col = 1.914798
Bank_Level_Parallism_Ready = 1.564453
write_to_read_ratio_blp_rw_average = 0.433483
GrpLevelPara = 1.904335 

BW Util details:
bwutil = 0.001259 
total_CMD = 406759 
util_bw = 512 
Wasted_Col = 161 
Wasted_Row = 0 
Idle = 406086 

BW Util Bottlenecks: 
RCDc_limit = 62 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 115 
rwq = 0 
CCDLc_limit_alone = 115 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406242 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 240 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 368 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.001259 
Either_Row_CoL_Bus_Util = 0.001271 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.005803 
queue_avg = 0.010827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.010827
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406199 n_act=9 n_pre=1 n_ref_event=0 n_req=388 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=281 bw_util=0.00136
n_activity=1109 dram_eff=0.4986
bk0: 8a 406747i bk1: 8a 406717i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 48a 406554i bk7: 48a 406549i bk8: 64a 406630i bk9: 64a 406617i bk10: 16a 406720i bk11: 16a 406732i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.994845
Row_Buffer_Locality_read = 0.996324
Row_Buffer_Locality_write = 0.991379
Bank_Level_Parallism = 1.544631
Bank_Level_Parallism_Col = 1.553642
Bank_Level_Parallism_Ready = 1.141049
write_to_read_ratio_blp_rw_average = 0.447682
GrpLevelPara = 1.550993 

BW Util details:
bwutil = 0.001360 
total_CMD = 406759 
util_bw = 553 
Wasted_Col = 208 
Wasted_Row = 12 
Idle = 405986 

BW Util Bottlenecks: 
RCDc_limit = 68 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 137 
rwq = 0 
CCDLc_limit_alone = 137 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406199 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 281 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 388 
total_req = 553 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 553 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001360 
Either_Row_CoL_Bus_Util = 0.001377 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.005357 
queue_avg = 0.010817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.0108172
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406286 n_act=9 n_pre=1 n_ref_event=0 n_req=368 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=193 bw_util=0.001143
n_activity=966 dram_eff=0.4814
bk0: 8a 406747i bk1: 8a 406711i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 48a 406659i bk7: 48a 406635i bk8: 64a 406664i bk9: 64a 406631i bk10: 16a 406739i bk11: 16a 406735i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.994565
Row_Buffer_Locality_read = 0.996324
Row_Buffer_Locality_write = 0.989583
Bank_Level_Parallism = 1.489465
Bank_Level_Parallism_Col = 1.495826
Bank_Level_Parallism_Ready = 1.163441
write_to_read_ratio_blp_rw_average = 0.402337
GrpLevelPara = 1.495826 

BW Util details:
bwutil = 0.001143 
total_CMD = 406759 
util_bw = 465 
Wasted_Col = 140 
Wasted_Row = 12 
Idle = 406142 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 75 
rwq = 0 
CCDLc_limit_alone = 75 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406286 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 193 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 368 
total_req = 465 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 465 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001143 
Either_Row_CoL_Bus_Util = 0.001163 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.004228 
queue_avg = 0.004098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00409825
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406211 n_act=9 n_pre=1 n_ref_event=0 n_req=392 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=269 bw_util=0.00133
n_activity=977 dram_eff=0.5537
bk0: 8a 406747i bk1: 8a 406701i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 48a 406608i bk7: 48a 406585i bk8: 64a 406628i bk9: 64a 406603i bk10: 16a 406730i bk11: 16a 406724i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.994898
Row_Buffer_Locality_read = 0.996324
Row_Buffer_Locality_write = 0.991667
Bank_Level_Parallism = 1.658892
Bank_Level_Parallism_Col = 1.666667
Bank_Level_Parallism_Ready = 1.273567
write_to_read_ratio_blp_rw_average = 0.458894
GrpLevelPara = 1.666667 

BW Util details:
bwutil = 0.001330 
total_CMD = 406759 
util_bw = 541 
Wasted_Col = 133 
Wasted_Row = 12 
Idle = 406073 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406211 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 269 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 392 
total_req = 541 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 541 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001330 
Either_Row_CoL_Bus_Util = 0.001347 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.005474 
queue_avg = 0.011835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.011835
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406268 n_act=9 n_pre=1 n_ref_event=0 n_req=360 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=211 bw_util=0.001187
n_activity=975 dram_eff=0.4954
bk0: 8a 406747i bk1: 8a 406696i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 48a 406609i bk7: 48a 406634i bk8: 64a 406646i bk9: 64a 406649i bk10: 16a 406712i bk11: 16a 406726i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.994444
Row_Buffer_Locality_read = 0.996324
Row_Buffer_Locality_write = 0.988636
Bank_Level_Parallism = 1.582813
Bank_Level_Parallism_Col = 1.594855
Bank_Level_Parallism_Ready = 1.223603
write_to_read_ratio_blp_rw_average = 0.422830
GrpLevelPara = 1.591640 

BW Util details:
bwutil = 0.001187 
total_CMD = 406759 
util_bw = 483 
Wasted_Col = 145 
Wasted_Row = 12 
Idle = 406119 

BW Util Bottlenecks: 
RCDc_limit = 69 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406268 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 211 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 360 
total_req = 483 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 483 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001187 
Either_Row_CoL_Bus_Util = 0.001207 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.004073 
queue_avg = 0.007752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.00775152
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=406759 n_nop=406222 n_act=9 n_pre=1 n_ref_event=0 n_req=384 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=257 bw_util=0.001301
n_activity=1086 dram_eff=0.4871
bk0: 8a 406747i bk1: 8a 406707i bk2: 0a 406759i bk3: 0a 406759i bk4: 0a 406759i bk5: 0a 406759i bk6: 48a 406549i bk7: 48a 406599i bk8: 64a 406606i bk9: 64a 406703i bk10: 16a 406721i bk11: 16a 406729i bk12: 0a 406759i bk13: 0a 406759i bk14: 0a 406759i bk15: 0a 406759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.994792
Row_Buffer_Locality_read = 0.996324
Row_Buffer_Locality_write = 0.991071
Bank_Level_Parallism = 1.497948
Bank_Level_Parallism_Col = 1.508427
Bank_Level_Parallism_Ready = 1.126654
write_to_read_ratio_blp_rw_average = 0.469101
GrpLevelPara = 1.505618 

BW Util details:
bwutil = 0.001301 
total_CMD = 406759 
util_bw = 529 
Wasted_Col = 190 
Wasted_Row = 12 
Idle = 406028 

BW Util Bottlenecks: 
RCDc_limit = 67 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 406759 
n_nop = 406222 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 257 
n_act = 9 
n_pre = 1 
n_ref = 0 
n_req = 384 
total_req = 529 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 529 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001301 
Either_Row_CoL_Bus_Util = 0.001320 
Issued_on_Two_Bus_Simul_Util = 0.000005 
issued_two_Eff = 0.003724 
queue_avg = 0.009126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.0091258

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1248, Miss = 152, Miss_rate = 0.122, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[1]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[2]: Access = 1248, Miss = 152, Miss_rate = 0.122, Pending_hits = 24, Reservation_fails = 1697
L2_cache_bank[3]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[4]: Access = 1248, Miss = 152, Miss_rate = 0.122, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[5]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[6]: Access = 1248, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1771
L2_cache_bank[7]: Access = 1240, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1770
L2_cache_bank[8]: Access = 1248, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1769
L2_cache_bank[9]: Access = 1240, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1771
L2_cache_bank[10]: Access = 1248, Miss = 144, Miss_rate = 0.115, Pending_hits = 24, Reservation_fails = 1770
L2_cache_bank[11]: Access = 1240, Miss = 144, Miss_rate = 0.116, Pending_hits = 24, Reservation_fails = 1769
L2_cache_bank[12]: Access = 1248, Miss = 144, Miss_rate = 0.115, Pending_hits = 24, Reservation_fails = 1771
L2_cache_bank[13]: Access = 1240, Miss = 144, Miss_rate = 0.116, Pending_hits = 24, Reservation_fails = 1770
L2_cache_bank[14]: Access = 1248, Miss = 144, Miss_rate = 0.115, Pending_hits = 24, Reservation_fails = 1770
L2_cache_bank[15]: Access = 1240, Miss = 144, Miss_rate = 0.116, Pending_hits = 24, Reservation_fails = 1771
L2_cache_bank[16]: Access = 1248, Miss = 152, Miss_rate = 0.122, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[17]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[18]: Access = 1248, Miss = 152, Miss_rate = 0.122, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[19]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[20]: Access = 1248, Miss = 152, Miss_rate = 0.122, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[21]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[22]: Access = 1248, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1771
L2_cache_bank[23]: Access = 1240, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1770
L2_cache_bank[24]: Access = 1248, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1769
L2_cache_bank[25]: Access = 1240, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1771
L2_cache_bank[26]: Access = 1248, Miss = 144, Miss_rate = 0.115, Pending_hits = 24, Reservation_fails = 1770
L2_cache_bank[27]: Access = 1240, Miss = 144, Miss_rate = 0.116, Pending_hits = 24, Reservation_fails = 1770
L2_cache_bank[28]: Access = 1248, Miss = 144, Miss_rate = 0.115, Pending_hits = 24, Reservation_fails = 1771
L2_cache_bank[29]: Access = 1240, Miss = 144, Miss_rate = 0.116, Pending_hits = 24, Reservation_fails = 1769
L2_cache_bank[30]: Access = 1248, Miss = 144, Miss_rate = 0.115, Pending_hits = 24, Reservation_fails = 1770
L2_cache_bank[31]: Access = 1240, Miss = 144, Miss_rate = 0.116, Pending_hits = 24, Reservation_fails = 1771
L2_cache_bank[32]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[33]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[34]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[35]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[36]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[37]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[38]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[39]: Access = 1240, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1770
L2_cache_bank[40]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[41]: Access = 1240, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1771
L2_cache_bank[42]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[43]: Access = 1240, Miss = 144, Miss_rate = 0.116, Pending_hits = 24, Reservation_fails = 1770
L2_cache_bank[44]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[45]: Access = 1240, Miss = 144, Miss_rate = 0.116, Pending_hits = 24, Reservation_fails = 1769
L2_cache_bank[46]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[47]: Access = 1240, Miss = 144, Miss_rate = 0.116, Pending_hits = 24, Reservation_fails = 1771
L2_cache_bank[48]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[49]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[50]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[51]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[52]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[53]: Access = 1240, Miss = 152, Miss_rate = 0.123, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[54]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[55]: Access = 1240, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1770
L2_cache_bank[56]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[57]: Access = 1240, Miss = 148, Miss_rate = 0.119, Pending_hits = 24, Reservation_fails = 1771
L2_cache_bank[58]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1753
L2_cache_bank[59]: Access = 1240, Miss = 144, Miss_rate = 0.116, Pending_hits = 24, Reservation_fails = 1770
L2_cache_bank[60]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1754
L2_cache_bank[61]: Access = 1240, Miss = 144, Miss_rate = 0.116, Pending_hits = 24, Reservation_fails = 1769
L2_cache_bank[62]: Access = 1232, Miss = 136, Miss_rate = 0.110, Pending_hits = 24, Reservation_fails = 1755
L2_cache_bank[63]: Access = 1240, Miss = 144, Miss_rate = 0.116, Pending_hits = 24, Reservation_fails = 1771
L2_total_cache_accesses = 79360
L2_total_cache_misses = 9280
L2_total_cache_miss_rate = 0.1169
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 112689
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51968
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2176
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 112689
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6528
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 282
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 294
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62208
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17152
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 112689
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=216576
icnt_total_pkts_simt_to_mem=216576
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 216576
Req_Network_cycles = 541707
Req_Network_injected_packets_per_cycle =       0.3998 
Req_Network_conflicts_per_cycle =       0.2534
Req_Network_conflicts_per_cycle_util =       2.6793
Req_Bank_Level_Parallism =       4.2277
Req_Network_in_buffer_full_per_cycle =       0.0001
Req_Network_in_buffer_avg_util =       0.5344
Req_Network_out_buffer_full_per_cycle =       0.0105
Req_Network_out_buffer_avg_util =       3.9911

Reply_Network_injected_packets_num = 216576
Reply_Network_cycles = 541707
Reply_Network_injected_packets_per_cycle =        0.3998
Reply_Network_conflicts_per_cycle =        0.1366
Reply_Network_conflicts_per_cycle_util =       1.4279
Reply_Bank_Level_Parallism =       4.1790
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0177
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0050
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 53 min, 59 sec (3239 sec)
gpgpu_simulation_rate = 171435 (inst/sec)
gpgpu_simulation_rate = 167 (cycle/sec)
gpgpu_silicon_slowdown = 6778443x
