# MIPS-subset-pipelined-processor
Using structural-level design

Instructions implemented include: 

    arithmetic: add, addi, addu, sub, subu
    
    logical: and, or, sll
    
    data transfer: lw, sw
    
    conditional branch: beq, bne, bgtz, slt, sltu
    
