{"Source Block": ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@182:193@HdlStmAssign", "  assign up_rx_rdata = up_rx_rdata_int;\n  assign up_rx_ready = up_rx_ready_int;\n  assign up_tx_rdata = up_tx_rdata_int;\n  assign up_tx_ready = up_tx_ready_int;\n\n  assign up_es_enb_s = ((up_es_sel == XCVR_ID) ||\n    (up_es_sel == 8'hff)) ? up_es_enb : 1'b0;\n\n  assign up_rx_enb_s = ((up_rx_sel == XCVR_ID) ||\n    (up_rx_sel == 8'hff)) ? up_rx_enb : 1'b0;\n\n  assign up_tx_enb_s = ((up_tx_sel == XCVR_ID) ||\n"], "Clone Blocks": [["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@179:189", "\n  assign up_es_rdata = up_es_rdata_int;\n  assign up_es_ready = up_es_ready_int;\n  assign up_rx_rdata = up_rx_rdata_int;\n  assign up_rx_ready = up_rx_ready_int;\n  assign up_tx_rdata = up_tx_rdata_int;\n  assign up_tx_ready = up_tx_ready_int;\n\n  assign up_es_enb_s = ((up_es_sel == XCVR_ID) ||\n    (up_es_sel == 8'hff)) ? up_es_enb : 1'b0;\n\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@180:190", "  assign up_es_rdata = up_es_rdata_int;\n  assign up_es_ready = up_es_ready_int;\n  assign up_rx_rdata = up_rx_rdata_int;\n  assign up_rx_ready = up_rx_ready_int;\n  assign up_tx_rdata = up_tx_rdata_int;\n  assign up_tx_ready = up_tx_ready_int;\n\n  assign up_es_enb_s = ((up_es_sel == XCVR_ID) ||\n    (up_es_sel == 8'hff)) ? up_es_enb : 1'b0;\n\n  assign up_rx_enb_s = ((up_rx_sel == XCVR_ID) ||\n"], ["hdl/library/xilinx/util_adxcvr/util_adxcvr_xch.v@178:188", "  // drp access\n\n  assign up_es_rdata = up_es_rdata_int;\n  assign up_es_ready = up_es_ready_int;\n  assign up_rx_rdata = up_rx_rdata_int;\n  assign up_rx_ready = up_rx_ready_int;\n  assign up_tx_rdata = up_tx_rdata_int;\n  assign up_tx_ready = up_tx_ready_int;\n\n  assign up_es_enb_s = ((up_es_sel == XCVR_ID) ||\n    (up_es_sel == 8'hff)) ? up_es_enb : 1'b0;\n"]], "Diff Content": {"Delete": [[187, "  assign up_es_enb_s = ((up_es_sel == XCVR_ID) ||\n"], [188, "    (up_es_sel == 8'hff)) ? up_es_enb : 1'b0;\n"]], "Add": []}}