{"Source Block": ["oh/memory/hdl/fifo_async_emesh.v@48:65@HdlStmAssign", "   wire [103:0]  fifo_din;\n   wire [103:0]  fifo_dout;\n   wire \t fifo_empty;\n   \n   //Inputs to FIFO\n   assign fifo_din[103:0]={emesh_srcaddr_in[31:0],\n\t\t\t   emesh_data_in[31:0],\n\t\t\t   emesh_dstaddr_in[31:0],\n\t\t\t   emesh_ctrlmode_in[3:0],\n\t\t\t   emesh_datemode_in[1:0],\n\t\t\t   emesh_write_in,\n\t\t\t   1'b0\n\t\t\t   };\n   \n   //Outputs\n   assign emesh_access_out         = ~fifo_empty;\n   assign emesh_write_out          =  fifo_dout[1];\n   assign emesh_datamode_out[1:0]  =  fifo_dout[3:2];\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[57, "\t\t\t   emesh_datemode_in[1:0],\n"]], "Add": [[57, "\t\t\t   emesh_datamode_in[1:0],\n"]]}}