Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Sun Oct  8 15:16:43 2023

Timing Constraint:
-------------------------------------------------------
create_clock -name {sys_clk} [get_ports {sys_clk}] -period {20.000} -waveform {0.000 10.000}

Inferred clocks commands :
-------------------------------------------------------
create_generated_clock -name {sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred} -master_clock {sys_clk} -source [get_ports {sys_clk}] -edges {1 2 3} -edge_shift {0.000000 -8.666667 -17.333333} [get_pins {clk_wiz_0/u_pll_e3.CLKOUT1}] -add
create_generated_clock -name {sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred} -master_clock {sys_clk} -source [get_ports {sys_clk}] -edges {1 2 3} -edge_shift {0.000000 -3.333333 -6.666667} [get_pins {clk_wiz_0/u_pll_e3.CLKOUT0}] -add


IO Constraint :
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME           | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| tmds_clk_n         | output            | V16     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| tmds_clk_p         | output            | U16     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| tmds_data_n[0]     | output            | V10     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| tmds_data_n[1]     | output            | V11     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| tmds_data_n[2]     | output            | V15     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| tmds_data_p[0]     | output            | U10     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| tmds_data_p[1]     | output            | U11     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| tmds_data_p[2]     | output            | U15     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_clk            | input             | V9      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_rst_n          | input             | C4      | 1.8       | LVCMOS18       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+--------------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst        | Clk_Inst_Name     | Net_Name        | Fanout     
+--------------------------------------------------------------------------------------------------+
| CLKOUT0             | clk_wiz_0/u_pll_e3     | clkbufg_0         | ntclkbufg_0     | 87         
| CLKOUT1             | clk_wiz_0/u_pll_e3     | clkbufg_1         | ntclkbufg_1     | 52         
+--------------------------------------------------------------------------------------------------+


Reset Signal:
+---------------------------------------------------------------------------+
| Net_Name                | Rst_Source_Inst                   | Fanout     
+---------------------------------------------------------------------------+
| N0                      | N0                                | 1          
| u_video_display/N70     | u_video_display/N70               | 4          
| N0_0                    | N0_0                              | 28         
| u_rgb2dvi_0/reset       | u_rgb2dvi_0/reset_syn/reset_2     | 65         
| video_de_inv            | video_de_inv                      | 5          
| _$$_GND_$$_             | _$$_GND_$$_                       | 8          
+---------------------------------------------------------------------------+


CE Signal:
+------------------------------------------------------------------+
| Net_Name               | CE_Source_Inst            | Fanout     
+------------------------------------------------------------------+
| u_video_driver/N84     | u_video_driver/N84_14     | 10         
+------------------------------------------------------------------+


Other High Fanout Signal:
+----------------------------------------------------------------------------------------------------+
| Net_Name                                 | Driver                                    | Fanout     
+----------------------------------------------------------------------------------------------------+
| ntclkbufg_0                              | clkbufg_0                                 | 87         
| u_rgb2dvi_0/reset                        | u_rgb2dvi_0/reset_syn/reset_2             | 71         
| u_rgb2dvi_0/encoder_b/de_reg             | u_rgb2dvi_0/encoder_b/de_reg              | 58         
| ntclkbufg_1                              | clkbufg_1                                 | 52         
| u_rgb2dvi_0/serializer_b/bit_cnt [0]     | u_rgb2dvi_0/serializer_b/bit_cnt[0]       | 31         
| u_rgb2dvi_0/serializer_b/bit_cnt [1]     | u_rgb2dvi_0/serializer_b/bit_cnt[1]       | 31         
| u_rgb2dvi_0/serializer_b/bit_cnt [2]     | u_rgb2dvi_0/serializer_b/bit_cnt[2]       | 30         
| N0_0                                     | N0_0                                      | 28         
| u_rgb2dvi_0/encoder_r/n0q_m [3]          | u_rgb2dvi_0/encoder_r/n0q_m[3]            | 16         
| u_rgb2dvi_0/encoder_g/decision2          | u_rgb2dvi_0/encoder_g/N95                 | 16         
| u_rgb2dvi_0/encoder_b/n0q_m [3]          | u_rgb2dvi_0/encoder_b/n0q_m[3]            | 15         
| u_rgb2dvi_0/encoder_g/cnt [4]            | u_rgb2dvi_0/encoder_g/cnt[4]              | 15         
| u_rgb2dvi_0/encoder_g/q_m_reg [8]        | u_rgb2dvi_0/encoder_g/q_m_reg[8]          | 14         
| u_rgb2dvi_0/encoder_g/n0q_m [0]          | u_rgb2dvi_0/encoder_g/n0q_m[0]            | 14         
| u_rgb2dvi_0/serializer_r/bit_cnt [1]     | u_rgb2dvi_0/serializer_r/bit_cnt[1]       | 13         
| u_rgb2dvi_0/serializer_r/bit_cnt [0]     | u_rgb2dvi_0/serializer_r/bit_cnt[0]       | 13         
| u_rgb2dvi_0/serializer_r/bit_cnt [2]     | u_rgb2dvi_0/serializer_r/bit_cnt[2]       | 12         
| u_rgb2dvi_0/encoder_g/N97                | u_rgb2dvi_0/encoder_g/N97.lt_1            | 11         
| u_rgb2dvi_0/encoder_r/n1q_m [3]          | u_rgb2dvi_0/encoder_r/n1q_m[3]            | 11         
| u_rgb2dvi_0/encoder_g/N99                | u_rgb2dvi_0/encoder_g/N99.lt_1            | 11         
| u_video_driver/N61                       | u_video_driver/N61_mux10                  | 11         
| u_rgb2dvi_0/encoder_r/cnt [4]            | u_rgb2dvi_0/encoder_r/cnt[4]              | 11         
| u_rgb2dvi_0/encoder_b/n1q_m [3]          | u_rgb2dvi_0/encoder_b/n1q_m[3]            | 10         
| u_video_driver/N71                       | u_video_driver/N71_mux9                   | 10         
| u_rgb2dvi_0/encoder_g/din_q [0]          | u_rgb2dvi_0/encoder_g/din_q[7:0]_1[0]     | 10         
| u_video_driver/N84                       | u_video_driver/N84_14                     | 10         
| u_rgb2dvi_0/encoder_b/decision2          | u_rgb2dvi_0/encoder_b/N95                 | 9          
| u_rgb2dvi_0/encoder_g/n1q_m [3]          | u_rgb2dvi_0/encoder_g/n1q_m[3]            | 9          
| pixel_clk_5x                             | clk_wiz_0/u_pll_e3                        | 9          
| u_rgb2dvi_0/encoder_r/decision2          | u_rgb2dvi_0/encoder_r/N95                 | 9          
| u_rgb2dvi_0/encoder_b/cnt [4]            | u_rgb2dvi_0/encoder_b/cnt[4]              | 9          
| u_rgb2dvi_0/encoder_g/n1q_m [1]          | u_rgb2dvi_0/encoder_g/n1q_m[1]            | 8          
| u_rgb2dvi_0/encoder_r/N97                | u_rgb2dvi_0/encoder_r/N97.lt_0            | 8          
| u_video_driver/cnt_h [10]                | u_video_driver/cnt_h[10]                  | 8          
| u_video_driver/cnt_h [9]                 | u_video_driver/cnt_h[9]                   | 8          
| u_rgb2dvi_0/encoder_g/din_q [2]          | u_rgb2dvi_0/encoder_g/din_q[7:0]_1[2]     | 8          
| u_rgb2dvi_0/encoder_g/n0q_m [1]          | u_rgb2dvi_0/encoder_g/n0q_m[1]            | 8          
| u_video_driver/cnt_h [8]                 | u_video_driver/cnt_h[8]                   | 8          
| u_rgb2dvi_0/encoder_g/n0q_m [2]          | u_rgb2dvi_0/encoder_g/n0q_m[2]            | 8          
| u_rgb2dvi_0/encoder_g/n0q_m [3]          | u_rgb2dvi_0/encoder_g/n0q_m[3]            | 8          
| u_rgb2dvi_0/encoder_g/n1q_m [2]          | u_rgb2dvi_0/encoder_g/n1q_m[2]            | 8          
| u_rgb2dvi_0/encoder_r/N99                | u_rgb2dvi_0/encoder_r/N99.lt_0            | 8          
| u_video_driver/cnt_h [6]                 | u_video_driver/cnt_h[6]                   | 7          
| u_video_driver/cnt_h [4]                 | u_video_driver/cnt_h[4]                   | 7          
| u_video_driver/cnt_h [7]                 | u_video_driver/cnt_h[7]                   | 7          
| u_rgb2dvi_0/encoder_g/N202               | u_rgb2dvi_0/encoder_g/N202                | 7          
| u_video_driver/cnt_h [5]                 | u_video_driver/cnt_h[5]                   | 7          
| u_video_driver/cnt_v [0]                 | u_video_driver/cnt_v[0]                   | 6          
| u_rgb2dvi_0/encoder_g/n1d [2]            | u_rgb2dvi_0/encoder_g/n1d[2]              | 6          
| u_rgb2dvi_0/encoder_b/N99                | u_rgb2dvi_0/encoder_b/N99.lt_0            | 6          
| u_rgb2dvi_0/encoder_b/N97                | u_rgb2dvi_0/encoder_b/N97.lt_0            | 6          
| u_rgb2dvi_0/encoder_g/n1d [3]            | u_rgb2dvi_0/encoder_g/n1d[3]              | 6          
| video_de_inv                             | video_de_inv                              | 5          
| u_rgb2dvi_0/encoder_g/cnt [0]            | u_rgb2dvi_0/encoder_g/cnt[0]              | 5          
| u_rgb2dvi_0/encoder_g/cnt [2]            | u_rgb2dvi_0/encoder_g/cnt[2]              | 5          
| u_rgb2dvi_0/encoder_g/cnt [3]            | u_rgb2dvi_0/encoder_g/cnt[3]              | 5          
| u_video_driver/cnt_v [4]                 | u_video_driver/cnt_v[4]                   | 5          
| u_rgb2dvi_0/blue_10bit [0]               | u_rgb2dvi_0/encoder_b/dout[0]             | 5          
| u_rgb2dvi_0/encoder_r/cnt [3]            | u_rgb2dvi_0/encoder_r/cnt[3]              | 5          
| u_rgb2dvi_0/red_10bit [0]                | u_rgb2dvi_0/encoder_r/dout[0]             | 5          
| u_video_driver/cnt_v [1]                 | u_video_driver/cnt_v[1]                   | 5          
| pixel_xpos_w[10]                         | u_video_driver/pixel_xpos[10]             | 5          
| u_rgb2dvi_0/encoder_g/n1d [1]            | u_rgb2dvi_0/encoder_g/n1d[1]              | 5          
| u_video_driver/cnt_h [0]                 | u_video_driver/cnt_h[0]                   | 5          
| u_rgb2dvi_0/encoder_b/cnt [3]            | u_rgb2dvi_0/encoder_b/cnt[3]              | 5          
| pixel_data_w[10]                         | u_video_display/pixel_data[10]            | 4          
| pixel_data_w[8]                          | u_video_display/pixel_data[8]             | 4          
| u_video_driver/data_req                  | u_video_driver/data_req                   | 4          
| u_video_driver/cnt_v [3]                 | u_video_driver/cnt_v[3]                   | 4          
| pixel_xpos_w[8]                          | u_video_driver/pixel_xpos[8]              | 4          
| u_video_driver/cnt_v [8]                 | u_video_driver/cnt_v[8]                   | 4          
| u_video_driver/cnt_v [2]                 | u_video_driver/cnt_v[2]                   | 4          
| u_video_display/N70                      | u_video_display/N70                       | 4          
| u_rgb2dvi_0/encoder_b/cnt [1]            | u_rgb2dvi_0/encoder_b/cnt[1]              | 4          
| u_video_driver/cnt_h [1]                 | u_video_driver/cnt_h[1]                   | 4          
| u_rgb2dvi_0/encoder_b/c0_reg             | u_rgb2dvi_0/encoder_b/c0_reg              | 4          
| u_video_driver/cnt_h [3]                 | u_video_driver/cnt_h[3]                   | 4          
| u_video_driver/cnt_v [5]                 | u_video_driver/cnt_v[5]                   | 4          
| u_video_driver/cnt_v [6]                 | u_video_driver/cnt_v[6]                   | 4          
| u_video_driver/cnt_v [7]                 | u_video_driver/cnt_v[7]                   | 4          
| u_rgb2dvi_0/encoder_r/cnt [1]            | u_rgb2dvi_0/encoder_r/cnt[1]              | 4          
| u_video_driver/_N814                     | u_video_driver/N61_mux8_3                 | 4          
| u_rgb2dvi_0/green_10bit [1]              | u_rgb2dvi_0/encoder_g/dout[1]             | 4          
| video_de                                 | u_video_driver/video_en                   | 4          
| u_video_driver/cnt_v [9]                 | u_video_driver/cnt_v[9]                   | 4          
| u_rgb2dvi_0/encoder_g/_N502              | u_rgb2dvi_0/encoder_g/N222_14_maj1_3      | 3          
| u_rgb2dvi_0/blue_10bit [2]               | u_rgb2dvi_0/encoder_b/dout[2]             | 3          
| u_rgb2dvi_0/encoder_g/N244               | u_rgb2dvi_0/encoder_g/N244                | 3          
| u_rgb2dvi_0/encoder_g/cnt [1]            | u_rgb2dvi_0/encoder_g/cnt[1]              | 3          
| u_video_driver/cnt_h [2]                 | u_video_driver/cnt_h[2]                   | 3          
| u_rgb2dvi_0/red_10bit [2]                | u_rgb2dvi_0/encoder_r/dout[2]             | 3          
| nt_sys_rst_n                             | sys_rst_n_ibuf                            | 3          
| u_rgb2dvi_0/encoder_r/cnt [2]            | u_rgb2dvi_0/encoder_r/cnt[2]              | 3          
| pixel_xpos_w[9]                          | u_video_driver/pixel_xpos[9]              | 3          
| u_rgb2dvi_0/encoder_b/cnt [2]            | u_rgb2dvi_0/encoder_b/cnt[2]              | 3          
| u_rgb2dvi_0/encoder_b/decision3          | u_rgb2dvi_0/encoder_b/N101                | 3          
| u_rgb2dvi_0/encoder_b/nb9 [3]            | u_rgb2dvi_0/encoder_b/N220_7[3]           | 2          
| u_rgb2dvi_0/encoder_b/nb4 [3]            | u_rgb2dvi_0/encoder_b/N222_7[3]           | 2          
| u_rgb2dvi_0/encoder_g/nb12 [3]           | u_rgb2dvi_0/encoder_g/N220_7_4            | 2          
| u_rgb2dvi_0/encoder_g/nb12 [4]           | u_rgb2dvi_0/encoder_g/N220_7_5            | 2          
+----------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 131      | 33840         | 1                  
| LUT                   | 244      | 22560         | 2                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 0        | 60            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 10       | 226           | 5                  
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 4             | 25                 
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 0        | 2             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.02 sec.


Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                        
+----------------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/synthesize/hdmi_colorbar_top_syn.adf     
| Output     | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/device_map/hdmi_colorbar_top_map.adf     
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/device_map/hdmi_colorbar_top_dmr.prt     
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/device_map/hdmi_colorbar_top.dmr         
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/device_map/dmr.db                        
+----------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 211 MB
Total CPU time to dev_map completion : 0h:0m:2s
Process Total CPU time to dev_map completion : 0h:0m:2s
Total real time to dev_map completion : 0h:0m:3s
