#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x556971b040a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x556971af1850 .scope module, "tb_find" "tb_find" 3 5;
 .timescale -9 -11;
P_0x556971ab4490 .param/l "SEQ_WIDTH" 1 3 10, +C4<00000000000000000000000000010000>;
P_0x556971ab44d0 .param/l "hperiod" 1 3 8, +C4<00000000000000000000000000000101>;
P_0x556971ab4510 .param/l "period" 1 3 7, +C4<00000000000000000000000000001010>;
v0x556971b4ae50_0 .var "clk", 0 0;
v0x556971b4b020_0 .var "i_offset", 6 0;
v0x556971b4b0e0_0 .var/i "ii", 31 0;
v0x556971b4b1a0_0 .net "o_done", 0 0, v0x556971b4a6c0_0;  1 drivers
v0x556971b4b240_0 .net "o_e", 19 0, v0x556971b49e40_0;  1 drivers
v0x556971b4b330_0 .net "o_seq", 15 0, v0x556971b49ee0_0;  1 drivers
v0x556971b4b440_0 .var "rst", 0 0;
E_0x556971b0c340 .event edge, v0x556971b4a6c0_0;
S_0x556971af1ad0 .scope module, "UUT" "find" 3 24, 4 4 0, S_0x556971af1850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "i_offset";
    .port_info 3 /OUTPUT 16 "o_seq";
    .port_info 4 /OUTPUT 20 "o_e";
    .port_info 5 /OUTPUT 1 "o_done";
P_0x556971adf160 .param/l "E_WIDTH" 0 4 10, +C4<00000000000000000000000000010100>;
P_0x556971adf1a0 .param/l "FIX_SEQ" 0 4 8, +C4<00000000000000000000000000000000>;
P_0x556971adf1e0 .param/l "FIX_WIDTH" 0 4 7, +C4<00000000000000000000000000000000>;
P_0x556971adf220 .param/l "SEQ_WIDTH" 0 4 6, +C4<00000000000000000000000000010000>;
P_0x556971adf260 .param/l "STAGE_WIDTH" 0 4 9, +C4<00000000000000000000000000010100>;
v0x556971b4a180_0 .net "clk", 0 0, v0x556971b4ae50_0;  1 drivers
v0x556971b4a240_0 .net "e", 19 0, v0x556971b470c0_0;  1 drivers
v0x556971b4a350_0 .net "e_valid", 0 0, v0x556971b47340_0;  1 drivers
v0x556971b4a440_0 .net "i_offset", 6 0, v0x556971b4b020_0;  1 drivers
L_0x7f9b4618e018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556971b4a4e0_0 .net "i_ready", 0 0, L_0x7f9b4618e018;  1 drivers
v0x556971b4a5d0_0 .net "mask", 15 0, v0x556971b492f0_0;  1 drivers
v0x556971b4a6c0_0 .var "o_done", 0 0;
v0x556971b4a780_0 .net "o_e", 19 0, v0x556971b49e40_0;  alias, 1 drivers
v0x556971b4a840_0 .net "o_ready", 0 0, v0x556971b471a0_0;  1 drivers
v0x556971b4a8e0_0 .net "o_seq", 15 0, v0x556971b49ee0_0;  alias, 1 drivers
v0x556971b4a980_0 .net "rst", 0 0, v0x556971b4b440_0;  1 drivers
v0x556971b4aa20_0 .net "seq", 15 0, L_0x556971b4b7a0;  1 drivers
v0x556971b4ab10_0 .net "seq2", 15 0, v0x556971b47260_0;  1 drivers
v0x556971b4ac20_0 .net "seq_done", 0 0, v0x556971b486c0_0;  1 drivers
v0x556971b4acc0_0 .net "seq_valid", 0 0, v0x556971b48900_0;  1 drivers
S_0x556971adf440 .scope module, "calc" "calc_e_pl" 4 63, 5 4 0, S_0x556971af1ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "i_offset";
    .port_info 3 /INPUT 16 "i_mask";
    .port_info 4 /INPUT 16 "i_seq";
    .port_info 5 /INPUT 1 "i_valid";
    .port_info 6 /INPUT 1 "i_ready";
    .port_info 7 /OUTPUT 20 "o_e";
    .port_info 8 /OUTPUT 16 "o_seq";
    .port_info 9 /OUTPUT 1 "o_valid";
    .port_info 10 /OUTPUT 1 "o_ready";
P_0x556971aa1440 .param/l "E_WIDTH" 0 5 6, +C4<00000000000000000000000000010100>;
P_0x556971aa1480 .param/l "SEQ_WIDTH" 0 5 7, +C4<00000000000000000000000000010000>;
P_0x556971aa14c0 .param/l "STAGE_WIDTH" 0 5 8, +C4<00000000000000000000000000010100>;
L_0x556971b25a20 .functor AND 1, v0x556971b48900_0, v0x556971b471a0_0, C4<1>, C4<1>;
v0x556971b460e0_0 .net *"_ivl_2", 31 0, L_0x556971b4b890;  1 drivers
L_0x7f9b4618e138 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556971b461e0_0 .net *"_ivl_5", 24 0, L_0x7f9b4618e138;  1 drivers
L_0x7f9b4618e180 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x556971b462c0_0 .net/2u *"_ivl_6", 31 0, L_0x7f9b4618e180;  1 drivers
v0x556971b46380_0 .var "acc_reset", 0 0;
v0x556971b46440_0 .var "active", 0 0;
v0x556971b46550_0 .var "active_dly", 0 0;
v0x556971b46610_0 .net "clk", 0 0, v0x556971b4ae50_0;  alias, 1 drivers
v0x556971b466b0_0 .var "counter", 6 0;
v0x556971b46790_0 .var "done", 0 0;
v0x556971b46850_0 .net "i_mask", 15 0, v0x556971b492f0_0;  alias, 1 drivers
v0x556971b46930_0 .net "i_offset", 6 0, v0x556971b4b020_0;  alias, 1 drivers
v0x556971b46a10_0 .net "i_ready", 0 0, L_0x7f9b4618e018;  alias, 1 drivers
v0x556971b46ad0_0 .net "i_seq", 15 0, L_0x556971b4b7a0;  alias, 1 drivers
v0x556971b46bb0_0 .net "i_valid", 0 0, v0x556971b48900_0;  alias, 1 drivers
v0x556971b46c70_0 .net "last", 0 0, L_0x556971b5ba70;  1 drivers
v0x556971b46d30_0 .net "load", 0 0, L_0x556971b25a20;  1 drivers
v0x556971b46df0_0 .var "mask", 15 0;
v0x556971b46fe0_0 .var "mask_cpy", 15 0;
v0x556971b470c0_0 .var "o_e", 19 0;
v0x556971b471a0_0 .var "o_ready", 0 0;
v0x556971b47260_0 .var "o_seq", 15 0;
v0x556971b47340_0 .var "o_valid", 0 0;
v0x556971b47400_0 .net "rst", 0 0, v0x556971b4b440_0;  alias, 1 drivers
v0x556971b474a0_0 .var "seq_a", 15 0;
v0x556971b47560_0 .var "seq_b", 15 0;
v0x556971b47670_0 .var "seq_cpy", 15 0;
v0x556971b47750_0 .var "sqa_in_a", 7 0;
v0x556971b47810_0 .var "sqa_in_b", 19 0;
v0x556971b478b0_0 .net "sqa_out", 19 0, v0x556971b45f60_0;  1 drivers
v0x556971b47950_0 .net "wire_ck", 7 0, v0x556971b45440_0;  1 drivers
E_0x556971b0c5d0 .event edge, v0x556971b1cc90_0, v0x556971b46380_0, v0x556971b45440_0, v0x556971b466b0_0;
E_0x556971b0dda0 .event edge, v0x556971b1cc90_0, v0x556971b46380_0, v0x556971b45f60_0;
L_0x556971b4b890 .concat [ 7 25 0 0], v0x556971b466b0_0, L_0x7f9b4618e138;
L_0x556971b5ba70 .cmp/eq 32, L_0x556971b4b890, L_0x7f9b4618e180;
S_0x556971b13e60 .scope module, "inst_calc_ck_split" "calc_ck_split" 5 180, 6 4 0, S_0x556971adf440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "a";
    .port_info 3 /INPUT 16 "b";
    .port_info 4 /OUTPUT 8 "z";
P_0x556971b28ca0 .param/l "LAST_STAGE_WIDTH" 1 6 19, +C4<00000000000000000000000000010000>;
P_0x556971b28ce0 .param/l "N_STAGES" 1 6 18, +C4<00000000000000000000000000000001>;
P_0x556971b28d20 .param/l "SEQ_WIDTH" 0 6 6, +C4<00000000000000000000000000010000>;
P_0x556971b28d60 .param/l "STAGE_WIDTH" 0 6 7, +C4<00000000000000000000000000010100>;
v0x556971b44e90_0 .net "a", 15 0, v0x556971b474a0_0;  1 drivers
v0x556971b44f70_0 .net "b", 15 0, v0x556971b47560_0;  1 drivers
v0x556971b45040_0 .net "clk", 0 0, v0x556971b4ae50_0;  alias, 1 drivers
v0x556971b45140_0 .var/i "jj", 31 0;
v0x556971b451e0_0 .net "rst", 0 0, v0x556971b4b440_0;  alias, 1 drivers
v0x556971b452d0 .array "t", 0 0;
v0x556971b452d0_0 .net v0x556971b452d0 0, 7 0, v0x556971b44d10_0; 1 drivers
v0x556971b453a0_0 .var "temp", 7 0;
v0x556971b45440_0 .var "z", 7 0;
S_0x556971b14180 .scope module, "inst_calc_ck_last" "calc_ck" 6 45, 7 4 0, S_0x556971b13e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "a";
    .port_info 3 /INPUT 16 "b";
    .port_info 4 /OUTPUT 8 "z";
P_0x556971b287f0 .param/l "SEQ_WIDTH" 0 7 6, +C4<00000000000000000000000000010000>;
v0x556971b25b40_0 .net "a", 15 0, v0x556971b474a0_0;  alias, 1 drivers
v0x556971b26100_0 .net "b", 15 0, v0x556971b47560_0;  alias, 1 drivers
v0x556971b26850_0 .net "clk", 0 0, v0x556971b4ae50_0;  alias, 1 drivers
v0x556971b271d0_0 .var/i "i", 31 0;
v0x556971b1cc90_0 .net "rst", 0 0, v0x556971b4b440_0;  alias, 1 drivers
v0x556971b1fad0_0 .var "temp", 7 0;
v0x556971b44d10_0 .var "z", 7 0;
E_0x556971b0d4f0 .event posedge, v0x556971b26850_0;
S_0x556971b455f0 .scope module, "inst_sqa" "square_accumulate" 5 168, 8 4 0, S_0x556971adf440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 20 "b";
    .port_info 4 /OUTPUT 20 "z";
P_0x556971b457f0 .param/l "Z_WIDTH" 0 8 6, +C4<00000000000000000000000000010100>;
v0x556971b458c0_0 .net *"_ivl_1", 0 0, L_0x556971b5bbb0;  1 drivers
v0x556971b459a0_0 .net *"_ivl_2", 7 0, L_0x556971b5bca0;  1 drivers
v0x556971b45a80_0 .net "a", 7 0, v0x556971b47750_0;  1 drivers
v0x556971b45b70_0 .net "b", 19 0, v0x556971b47810_0;  1 drivers
v0x556971b45c50_0 .net "clk", 0 0, v0x556971b4ae50_0;  alias, 1 drivers
v0x556971b45d90_0 .net "rst", 0 0, v0x556971b4b440_0;  alias, 1 drivers
v0x556971b45e80_0 .net/s "s", 15 0, L_0x556971b5bef0;  1 drivers
v0x556971b45f60_0 .var "z", 19 0;
L_0x556971b5bbb0 .part v0x556971b47750_0, 7, 1;
LS_0x556971b5bca0_0_0 .concat [ 1 1 1 1], L_0x556971b5bbb0, L_0x556971b5bbb0, L_0x556971b5bbb0, L_0x556971b5bbb0;
LS_0x556971b5bca0_0_4 .concat [ 1 1 1 1], L_0x556971b5bbb0, L_0x556971b5bbb0, L_0x556971b5bbb0, L_0x556971b5bbb0;
L_0x556971b5bca0 .concat [ 4 4 0 0], LS_0x556971b5bca0_0_0, LS_0x556971b5bca0_0_4;
L_0x556971b5bef0 .concat [ 8 8 0 0], v0x556971b47750_0, L_0x556971b5bca0;
S_0x556971b47b90 .scope module, "gen" "sequence_generator" 4 46, 9 4 0, S_0x556971af1ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_ready";
    .port_info 3 /INPUT 7 "i_offset";
    .port_info 4 /OUTPUT 16 "o_seq";
    .port_info 5 /OUTPUT 1 "o_done";
    .port_info 6 /OUTPUT 1 "o_valid";
P_0x556971b47d90 .param/l "FIX_SEQ" 0 9 8, +C4<00000000000000000000000000000000>;
P_0x556971b47dd0 .param/l "FIX_WIDTH" 0 9 7, +C4<00000000000000000000000000000000>;
P_0x556971b47e10 .param/l "SEQ_WIDTH" 0 9 6, +C4<00000000000000000000000000010000>;
L_0x7f9b4618e0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556971b48060_0 .net/2u *"_ivl_4", 1 0, L_0x7f9b4618e0f0;  1 drivers
v0x556971b48140_0 .net *"_ivl_6", 18 0, L_0x556971b4b6b0;  1 drivers
v0x556971b48220_0 .net "clk", 0 0, v0x556971b4ae50_0;  alias, 1 drivers
v0x556971b482f0_0 .var "counter", 14 0;
L_0x7f9b4618e060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x7f9b4618e0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
RS_0x7f9b461d7ca8 .resolv tri, L_0x7f9b4618e060, L_0x7f9b4618e0a8;
v0x556971b483b0_0 .net8 "fixed", -1 0, RS_0x7f9b461d7ca8;  2 drivers
v0x556971b48490_0 .net "i_offset", 6 0, v0x556971b4b020_0;  alias, 1 drivers
v0x556971b48550_0 .net "i_ready", 0 0, v0x556971b471a0_0;  alias, 1 drivers
v0x556971b48620_0 .var "limit", 14 0;
v0x556971b486c0_0 .var "o_done", 0 0;
v0x556971b48810_0 .net "o_seq", 15 0, L_0x556971b4b7a0;  alias, 1 drivers
v0x556971b48900_0 .var "o_valid", 0 0;
v0x556971b489d0_0 .net "rst", 0 0, v0x556971b4b440_0;  alias, 1 drivers
v0x556971b48b00_0 .var "running", 0 0;
L_0x556971b4b6b0 .concat [ 15 2 2 0], v0x556971b482f0_0, RS_0x7f9b461d7ca8, L_0x7f9b4618e0f0;
L_0x556971b4b7a0 .part L_0x556971b4b6b0, 0, 16;
S_0x556971b48ca0 .scope module, "inst_gen_mask" "gen_mask" 4 34, 10 4 0, S_0x556971af1ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "i_offset";
    .port_info 3 /OUTPUT 16 "o_mask";
P_0x556971b45d40 .param/l "SEQ_WIDTH" 0 10 6, +C4<00000000000000000000000000010000>;
v0x556971b48fa0_0 .net "clk", 0 0, v0x556971b4ae50_0;  alias, 1 drivers
v0x556971b49040_0 .net "i_offset", 6 0, v0x556971b4b020_0;  alias, 1 drivers
v0x556971b49150_0 .var/i "idx", 31 0;
v0x556971b49210_0 .var/i "ii", 31 0;
v0x556971b492f0_0 .var "o_mask", 15 0;
v0x556971b49400_0 .net "rst", 0 0, v0x556971b4b440_0;  alias, 1 drivers
S_0x556971b49530 .scope module, "opt" "optimum_sequence" 4 82, 11 4 0, S_0x556971af1ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "i_seq";
    .port_info 3 /INPUT 20 "i_e";
    .port_info 4 /INPUT 1 "i_valid";
    .port_info 5 /OUTPUT 16 "o_seq";
    .port_info 6 /OUTPUT 20 "o_e";
P_0x556971b49710 .param/l "E_WIDTH" 0 11 7, +C4<00000000000000000000000000010100>;
P_0x556971b49750 .param/l "LIMIT" 1 11 21, +C4<000000000000000000011111111111111>;
P_0x556971b49790 .param/l "SEQ_WIDTH" 0 11 6, +C4<00000000000000000000000000010000>;
v0x556971b499e0_0 .net "clk", 0 0, v0x556971b4ae50_0;  alias, 1 drivers
v0x556971b49aa0_0 .var "counter", 13 0;
v0x556971b49b80_0 .net "i_e", 19 0, v0x556971b470c0_0;  alias, 1 drivers
v0x556971b49c80_0 .net "i_seq", 15 0, v0x556971b47260_0;  alias, 1 drivers
v0x556971b49d50_0 .net "i_valid", 0 0, v0x556971b47340_0;  alias, 1 drivers
v0x556971b49e40_0 .var "o_e", 19 0;
v0x556971b49ee0_0 .var "o_seq", 15 0;
v0x556971b49fc0_0 .net "rst", 0 0, v0x556971b4b440_0;  alias, 1 drivers
    .scope S_0x556971b48ca0;
T_0 ;
    %wait E_0x556971b0d4f0;
    %load/vec4 v0x556971b49400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x556971b492f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556971b49210_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x556971b49210_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x556971b49210_0;
    %sub;
    %store/vec4 v0x556971b49150_0, 0, 32;
    %load/vec4 v0x556971b49210_0;
    %load/vec4 v0x556971b49040_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %nor/r;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x556971b49150_0;
    %assign/vec4/off/d v0x556971b492f0_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x556971b49210_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x556971b49210_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x556971b47b90;
T_1 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0x556971b482f0_0, 0, 15;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0x556971b48620_0, 0, 15;
    %end;
    .thread T_1, $init;
    .scope S_0x556971b47b90;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556971b486c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556971b48900_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x556971b47b90;
T_3 ;
    %wait E_0x556971b0d4f0;
    %load/vec4 v0x556971b489d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x556971b482f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x556971b48900_0;
    %load/vec4 v0x556971b48550_0;
    %and;
    %load/vec4 v0x556971b48b00_0;
    %and;
    %load/vec4 v0x556971b482f0_0;
    %load/vec4 v0x556971b48620_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x556971b482f0_0;
    %addi 1, 0, 15;
    %assign/vec4 v0x556971b482f0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x556971b47b90;
T_4 ;
    %wait E_0x556971b0d4f0;
    %load/vec4 v0x556971b489d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x556971b48620_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x556971b48b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x556971b48490_0;
    %pad/u 32;
    %sub;
    %subi 2, 0, 32;
    %pow;
    %pad/s 15;
    %assign/vec4 v0x556971b48620_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x556971b47b90;
T_5 ;
    %wait E_0x556971b0d4f0;
    %load/vec4 v0x556971b489d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556971b48b00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x556971b48b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556971b48b00_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x556971b47b90;
T_6 ;
    %wait E_0x556971b0d4f0;
    %load/vec4 v0x556971b482f0_0;
    %load/vec4 v0x556971b48620_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556971b48b00_0;
    %and;
    %load/vec4 v0x556971b489d0_0;
    %inv;
    %and;
    %assign/vec4 v0x556971b486c0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x556971b47b90;
T_7 ;
    %wait E_0x556971b0d4f0;
    %load/vec4 v0x556971b486c0_0;
    %inv;
    %load/vec4 v0x556971b489d0_0;
    %inv;
    %and;
    %assign/vec4 v0x556971b48900_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x556971b455f0;
T_8 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x556971b45f60_0, 0, 20;
    %end;
    .thread T_8;
    .scope S_0x556971b455f0;
T_9 ;
    %wait E_0x556971b0d4f0;
    %load/vec4 v0x556971b45d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x556971b45f60_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x556971b45e80_0;
    %load/vec4 v0x556971b45e80_0;
    %mul;
    %pad/u 20;
    %load/vec4 v0x556971b45b70_0;
    %add;
    %assign/vec4 v0x556971b45f60_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x556971b14180;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556971b44d10_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0x556971b14180;
T_11 ;
    %wait E_0x556971b0d4f0;
    %load/vec4 v0x556971b1cc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556971b44d10_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556971b1fad0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556971b271d0_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x556971b271d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_11.3, 5;
    %load/vec4 v0x556971b25b40_0;
    %load/vec4 v0x556971b271d0_0;
    %part/s 1;
    %load/vec4 v0x556971b26100_0;
    %load/vec4 v0x556971b271d0_0;
    %part/s 1;
    %cmp/e;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x556971b1fad0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x556971b1fad0_0, 0, 8;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x556971b1fad0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x556971b1fad0_0, 0, 8;
T_11.5 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x556971b271d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x556971b271d0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %load/vec4 v0x556971b1fad0_0;
    %assign/vec4 v0x556971b44d10_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x556971b13e60;
T_12 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556971b45440_0, 0, 8;
    %end;
    .thread T_12;
    .scope S_0x556971b13e60;
T_13 ;
    %wait E_0x556971b0d4f0;
    %load/vec4 v0x556971b451e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556971b45440_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556971b453a0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556971b45140_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x556971b45140_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_13.3, 5;
    %load/vec4 v0x556971b453a0_0;
    %ix/getv/s 4, v0x556971b45140_0;
    %load/vec4a v0x556971b452d0, 4;
    %add;
    %store/vec4 v0x556971b453a0_0, 0, 8;
    %load/vec4 v0x556971b45140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556971b45140_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %load/vec4 v0x556971b453a0_0;
    %assign/vec4 v0x556971b45440_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x556971adf440;
T_14 ;
    %wait E_0x556971b0dda0;
    %load/vec4 v0x556971b47400_0;
    %flag_set/vec4 8;
    %load/vec4 v0x556971b46380_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_14.0, 9;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x556971b47810_0, 0, 20;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x556971b478b0_0;
    %store/vec4 v0x556971b47810_0, 0, 20;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x556971adf440;
T_15 ;
    %wait E_0x556971b0c5d0;
    %load/vec4 v0x556971b47400_0;
    %flag_set/vec4 8;
    %load/vec4 v0x556971b46380_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_15.0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556971b47750_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x556971b47950_0;
    %load/vec4 v0x556971b466b0_0;
    %pad/u 8;
    %sub;
    %store/vec4 v0x556971b47750_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x556971adf440;
T_16 ;
    %wait E_0x556971b0d4f0;
    %load/vec4 v0x556971b47400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556971b46380_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x556971b46550_0;
    %nor/r;
    %assign/vec4 v0x556971b46380_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x556971adf440;
T_17 ;
    %wait E_0x556971b0d4f0;
    %load/vec4 v0x556971b47400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x556971b466b0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x556971b46d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x556971b46930_0;
    %assign/vec4 v0x556971b466b0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x556971b46550_0;
    %load/vec4 v0x556971b466b0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x556971b466b0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x556971b466b0_0, 0;
T_17.4 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x556971adf440;
T_18 ;
    %wait E_0x556971b0d4f0;
    %load/vec4 v0x556971b47400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x556971b46fe0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x556971b46d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x556971b46850_0;
    %assign/vec4 v0x556971b46fe0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x556971adf440;
T_19 ;
    %wait E_0x556971b0d4f0;
    %load/vec4 v0x556971b47400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x556971b46df0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x556971b46d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x556971b46850_0;
    %parti/s 14, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x556971b46df0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x556971b46df0_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x556971b46df0_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x556971adf440;
T_20 ;
    %wait E_0x556971b0d4f0;
    %load/vec4 v0x556971b47400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x556971b474a0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x556971b46d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x556971b46ad0_0;
    %parti/s 15, 1, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x556971b474a0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x556971b474a0_0;
    %load/vec4 v0x556971b46df0_0;
    %and;
    %assign/vec4 v0x556971b474a0_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x556971adf440;
T_21 ;
    %wait E_0x556971b0d4f0;
    %load/vec4 v0x556971b47400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x556971b47560_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x556971b46d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x556971b46ad0_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x556971b47560_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x556971b47560_0;
    %parti/s 15, 0, 2;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x556971b46fe0_0;
    %and;
    %assign/vec4 v0x556971b47560_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x556971adf440;
T_22 ;
    %wait E_0x556971b0d4f0;
    %load/vec4 v0x556971b47400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556971b46440_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x556971b46d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556971b46440_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x556971b46790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556971b46440_0, 0;
T_22.4 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x556971adf440;
T_23 ;
    %wait E_0x556971b0d4f0;
    %load/vec4 v0x556971b47400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556971b46550_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x556971b46440_0;
    %assign/vec4 v0x556971b46550_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x556971adf440;
T_24 ;
    %wait E_0x556971b0d4f0;
    %load/vec4 v0x556971b47400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556971b46790_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x556971b46c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556971b46790_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556971b46790_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x556971adf440;
T_25 ;
    %wait E_0x556971b0d4f0;
    %load/vec4 v0x556971b47400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x556971b470c0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x556971b46790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x556971b478b0_0;
    %assign/vec4 v0x556971b470c0_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x556971adf440;
T_26 ;
    %wait E_0x556971b0d4f0;
    %load/vec4 v0x556971b47400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x556971b47670_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x556971b46d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x556971b46ad0_0;
    %assign/vec4 v0x556971b47670_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x556971adf440;
T_27 ;
    %wait E_0x556971b0d4f0;
    %load/vec4 v0x556971b47400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x556971b47260_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x556971b46790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x556971b47670_0;
    %assign/vec4 v0x556971b47260_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x556971adf440;
T_28 ;
    %wait E_0x556971b0d4f0;
    %load/vec4 v0x556971b47400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556971b47340_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x556971b46790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556971b47340_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x556971b46a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556971b47340_0, 0;
T_28.4 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x556971adf440;
T_29 ;
    %wait E_0x556971b0d4f0;
    %load/vec4 v0x556971b47400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556971b471a0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x556971b46d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556971b471a0_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x556971b47340_0;
    %nor/r;
    %load/vec4 v0x556971b46440_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x556971b46790_0;
    %load/vec4 v0x556971b46a10_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_29.4, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556971b471a0_0, 0;
T_29.4 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x556971b49530;
T_30 ;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x556971b49aa0_0, 0, 14;
    %end;
    .thread T_30, $init;
    .scope S_0x556971b49530;
T_31 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556971b49ee0_0, 0, 16;
    %pushi/vec4 1048575, 0, 20;
    %store/vec4 v0x556971b49e40_0, 0, 20;
    %end;
    .thread T_31;
    .scope S_0x556971b49530;
T_32 ;
    %wait E_0x556971b0d4f0;
    %load/vec4 v0x556971b49fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x556971b49ee0_0, 0;
    %pushi/vec4 1048575, 0, 20;
    %assign/vec4 v0x556971b49e40_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x556971b49b80_0;
    %load/vec4 v0x556971b49e40_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x556971b49d50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x556971b49c80_0;
    %assign/vec4 v0x556971b49ee0_0, 0;
    %load/vec4 v0x556971b49b80_0;
    %assign/vec4 v0x556971b49e40_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x556971af1ad0;
T_33 ;
    %wait E_0x556971b0d4f0;
    %load/vec4 v0x556971b4ac20_0;
    %load/vec4 v0x556971b4a350_0;
    %inv;
    %and;
    %load/vec4 v0x556971b4a980_0;
    %inv;
    %and;
    %assign/vec4 v0x556971b4a6c0_0, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_0x556971af1850;
T_34 ;
    %delay 5000, 0;
    %load/vec4 v0x556971b4ae50_0;
    %inv;
    %store/vec4 v0x556971b4ae50_0, 0, 1;
    %jmp T_34;
    .thread T_34;
    .scope S_0x556971af1850;
T_35 ;
    %vpi_call/w 3 36 "$dumpfile", "tb_find.vcd" {0 0 0};
    %vpi_call/w 3 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x556971af1850 {0 0 0};
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x556971b4b020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556971b4ae50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556971b4b440_0, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556971b4b440_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x556971b4b020_0, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
T_35.0 ;
    %load/vec4 v0x556971b4b1a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_35.1, 6;
    %wait E_0x556971b0c340;
    %jmp T_35.0;
T_35.1 ;
    %delay 10000, 0;
    %vpi_call/w 3 61 "$display", v0x556971b4b330_0 {0 0 0};
    %vpi_call/w 3 62 "$display", v0x556971b4b240_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556971b4b0e0_0, 0, 32;
T_35.2 ;
    %load/vec4 v0x556971b4b0e0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_35.3, 5;
    %delay 10000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x556971b4b0e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x556971b4b0e0_0, 0, 32;
    %jmp T_35.2;
T_35.3 ;
    %pushi/vec4 6, 0, 7;
    %assign/vec4 v0x556971b4b020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556971b4b440_0, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556971b4b440_0, 0;
T_35.4 ;
    %load/vec4 v0x556971b4b1a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_35.5, 6;
    %wait E_0x556971b0c340;
    %jmp T_35.4;
T_35.5 ;
    %delay 10000, 0;
    %vpi_call/w 3 77 "$display", v0x556971b4b330_0 {0 0 0};
    %vpi_call/w 3 78 "$display", v0x556971b4b240_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556971b4b0e0_0, 0, 32;
T_35.6 ;
    %load/vec4 v0x556971b4b0e0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_35.7, 5;
    %delay 10000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x556971b4b0e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x556971b4b0e0_0, 0, 32;
    %jmp T_35.6;
T_35.7 ;
    %vpi_call/w 3 84 "$finish" {0 0 0};
    %end;
    .thread T_35;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "tb_find.sv";
    "../rtl/find.v";
    "../rtl/calc_e_pl.v";
    "../rtl/calc_ck_split.v";
    "../rtl/calc_ck.v";
    "../rtl/square_accumulate.v";
    "../rtl/sequence_generator.v";
    "../rtl/gen_mask.v";
    "../rtl/optimum_sequence.v";
