<!DOCTYPE html>
<html>
<head>

<meta charset="UTF-8">
<title>Home | Ben Marshall</title>

<link rel="stylesheet" type="text/css" href="style.css">
<link rel="icon" href="icon.png">

</head>

<body>
<div id="content">
<div id="header">
<a href="https://github.com/ben-marshall/" target="_blank">
<svg height="32" class="octicon octicon-mark-github" viewBox="0 0 16 16" version="1.1" width="32" aria-hidden="true"><path fill-rule="evenodd" d="M8 0C3.58 0 0 3.58 0 8c0 3.54 2.29 6.53 5.47 7.59.4.07.55-.17.55-.38 0-.19-.01-.82-.01-1.49-2.01.37-2.53-.49-2.69-.94-.09-.23-.48-.94-.82-1.13-.28-.15-.68-.52-.01-.53.63-.01 1.08.58 1.23.82.72 1.21 1.87.87 2.33.66.07-.52.28-.87.51-1.07-1.78-.2-3.64-.89-3.64-3.95 0-.87.31-1.59.82-2.15-.08-.2-.36-1.02.08-2.12 0 0 .67-.21 2.2.82.64-.18 1.32-.27 2-.27.68 0 1.36.09 2 .27 1.53-1.04 2.2-.82 2.2-.82.44 1.1.16 1.92.08 2.12.51.56.82 1.27.82 2.15 0 3.07-1.87 3.75-3.65 3.95.29.25.54.73.54 1.48 0 1.07-.01 1.93-.01 2.2 0 .21.15.46.55.38A8.013 8.013 0 0 0 16 8c0-4.42-3.58-8-8-8z"></path></svg></a>
</div>

<h1>My name is Ben</h1>
<p>
I am an engineer, and studied Computer Science and Electronics at the 
<a href="https://www.bristol.ac.uk" target="_blank">University of Bristol</a>.
I work in CPU design and verification.
</p>
<h2>I like to build things:</h2>

<div class="pet-project-title">
<a href="https://github.com/ben-marshall/verilog-parser" target="_blank">
verilog-parser
</a></div>
<p class="pet-project-description">
A parser and syntax tree for the IEEE 1364-2001 Verilog Standard, built using
C, Flex and Bison. A good starting point for a custom HDL tool, though the
syntax tree is not brilliantly constructed. The parser corresponds very
closely to the language specification, which makes it much easier
to understand.
</p>

<div class="pet-project-title">
<a href="https://github.com/ben-marshall/sat-solver" target="_blank">
sat-solver
</a></div>
<p class="pet-project-description">
A simple implementation of the AC3 algorithm for boolean satisfiability
solving. Written using C, with a simple front-end language for expressing
sets of boolean constraint problems.
</p>

<div class="pet-project-title">
<a href="https://github.com/ben-marshall/verilog-probe" target="_blank">
verilog-probe
</a></div>
<p class="pet-project-description">
A tiny debug probe designed to be used with the <i>Arty</i> FPGA development
platform, but easily re-targetable for any HDL project. Uses a simple 
(and slow) UART interface to make AXI4 memory requests, and control general
purpose pins. Synthesises to work at 100MHz on the Xilinx Artix-7 FPGA.
</p>

<div class="pet-project-title">
<a href="https://github.com/ben-marshall/riscv-multi-cycle" target="_blank">
riscv-multi-cycle
</a></div>
<p class="pet-project-description">
A toy implementation of the RISC-V RV32I instruction set using an FSM based
multi-cycle architecture. Mainly an experiment in generating large state
machines automatically from a machine readable source. Synthesisable on
an Artix-7 FPGA but needs work to reach a reasonable frequency.
</p>

<div class="pet-project-title">
<a href="https://github.com/ben-marshall/microcoder" target="_blank">
microcoder
</a></div>
<p class="pet-project-description">
A tool which allows one to define a set of assembly-like "instructions", which
can then be used to write short programs. These programs are then transpiled
into a synthesisable verilog state-machine. The tool was born out of a need
to write lots of small sequential processes in verilog and getting frustrated
at the amount of boiler plate code needed. There are some examples of DMA
engines, simple counters and AXI bus interfaces.
</p>

</div>
</body>

</html> 
