# memory_simulator

This is a basic memory simulator in system verilog.</br>
It is very easy to simulate ram and create delays in sv. 
