0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sim_1/new/OTTER_MCU_TB.sv,1709779217,systemVerilog,,,,OTTER_MCU_TB,,uvm,,,,,,
C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/ALU.sv,1708590067,systemVerilog,,C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/Branch_Add_Gen.sv,,ALU,,uvm,,,,,,
C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/Branch_Add_Gen.sv,1706854441,systemVerilog,,C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/Branch_Cond_Gen.sv,,Branch_Add_Gen,,uvm,,,,,,
C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/Branch_Cond_Gen.sv,1706851754,systemVerilog,,C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CSR.sv,,Branch_Cond_Gen,,uvm,,,,,,
C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CSR.sv,1709766139,systemVerilog,,C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CU_DCDR.sv,,CSR,,uvm,,,,,,
C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CU_DCDR.sv,1709755432,systemVerilog,,C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CU_FSM.sv,,CU_DCDR,,uvm,,,,,,
C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/CU_FSM.sv,1709764496,systemVerilog,,C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/IMMED_GEN.sv,,CU_FSM,,uvm,,,,,,
C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/IMMED_GEN.sv,1707385078,systemVerilog,,C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/Mux_2x4.sv,,IMMED_GEN,,uvm,,,,,,
C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/Mux_2x4.sv,1707378480,systemVerilog,,C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/Mux_3x8.sv,,Mux_2x4,,uvm,,,,,,
C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/Mux_3x8.sv,1707378386,systemVerilog,,C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/OTTER_MCU.sv,,Mux_3x8,,uvm,,,,,,
C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/OTTER_MCU.sv,1709753430,systemVerilog,,C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/PC.sv,,OTTER_MCU,,uvm,,,,,,
C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/PC.sv,1707378718,systemVerilog,,C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/RegFile.sv,,PC,,uvm,,,,,,
C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/RegFile.sv,1705865544,systemVerilog,,C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/otter_memory_v1_07.sv,,RegFile,,uvm,,,,,,
C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sources_1/new/otter_memory_v1_07.sv,1707377667,systemVerilog,,C:/Users/Wyatt/Documents/Vivado/OTTER_MCU/OTTER_MCU.srcs/sim_1/new/OTTER_MCU_TB.sv,,Memory,,uvm,,,,,,
