vendor_name = ModelSim
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.qip
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/system.v
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_irq_mapper.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0.v
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux_001.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_001.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_006.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_mm_interconnect_0_router.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_shared_ocm.hex
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_shared_ocm.v
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_sdram.v
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_pll_0.v
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_pll_0.qip
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_performance_counter_0.v
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_jtag_uart.v
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager.v
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.ocp
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.sdc
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu.v
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_bht_ram.mif
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_dc_tag_ram.mif
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_debug_slave_sysclk.v
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_debug_slave_tck.v
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_debug_slave_wrapper.v
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_ic_tag_ram.mif
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_mult_cell.v
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_ociram_default_contents.mif
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_rf_ram_a.mif
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_rf_ram_b.mif
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/system/synthesis/submodules/system_manager_cpu_test_bench.v
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/ivs_project.bdf
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/pin_assign_de0nano.tcl
source_file = 1, C:/Users/Dejan/13m041vs_projekat/ivs_project/de0_nano_soc_baseline.v
design_name = hard_block
design_name = de0_nano_soc_baseline
instance = comp, \LED[0]~output\, LED[0]~output, de0_nano_soc_baseline, 1
instance = comp, \LED[1]~output\, LED[1]~output, de0_nano_soc_baseline, 1
instance = comp, \LED[2]~output\, LED[2]~output, de0_nano_soc_baseline, 1
instance = comp, \LED[3]~output\, LED[3]~output, de0_nano_soc_baseline, 1
instance = comp, \LED[4]~output\, LED[4]~output, de0_nano_soc_baseline, 1
instance = comp, \LED[5]~output\, LED[5]~output, de0_nano_soc_baseline, 1
instance = comp, \LED[6]~output\, LED[6]~output, de0_nano_soc_baseline, 1
instance = comp, \LED[7]~output\, LED[7]~output, de0_nano_soc_baseline, 1
instance = comp, \FPGA_CLK_50~input\, FPGA_CLK_50~input, de0_nano_soc_baseline, 1
instance = comp, \FPGA_CLK2_50~input\, FPGA_CLK2_50~input, de0_nano_soc_baseline, 1
instance = comp, \FPGA_CLK3_50~input\, FPGA_CLK3_50~input, de0_nano_soc_baseline, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, de0_nano_soc_baseline, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, de0_nano_soc_baseline, 1
instance = comp, \SW[0]~input\, SW[0]~input, de0_nano_soc_baseline, 1
instance = comp, \SW[1]~input\, SW[1]~input, de0_nano_soc_baseline, 1
instance = comp, \SW[2]~input\, SW[2]~input, de0_nano_soc_baseline, 1
instance = comp, \SW[3]~input\, SW[3]~input, de0_nano_soc_baseline, 1
