// Seed: 3529972058
program module_0 ();
  assign id_1 = -1;
  wire id_2;
  wire id_3, id_4;
  assign id_2 = id_2;
  always if (id_2) $display(-1);
  reg id_5 = 1;
  id_6(
      .id_0(id_2), .id_1(-1), .id_2(-1)
  );
  wire id_7;
  wire id_8;
  final id_5 <= -1;
endmodule
module module_1;
  parameter id_1 = id_1;
  parameter id_2 = -1'b0;
  always_comb begin : LABEL_0
    begin : LABEL_0
      if (-1) begin : LABEL_0
        id_3 <= -1'b0;
        begin : LABEL_0
          @(posedge ~id_3, id_3) id_4 <= -1'b0;
        end
      end else id_5 <= 1'b0;
    end
    id_6 = id_6.id_6;
    id_7 = 1'b0 <= id_7;
  end
  module_0 modCall_1 ();
  wire id_8;
endmodule
