/***************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu May  1 03:10:38 2014
 *                 Full Compile MD5 Checksum 8857ca01a33020a966a61a719d48dd0d
 *                   (minus title and desc)  
 *                 MD5 Checksum              bca26501368a2f4627fe3f712f15f6b0
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_AVS_HOST_L2_H__
#define BCHP_AVS_HOST_L2_H__

/***************************************************************************
 *AVS_HOST_L2 - HOST L2 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_AVS_HOST_L2_STATUS0                 0x20431200 /* Host Interrupt Status Register */
#define BCHP_AVS_HOST_L2_SET0                    0x20431204 /* Host Interrupt Set Register */
#define BCHP_AVS_HOST_L2_CLEAR0                  0x20431208 /* Host Interrupt Clear Register */
#define BCHP_AVS_HOST_L2_MASK_STATUS0            0x2043120c /* Host Interrupt Mask Status Register */
#define BCHP_AVS_HOST_L2_MASK_SET0               0x20431210 /* Host Interrupt Mask Set Register */
#define BCHP_AVS_HOST_L2_MASK_CLEAR0             0x20431214 /* Host Interrupt Mask Clear Register */
#define BCHP_AVS_HOST_L2_STATUS1                 0x20431218 /* Host Interrupt Status Register */
#define BCHP_AVS_HOST_L2_SET1                    0x2043121c /* Host Interrupt Set Register */
#define BCHP_AVS_HOST_L2_CLEAR1                  0x20431220 /* Host Interrupt Clear Register */
#define BCHP_AVS_HOST_L2_MASK_STATUS1            0x20431224 /* Host Interrupt Mask Status Register */
#define BCHP_AVS_HOST_L2_MASK_SET1               0x20431228 /* Host Interrupt Mask Set Register */
#define BCHP_AVS_HOST_L2_MASK_CLEAR1             0x2043122c /* Host Interrupt Mask Clear Register */
#define BCHP_AVS_HOST_L2_STATUS2                 0x20431230 /* Host Interrupt Status Register */
#define BCHP_AVS_HOST_L2_SET2                    0x20431234 /* Host Interrupt Set Register */
#define BCHP_AVS_HOST_L2_CLEAR2                  0x20431238 /* Host Interrupt Clear Register */
#define BCHP_AVS_HOST_L2_MASK_STATUS2            0x2043123c /* Host Interrupt Mask Status Register */
#define BCHP_AVS_HOST_L2_MASK_SET2               0x20431240 /* Host Interrupt Mask Set Register */
#define BCHP_AVS_HOST_L2_MASK_CLEAR2             0x20431244 /* Host Interrupt Mask Clear Register */

/***************************************************************************
 *STATUS0 - Host Interrupt Status Register
 ***************************************************************************/
/* AVS_HOST_L2 :: STATUS0 :: reserved_for_padding0 [31:21] */
#define BCHP_AVS_HOST_L2_STATUS0_reserved_for_padding0_MASK        0xffe00000
#define BCHP_AVS_HOST_L2_STATUS0_reserved_for_padding0_SHIFT       21

/* AVS_HOST_L2 :: STATUS0 :: SW_INTR [20:20] */
#define BCHP_AVS_HOST_L2_STATUS0_SW_INTR_MASK                      0x00100000
#define BCHP_AVS_HOST_L2_STATUS0_SW_INTR_SHIFT                     20

/* AVS_HOST_L2 :: STATUS0 :: AVS_INTR_SPARE3 [19:19] */
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_SPARE3_MASK              0x00080000
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_SPARE3_SHIFT             19
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_SPARE3_DEFAULT           0x00000000

/* AVS_HOST_L2 :: STATUS0 :: AVS_INTR_SPARE2 [18:18] */
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_SPARE2_MASK              0x00040000
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_SPARE2_SHIFT             18
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_SPARE2_DEFAULT           0x00000000

/* AVS_HOST_L2 :: STATUS0 :: BMU_DCD_INTR [17:17] */
#define BCHP_AVS_HOST_L2_STATUS0_BMU_DCD_INTR_MASK                 0x00020000
#define BCHP_AVS_HOST_L2_STATUS0_BMU_DCD_INTR_SHIFT                17
#define BCHP_AVS_HOST_L2_STATUS0_BMU_DCD_INTR_DEFAULT              0x00000000

/* AVS_HOST_L2 :: STATUS0 :: BMU_DEB_INTR [16:16] */
#define BCHP_AVS_HOST_L2_STATUS0_BMU_DEB_INTR_MASK                 0x00010000
#define BCHP_AVS_HOST_L2_STATUS0_BMU_DEB_INTR_SHIFT                16
#define BCHP_AVS_HOST_L2_STATUS0_BMU_DEB_INTR_DEFAULT              0x00000000

/* AVS_HOST_L2 :: STATUS0 :: AVS_INTR_IGNORE_INP_DONE [15:15] */
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_IGNORE_INP_DONE_MASK     0x00008000
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_IGNORE_INP_DONE_SHIFT    15
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_IGNORE_INP_DONE_DEFAULT  0x00000000

/* AVS_HOST_L2 :: STATUS0 :: AVS_TMON_INTR [14:14] */
#define BCHP_AVS_HOST_L2_STATUS0_AVS_TMON_INTR_MASK                0x00004000
#define BCHP_AVS_HOST_L2_STATUS0_AVS_TMON_INTR_SHIFT               14
#define BCHP_AVS_HOST_L2_STATUS0_AVS_TMON_INTR_DEFAULT             0x00000000

/* AVS_HOST_L2 :: STATUS0 :: STB_POWER_CYCLE [13:13] */
#define BCHP_AVS_HOST_L2_STATUS0_STB_POWER_CYCLE_MASK              0x00002000
#define BCHP_AVS_HOST_L2_STATUS0_STB_POWER_CYCLE_SHIFT             13
#define BCHP_AVS_HOST_L2_STATUS0_STB_POWER_CYCLE_DEFAULT           0x00000000

/* AVS_HOST_L2 :: STATUS0 :: AVS_INTR_SPARE1 [12:12] */
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_SPARE1_MASK              0x00001000
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_SPARE1_SHIFT             12
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_SPARE1_DEFAULT           0x00000000

/* AVS_HOST_L2 :: STATUS0 :: PM_BBM_INTR_CPU_OUT [11:11] */
#define BCHP_AVS_HOST_L2_STATUS0_PM_BBM_INTR_CPU_OUT_MASK          0x00000800
#define BCHP_AVS_HOST_L2_STATUS0_PM_BBM_INTR_CPU_OUT_SHIFT         11
#define BCHP_AVS_HOST_L2_STATUS0_PM_BBM_INTR_CPU_OUT_DEFAULT       0x00000000

/* AVS_HOST_L2 :: STATUS0 :: AVS_INTR_IGNORE_INP [10:10] */
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_IGNORE_INP_MASK          0x00000400
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_IGNORE_INP_SHIFT         10
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_IGNORE_INP_DEFAULT       0x00000000

/* AVS_HOST_L2 :: STATUS0 :: AVS_INTR_AC_LOST [09:09] */
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_AC_LOST_MASK             0x00000200
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_AC_LOST_SHIFT            9
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_AC_LOST_DEFAULT          0x00000000

/* AVS_HOST_L2 :: STATUS0 :: AVS_INTR_AC_RES [08:08] */
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_AC_RES_MASK              0x00000100
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_AC_RES_SHIFT             8
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_AC_RES_DEFAULT           0x00000000

/* AVS_HOST_L2 :: STATUS0 :: AVS_INTR_LOW_BATT [07:07] */
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_LOW_BATT_MASK            0x00000080
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_LOW_BATT_SHIFT           7
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_LOW_BATT_DEFAULT         0x00000000

/* AVS_HOST_L2 :: STATUS0 :: AVS_INTR_HE_WKUP [06:06] */
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_HE_WKUP_MASK             0x00000040
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_HE_WKUP_SHIFT            6
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_HE_WKUP_DEFAULT          0x00000000

/* AVS_HOST_L2 :: STATUS0 :: AVS_INTR_PM [05:05] */
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_PM_MASK                  0x00000020
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_PM_SHIFT                 5
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_PM_DEFAULT               0x00000000

/* AVS_HOST_L2 :: STATUS0 :: AVS_INTR_SW_1_MEAS_DONE [04:04] */
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_SW_1_MEAS_DONE_MASK      0x00000010
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_SW_1_MEAS_DONE_SHIFT     4
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_SW_1_MEAS_DONE_DEFAULT   0x00000000

/* AVS_HOST_L2 :: STATUS0 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_SW_0_MEAS_DONE_MASK      0x00000008
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_SW_0_MEAS_DONE_SHIFT     3
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_SW_0_MEAS_DONE_DEFAULT   0x00000000

/* AVS_HOST_L2 :: STATUS0 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_PWD_MASK                 0x00000004
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_PWD_SHIFT                2
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_PWD_DEFAULT              0x00000000

/* AVS_HOST_L2 :: STATUS0 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_THRESHOLD2_MASK          0x00000002
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_THRESHOLD2_SHIFT         1
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_THRESHOLD2_DEFAULT       0x00000000

/* AVS_HOST_L2 :: STATUS0 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_THRESHOLD1_MASK          0x00000001
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_THRESHOLD1_SHIFT         0
#define BCHP_AVS_HOST_L2_STATUS0_AVS_INTR_THRESHOLD1_DEFAULT       0x00000000

/***************************************************************************
 *SET0 - Host Interrupt Set Register
 ***************************************************************************/
/* AVS_HOST_L2 :: SET0 :: reserved_for_padding0 [31:21] */
#define BCHP_AVS_HOST_L2_SET0_reserved_for_padding0_MASK           0xffe00000
#define BCHP_AVS_HOST_L2_SET0_reserved_for_padding0_SHIFT          21

/* AVS_HOST_L2 :: SET0 :: SW_INTR [20:20] */
#define BCHP_AVS_HOST_L2_SET0_SW_INTR_MASK                         0x00100000
#define BCHP_AVS_HOST_L2_SET0_SW_INTR_SHIFT                        20

/* AVS_HOST_L2 :: SET0 :: AVS_INTR_SPARE3 [19:19] */
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_SPARE3_MASK                 0x00080000
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_SPARE3_SHIFT                19
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_SPARE3_DEFAULT              0x00000000

/* AVS_HOST_L2 :: SET0 :: AVS_INTR_SPARE2 [18:18] */
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_SPARE2_MASK                 0x00040000
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_SPARE2_SHIFT                18
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_SPARE2_DEFAULT              0x00000000

/* AVS_HOST_L2 :: SET0 :: BMU_DCD_INTR [17:17] */
#define BCHP_AVS_HOST_L2_SET0_BMU_DCD_INTR_MASK                    0x00020000
#define BCHP_AVS_HOST_L2_SET0_BMU_DCD_INTR_SHIFT                   17
#define BCHP_AVS_HOST_L2_SET0_BMU_DCD_INTR_DEFAULT                 0x00000000

/* AVS_HOST_L2 :: SET0 :: BMU_DEB_INTR [16:16] */
#define BCHP_AVS_HOST_L2_SET0_BMU_DEB_INTR_MASK                    0x00010000
#define BCHP_AVS_HOST_L2_SET0_BMU_DEB_INTR_SHIFT                   16
#define BCHP_AVS_HOST_L2_SET0_BMU_DEB_INTR_DEFAULT                 0x00000000

/* AVS_HOST_L2 :: SET0 :: AVS_INTR_IGNORE_INP_DONE [15:15] */
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_IGNORE_INP_DONE_MASK        0x00008000
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_IGNORE_INP_DONE_SHIFT       15
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_IGNORE_INP_DONE_DEFAULT     0x00000000

/* AVS_HOST_L2 :: SET0 :: AVS_TMON_INTR [14:14] */
#define BCHP_AVS_HOST_L2_SET0_AVS_TMON_INTR_MASK                   0x00004000
#define BCHP_AVS_HOST_L2_SET0_AVS_TMON_INTR_SHIFT                  14
#define BCHP_AVS_HOST_L2_SET0_AVS_TMON_INTR_DEFAULT                0x00000000

/* AVS_HOST_L2 :: SET0 :: STB_POWER_CYCLE [13:13] */
#define BCHP_AVS_HOST_L2_SET0_STB_POWER_CYCLE_MASK                 0x00002000
#define BCHP_AVS_HOST_L2_SET0_STB_POWER_CYCLE_SHIFT                13
#define BCHP_AVS_HOST_L2_SET0_STB_POWER_CYCLE_DEFAULT              0x00000000

/* AVS_HOST_L2 :: SET0 :: AVS_INTR_SPARE1 [12:12] */
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_SPARE1_MASK                 0x00001000
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_SPARE1_SHIFT                12
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_SPARE1_DEFAULT              0x00000000

/* AVS_HOST_L2 :: SET0 :: PM_BBM_INTR_CPU_OUT [11:11] */
#define BCHP_AVS_HOST_L2_SET0_PM_BBM_INTR_CPU_OUT_MASK             0x00000800
#define BCHP_AVS_HOST_L2_SET0_PM_BBM_INTR_CPU_OUT_SHIFT            11
#define BCHP_AVS_HOST_L2_SET0_PM_BBM_INTR_CPU_OUT_DEFAULT          0x00000000

/* AVS_HOST_L2 :: SET0 :: AVS_INTR_IGNORE_INP [10:10] */
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_IGNORE_INP_MASK             0x00000400
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_IGNORE_INP_SHIFT            10
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_IGNORE_INP_DEFAULT          0x00000000

/* AVS_HOST_L2 :: SET0 :: AVS_INTR_AC_LOST [09:09] */
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_AC_LOST_MASK                0x00000200
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_AC_LOST_SHIFT               9
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_AC_LOST_DEFAULT             0x00000000

/* AVS_HOST_L2 :: SET0 :: AVS_INTR_AC_RES [08:08] */
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_AC_RES_MASK                 0x00000100
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_AC_RES_SHIFT                8
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_AC_RES_DEFAULT              0x00000000

/* AVS_HOST_L2 :: SET0 :: AVS_INTR_LOW_BATT [07:07] */
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_LOW_BATT_MASK               0x00000080
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_LOW_BATT_SHIFT              7
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_LOW_BATT_DEFAULT            0x00000000

/* AVS_HOST_L2 :: SET0 :: AVS_INTR_HE_WKUP [06:06] */
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_HE_WKUP_MASK                0x00000040
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_HE_WKUP_SHIFT               6
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_HE_WKUP_DEFAULT             0x00000000

/* AVS_HOST_L2 :: SET0 :: AVS_INTR_PM [05:05] */
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_PM_MASK                     0x00000020
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_PM_SHIFT                    5
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_PM_DEFAULT                  0x00000000

/* AVS_HOST_L2 :: SET0 :: AVS_INTR_SW_1_MEAS_DONE [04:04] */
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_SW_1_MEAS_DONE_MASK         0x00000010
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_SW_1_MEAS_DONE_SHIFT        4
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_SW_1_MEAS_DONE_DEFAULT      0x00000000

/* AVS_HOST_L2 :: SET0 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_SW_0_MEAS_DONE_MASK         0x00000008
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_SW_0_MEAS_DONE_SHIFT        3
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_SW_0_MEAS_DONE_DEFAULT      0x00000000

/* AVS_HOST_L2 :: SET0 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_PWD_MASK                    0x00000004
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_PWD_SHIFT                   2
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_PWD_DEFAULT                 0x00000000

/* AVS_HOST_L2 :: SET0 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_THRESHOLD2_MASK             0x00000002
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_THRESHOLD2_SHIFT            1
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_THRESHOLD2_DEFAULT          0x00000000

/* AVS_HOST_L2 :: SET0 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_THRESHOLD1_MASK             0x00000001
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_THRESHOLD1_SHIFT            0
#define BCHP_AVS_HOST_L2_SET0_AVS_INTR_THRESHOLD1_DEFAULT          0x00000000

/***************************************************************************
 *CLEAR0 - Host Interrupt Clear Register
 ***************************************************************************/
/* AVS_HOST_L2 :: CLEAR0 :: reserved_for_padding0 [31:21] */
#define BCHP_AVS_HOST_L2_CLEAR0_reserved_for_padding0_MASK         0xffe00000
#define BCHP_AVS_HOST_L2_CLEAR0_reserved_for_padding0_SHIFT        21

/* AVS_HOST_L2 :: CLEAR0 :: SW_INTR [20:20] */
#define BCHP_AVS_HOST_L2_CLEAR0_SW_INTR_MASK                       0x00100000
#define BCHP_AVS_HOST_L2_CLEAR0_SW_INTR_SHIFT                      20

/* AVS_HOST_L2 :: CLEAR0 :: AVS_INTR_SPARE3 [19:19] */
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_SPARE3_MASK               0x00080000
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_SPARE3_SHIFT              19
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_SPARE3_DEFAULT            0x00000000

/* AVS_HOST_L2 :: CLEAR0 :: AVS_INTR_SPARE2 [18:18] */
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_SPARE2_MASK               0x00040000
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_SPARE2_SHIFT              18
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_SPARE2_DEFAULT            0x00000000

/* AVS_HOST_L2 :: CLEAR0 :: BMU_DCD_INTR [17:17] */
#define BCHP_AVS_HOST_L2_CLEAR0_BMU_DCD_INTR_MASK                  0x00020000
#define BCHP_AVS_HOST_L2_CLEAR0_BMU_DCD_INTR_SHIFT                 17
#define BCHP_AVS_HOST_L2_CLEAR0_BMU_DCD_INTR_DEFAULT               0x00000000

/* AVS_HOST_L2 :: CLEAR0 :: BMU_DEB_INTR [16:16] */
#define BCHP_AVS_HOST_L2_CLEAR0_BMU_DEB_INTR_MASK                  0x00010000
#define BCHP_AVS_HOST_L2_CLEAR0_BMU_DEB_INTR_SHIFT                 16
#define BCHP_AVS_HOST_L2_CLEAR0_BMU_DEB_INTR_DEFAULT               0x00000000

/* AVS_HOST_L2 :: CLEAR0 :: AVS_INTR_IGNORE_INP_DONE [15:15] */
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_IGNORE_INP_DONE_MASK      0x00008000
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_IGNORE_INP_DONE_SHIFT     15
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_IGNORE_INP_DONE_DEFAULT   0x00000000

/* AVS_HOST_L2 :: CLEAR0 :: AVS_TMON_INTR [14:14] */
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_TMON_INTR_MASK                 0x00004000
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_TMON_INTR_SHIFT                14
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_TMON_INTR_DEFAULT              0x00000000

/* AVS_HOST_L2 :: CLEAR0 :: STB_POWER_CYCLE [13:13] */
#define BCHP_AVS_HOST_L2_CLEAR0_STB_POWER_CYCLE_MASK               0x00002000
#define BCHP_AVS_HOST_L2_CLEAR0_STB_POWER_CYCLE_SHIFT              13
#define BCHP_AVS_HOST_L2_CLEAR0_STB_POWER_CYCLE_DEFAULT            0x00000000

/* AVS_HOST_L2 :: CLEAR0 :: AVS_INTR_SPARE1 [12:12] */
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_SPARE1_MASK               0x00001000
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_SPARE1_SHIFT              12
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_SPARE1_DEFAULT            0x00000000

/* AVS_HOST_L2 :: CLEAR0 :: PM_BBM_INTR_CPU_OUT [11:11] */
#define BCHP_AVS_HOST_L2_CLEAR0_PM_BBM_INTR_CPU_OUT_MASK           0x00000800
#define BCHP_AVS_HOST_L2_CLEAR0_PM_BBM_INTR_CPU_OUT_SHIFT          11
#define BCHP_AVS_HOST_L2_CLEAR0_PM_BBM_INTR_CPU_OUT_DEFAULT        0x00000000

/* AVS_HOST_L2 :: CLEAR0 :: AVS_INTR_IGNORE_INP [10:10] */
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_IGNORE_INP_MASK           0x00000400
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_IGNORE_INP_SHIFT          10
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_IGNORE_INP_DEFAULT        0x00000000

/* AVS_HOST_L2 :: CLEAR0 :: AVS_INTR_AC_LOST [09:09] */
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_AC_LOST_MASK              0x00000200
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_AC_LOST_SHIFT             9
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_AC_LOST_DEFAULT           0x00000000

/* AVS_HOST_L2 :: CLEAR0 :: AVS_INTR_AC_RES [08:08] */
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_AC_RES_MASK               0x00000100
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_AC_RES_SHIFT              8
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_AC_RES_DEFAULT            0x00000000

/* AVS_HOST_L2 :: CLEAR0 :: AVS_INTR_LOW_BATT [07:07] */
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_LOW_BATT_MASK             0x00000080
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_LOW_BATT_SHIFT            7
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_LOW_BATT_DEFAULT          0x00000000

/* AVS_HOST_L2 :: CLEAR0 :: AVS_INTR_HE_WKUP [06:06] */
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_HE_WKUP_MASK              0x00000040
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_HE_WKUP_SHIFT             6
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_HE_WKUP_DEFAULT           0x00000000

/* AVS_HOST_L2 :: CLEAR0 :: AVS_INTR_PM [05:05] */
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_PM_MASK                   0x00000020
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_PM_SHIFT                  5
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_PM_DEFAULT                0x00000000

/* AVS_HOST_L2 :: CLEAR0 :: AVS_INTR_SW_1_MEAS_DONE [04:04] */
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_SW_1_MEAS_DONE_MASK       0x00000010
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_SW_1_MEAS_DONE_SHIFT      4
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_SW_1_MEAS_DONE_DEFAULT    0x00000000

/* AVS_HOST_L2 :: CLEAR0 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_SW_0_MEAS_DONE_MASK       0x00000008
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_SW_0_MEAS_DONE_SHIFT      3
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_SW_0_MEAS_DONE_DEFAULT    0x00000000

/* AVS_HOST_L2 :: CLEAR0 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_PWD_MASK                  0x00000004
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_PWD_SHIFT                 2
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_PWD_DEFAULT               0x00000000

/* AVS_HOST_L2 :: CLEAR0 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_THRESHOLD2_MASK           0x00000002
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_THRESHOLD2_SHIFT          1
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_THRESHOLD2_DEFAULT        0x00000000

/* AVS_HOST_L2 :: CLEAR0 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_THRESHOLD1_MASK           0x00000001
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_THRESHOLD1_SHIFT          0
#define BCHP_AVS_HOST_L2_CLEAR0_AVS_INTR_THRESHOLD1_DEFAULT        0x00000000

/***************************************************************************
 *MASK_STATUS0 - Host Interrupt Mask Status Register
 ***************************************************************************/
/* AVS_HOST_L2 :: MASK_STATUS0 :: reserved_for_padding0 [31:21] */
#define BCHP_AVS_HOST_L2_MASK_STATUS0_reserved_for_padding0_MASK   0xffe00000
#define BCHP_AVS_HOST_L2_MASK_STATUS0_reserved_for_padding0_SHIFT  21

/* AVS_HOST_L2 :: MASK_STATUS0 :: SW_INTR [20:20] */
#define BCHP_AVS_HOST_L2_MASK_STATUS0_SW_INTR_MASK                 0x00100000
#define BCHP_AVS_HOST_L2_MASK_STATUS0_SW_INTR_SHIFT                20

/* AVS_HOST_L2 :: MASK_STATUS0 :: AVS_INTR_SPARE3 [19:19] */
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_SPARE3_MASK         0x00080000
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_SPARE3_SHIFT        19
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_SPARE3_DEFAULT      0x00000001

/* AVS_HOST_L2 :: MASK_STATUS0 :: AVS_INTR_SPARE2 [18:18] */
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_SPARE2_MASK         0x00040000
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_SPARE2_SHIFT        18
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_SPARE2_DEFAULT      0x00000001

/* AVS_HOST_L2 :: MASK_STATUS0 :: BMU_DCD_INTR [17:17] */
#define BCHP_AVS_HOST_L2_MASK_STATUS0_BMU_DCD_INTR_MASK            0x00020000
#define BCHP_AVS_HOST_L2_MASK_STATUS0_BMU_DCD_INTR_SHIFT           17
#define BCHP_AVS_HOST_L2_MASK_STATUS0_BMU_DCD_INTR_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_STATUS0 :: BMU_DEB_INTR [16:16] */
#define BCHP_AVS_HOST_L2_MASK_STATUS0_BMU_DEB_INTR_MASK            0x00010000
#define BCHP_AVS_HOST_L2_MASK_STATUS0_BMU_DEB_INTR_SHIFT           16
#define BCHP_AVS_HOST_L2_MASK_STATUS0_BMU_DEB_INTR_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_STATUS0 :: AVS_INTR_IGNORE_INP_DONE [15:15] */
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_IGNORE_INP_DONE_MASK 0x00008000
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_IGNORE_INP_DONE_SHIFT 15
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_IGNORE_INP_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_STATUS0 :: AVS_TMON_INTR [14:14] */
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_TMON_INTR_MASK           0x00004000
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_TMON_INTR_SHIFT          14
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_TMON_INTR_DEFAULT        0x00000001

/* AVS_HOST_L2 :: MASK_STATUS0 :: STB_POWER_CYCLE [13:13] */
#define BCHP_AVS_HOST_L2_MASK_STATUS0_STB_POWER_CYCLE_MASK         0x00002000
#define BCHP_AVS_HOST_L2_MASK_STATUS0_STB_POWER_CYCLE_SHIFT        13
#define BCHP_AVS_HOST_L2_MASK_STATUS0_STB_POWER_CYCLE_DEFAULT      0x00000001

/* AVS_HOST_L2 :: MASK_STATUS0 :: AVS_INTR_SPARE1 [12:12] */
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_SPARE1_MASK         0x00001000
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_SPARE1_SHIFT        12
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_SPARE1_DEFAULT      0x00000001

/* AVS_HOST_L2 :: MASK_STATUS0 :: PM_BBM_INTR_CPU_OUT [11:11] */
#define BCHP_AVS_HOST_L2_MASK_STATUS0_PM_BBM_INTR_CPU_OUT_MASK     0x00000800
#define BCHP_AVS_HOST_L2_MASK_STATUS0_PM_BBM_INTR_CPU_OUT_SHIFT    11
#define BCHP_AVS_HOST_L2_MASK_STATUS0_PM_BBM_INTR_CPU_OUT_DEFAULT  0x00000001

/* AVS_HOST_L2 :: MASK_STATUS0 :: AVS_INTR_IGNORE_INP [10:10] */
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_IGNORE_INP_MASK     0x00000400
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_IGNORE_INP_SHIFT    10
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_IGNORE_INP_DEFAULT  0x00000001

/* AVS_HOST_L2 :: MASK_STATUS0 :: AVS_INTR_AC_LOST [09:09] */
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_AC_LOST_MASK        0x00000200
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_AC_LOST_SHIFT       9
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_AC_LOST_DEFAULT     0x00000001

/* AVS_HOST_L2 :: MASK_STATUS0 :: AVS_INTR_AC_RES [08:08] */
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_AC_RES_MASK         0x00000100
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_AC_RES_SHIFT        8
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_AC_RES_DEFAULT      0x00000001

/* AVS_HOST_L2 :: MASK_STATUS0 :: AVS_INTR_LOW_BATT [07:07] */
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_LOW_BATT_MASK       0x00000080
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_LOW_BATT_SHIFT      7
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_LOW_BATT_DEFAULT    0x00000001

/* AVS_HOST_L2 :: MASK_STATUS0 :: AVS_INTR_HE_WKUP [06:06] */
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_HE_WKUP_MASK        0x00000040
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_HE_WKUP_SHIFT       6
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_HE_WKUP_DEFAULT     0x00000001

/* AVS_HOST_L2 :: MASK_STATUS0 :: AVS_INTR_PM [05:05] */
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_PM_MASK             0x00000020
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_PM_SHIFT            5
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_PM_DEFAULT          0x00000001

/* AVS_HOST_L2 :: MASK_STATUS0 :: AVS_INTR_SW_1_MEAS_DONE [04:04] */
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_SW_1_MEAS_DONE_MASK 0x00000010
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_SW_1_MEAS_DONE_SHIFT 4
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_SW_1_MEAS_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_STATUS0 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_SW_0_MEAS_DONE_MASK 0x00000008
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_SW_0_MEAS_DONE_SHIFT 3
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_SW_0_MEAS_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_STATUS0 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_PWD_MASK            0x00000004
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_PWD_SHIFT           2
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_PWD_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_STATUS0 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_THRESHOLD2_MASK     0x00000002
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_THRESHOLD2_SHIFT    1
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_THRESHOLD2_DEFAULT  0x00000001

/* AVS_HOST_L2 :: MASK_STATUS0 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_THRESHOLD1_MASK     0x00000001
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_THRESHOLD1_SHIFT    0
#define BCHP_AVS_HOST_L2_MASK_STATUS0_AVS_INTR_THRESHOLD1_DEFAULT  0x00000001

/***************************************************************************
 *MASK_SET0 - Host Interrupt Mask Set Register
 ***************************************************************************/
/* AVS_HOST_L2 :: MASK_SET0 :: reserved_for_padding0 [31:21] */
#define BCHP_AVS_HOST_L2_MASK_SET0_reserved_for_padding0_MASK      0xffe00000
#define BCHP_AVS_HOST_L2_MASK_SET0_reserved_for_padding0_SHIFT     21

/* AVS_HOST_L2 :: MASK_SET0 :: SW_INTR [20:20] */
#define BCHP_AVS_HOST_L2_MASK_SET0_SW_INTR_MASK                    0x00100000
#define BCHP_AVS_HOST_L2_MASK_SET0_SW_INTR_SHIFT                   20

/* AVS_HOST_L2 :: MASK_SET0 :: AVS_INTR_SPARE3 [19:19] */
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_SPARE3_MASK            0x00080000
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_SPARE3_SHIFT           19
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_SPARE3_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_SET0 :: AVS_INTR_SPARE2 [18:18] */
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_SPARE2_MASK            0x00040000
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_SPARE2_SHIFT           18
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_SPARE2_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_SET0 :: BMU_DCD_INTR [17:17] */
#define BCHP_AVS_HOST_L2_MASK_SET0_BMU_DCD_INTR_MASK               0x00020000
#define BCHP_AVS_HOST_L2_MASK_SET0_BMU_DCD_INTR_SHIFT              17
#define BCHP_AVS_HOST_L2_MASK_SET0_BMU_DCD_INTR_DEFAULT            0x00000001

/* AVS_HOST_L2 :: MASK_SET0 :: BMU_DEB_INTR [16:16] */
#define BCHP_AVS_HOST_L2_MASK_SET0_BMU_DEB_INTR_MASK               0x00010000
#define BCHP_AVS_HOST_L2_MASK_SET0_BMU_DEB_INTR_SHIFT              16
#define BCHP_AVS_HOST_L2_MASK_SET0_BMU_DEB_INTR_DEFAULT            0x00000001

/* AVS_HOST_L2 :: MASK_SET0 :: AVS_INTR_IGNORE_INP_DONE [15:15] */
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_IGNORE_INP_DONE_MASK   0x00008000
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_IGNORE_INP_DONE_SHIFT  15
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_IGNORE_INP_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_SET0 :: AVS_TMON_INTR [14:14] */
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_TMON_INTR_MASK              0x00004000
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_TMON_INTR_SHIFT             14
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_TMON_INTR_DEFAULT           0x00000001

/* AVS_HOST_L2 :: MASK_SET0 :: STB_POWER_CYCLE [13:13] */
#define BCHP_AVS_HOST_L2_MASK_SET0_STB_POWER_CYCLE_MASK            0x00002000
#define BCHP_AVS_HOST_L2_MASK_SET0_STB_POWER_CYCLE_SHIFT           13
#define BCHP_AVS_HOST_L2_MASK_SET0_STB_POWER_CYCLE_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_SET0 :: AVS_INTR_SPARE1 [12:12] */
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_SPARE1_MASK            0x00001000
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_SPARE1_SHIFT           12
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_SPARE1_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_SET0 :: PM_BBM_INTR_CPU_OUT [11:11] */
#define BCHP_AVS_HOST_L2_MASK_SET0_PM_BBM_INTR_CPU_OUT_MASK        0x00000800
#define BCHP_AVS_HOST_L2_MASK_SET0_PM_BBM_INTR_CPU_OUT_SHIFT       11
#define BCHP_AVS_HOST_L2_MASK_SET0_PM_BBM_INTR_CPU_OUT_DEFAULT     0x00000001

/* AVS_HOST_L2 :: MASK_SET0 :: AVS_INTR_IGNORE_INP [10:10] */
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_IGNORE_INP_MASK        0x00000400
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_IGNORE_INP_SHIFT       10
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_IGNORE_INP_DEFAULT     0x00000001

/* AVS_HOST_L2 :: MASK_SET0 :: AVS_INTR_AC_LOST [09:09] */
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_AC_LOST_MASK           0x00000200
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_AC_LOST_SHIFT          9
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_AC_LOST_DEFAULT        0x00000001

/* AVS_HOST_L2 :: MASK_SET0 :: AVS_INTR_AC_RES [08:08] */
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_AC_RES_MASK            0x00000100
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_AC_RES_SHIFT           8
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_AC_RES_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_SET0 :: AVS_INTR_LOW_BATT [07:07] */
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_LOW_BATT_MASK          0x00000080
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_LOW_BATT_SHIFT         7
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_LOW_BATT_DEFAULT       0x00000001

/* AVS_HOST_L2 :: MASK_SET0 :: AVS_INTR_HE_WKUP [06:06] */
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_HE_WKUP_MASK           0x00000040
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_HE_WKUP_SHIFT          6
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_HE_WKUP_DEFAULT        0x00000001

/* AVS_HOST_L2 :: MASK_SET0 :: AVS_INTR_PM [05:05] */
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_PM_MASK                0x00000020
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_PM_SHIFT               5
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_PM_DEFAULT             0x00000001

/* AVS_HOST_L2 :: MASK_SET0 :: AVS_INTR_SW_1_MEAS_DONE [04:04] */
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_SW_1_MEAS_DONE_MASK    0x00000010
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_SW_1_MEAS_DONE_SHIFT   4
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_SW_1_MEAS_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_SET0 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_SW_0_MEAS_DONE_MASK    0x00000008
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_SW_0_MEAS_DONE_SHIFT   3
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_SW_0_MEAS_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_SET0 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_PWD_MASK               0x00000004
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_PWD_SHIFT              2
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_PWD_DEFAULT            0x00000001

/* AVS_HOST_L2 :: MASK_SET0 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_THRESHOLD2_MASK        0x00000002
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_THRESHOLD2_SHIFT       1
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_THRESHOLD2_DEFAULT     0x00000001

/* AVS_HOST_L2 :: MASK_SET0 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_THRESHOLD1_MASK        0x00000001
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_THRESHOLD1_SHIFT       0
#define BCHP_AVS_HOST_L2_MASK_SET0_AVS_INTR_THRESHOLD1_DEFAULT     0x00000001

/***************************************************************************
 *MASK_CLEAR0 - Host Interrupt Mask Clear Register
 ***************************************************************************/
/* AVS_HOST_L2 :: MASK_CLEAR0 :: reserved_for_padding0 [31:21] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_reserved_for_padding0_MASK    0xffe00000
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_reserved_for_padding0_SHIFT   21

/* AVS_HOST_L2 :: MASK_CLEAR0 :: SW_INTR [20:20] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_SW_INTR_MASK                  0x00100000
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_SW_INTR_SHIFT                 20

/* AVS_HOST_L2 :: MASK_CLEAR0 :: AVS_INTR_SPARE3 [19:19] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_SPARE3_MASK          0x00080000
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_SPARE3_SHIFT         19
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_SPARE3_DEFAULT       0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR0 :: AVS_INTR_SPARE2 [18:18] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_SPARE2_MASK          0x00040000
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_SPARE2_SHIFT         18
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_SPARE2_DEFAULT       0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR0 :: BMU_DCD_INTR [17:17] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_BMU_DCD_INTR_MASK             0x00020000
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_BMU_DCD_INTR_SHIFT            17
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_BMU_DCD_INTR_DEFAULT          0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR0 :: BMU_DEB_INTR [16:16] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_BMU_DEB_INTR_MASK             0x00010000
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_BMU_DEB_INTR_SHIFT            16
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_BMU_DEB_INTR_DEFAULT          0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR0 :: AVS_INTR_IGNORE_INP_DONE [15:15] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_IGNORE_INP_DONE_MASK 0x00008000
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_IGNORE_INP_DONE_SHIFT 15
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_IGNORE_INP_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR0 :: AVS_TMON_INTR [14:14] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_TMON_INTR_MASK            0x00004000
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_TMON_INTR_SHIFT           14
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_TMON_INTR_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR0 :: STB_POWER_CYCLE [13:13] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_STB_POWER_CYCLE_MASK          0x00002000
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_STB_POWER_CYCLE_SHIFT         13
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_STB_POWER_CYCLE_DEFAULT       0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR0 :: AVS_INTR_SPARE1 [12:12] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_SPARE1_MASK          0x00001000
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_SPARE1_SHIFT         12
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_SPARE1_DEFAULT       0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR0 :: PM_BBM_INTR_CPU_OUT [11:11] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_PM_BBM_INTR_CPU_OUT_MASK      0x00000800
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_PM_BBM_INTR_CPU_OUT_SHIFT     11
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_PM_BBM_INTR_CPU_OUT_DEFAULT   0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR0 :: AVS_INTR_IGNORE_INP [10:10] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_IGNORE_INP_MASK      0x00000400
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_IGNORE_INP_SHIFT     10
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_IGNORE_INP_DEFAULT   0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR0 :: AVS_INTR_AC_LOST [09:09] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_AC_LOST_MASK         0x00000200
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_AC_LOST_SHIFT        9
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_AC_LOST_DEFAULT      0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR0 :: AVS_INTR_AC_RES [08:08] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_AC_RES_MASK          0x00000100
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_AC_RES_SHIFT         8
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_AC_RES_DEFAULT       0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR0 :: AVS_INTR_LOW_BATT [07:07] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_LOW_BATT_MASK        0x00000080
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_LOW_BATT_SHIFT       7
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_LOW_BATT_DEFAULT     0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR0 :: AVS_INTR_HE_WKUP [06:06] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_HE_WKUP_MASK         0x00000040
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_HE_WKUP_SHIFT        6
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_HE_WKUP_DEFAULT      0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR0 :: AVS_INTR_PM [05:05] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_PM_MASK              0x00000020
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_PM_SHIFT             5
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_PM_DEFAULT           0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR0 :: AVS_INTR_SW_1_MEAS_DONE [04:04] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_SW_1_MEAS_DONE_MASK  0x00000010
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_SW_1_MEAS_DONE_SHIFT 4
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_SW_1_MEAS_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR0 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_SW_0_MEAS_DONE_MASK  0x00000008
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_SW_0_MEAS_DONE_SHIFT 3
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_SW_0_MEAS_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR0 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_PWD_MASK             0x00000004
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_PWD_SHIFT            2
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_PWD_DEFAULT          0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR0 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_THRESHOLD2_MASK      0x00000002
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_THRESHOLD2_SHIFT     1
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_THRESHOLD2_DEFAULT   0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR0 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_THRESHOLD1_MASK      0x00000001
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_THRESHOLD1_SHIFT     0
#define BCHP_AVS_HOST_L2_MASK_CLEAR0_AVS_INTR_THRESHOLD1_DEFAULT   0x00000001

/***************************************************************************
 *STATUS1 - Host Interrupt Status Register
 ***************************************************************************/
/* AVS_HOST_L2 :: STATUS1 :: reserved_for_padding0 [31:21] */
#define BCHP_AVS_HOST_L2_STATUS1_reserved_for_padding0_MASK        0xffe00000
#define BCHP_AVS_HOST_L2_STATUS1_reserved_for_padding0_SHIFT       21

/* AVS_HOST_L2 :: STATUS1 :: SW_INTR [20:20] */
#define BCHP_AVS_HOST_L2_STATUS1_SW_INTR_MASK                      0x00100000
#define BCHP_AVS_HOST_L2_STATUS1_SW_INTR_SHIFT                     20

/* AVS_HOST_L2 :: STATUS1 :: AVS_INTR_SPARE3 [19:19] */
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_SPARE3_MASK              0x00080000
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_SPARE3_SHIFT             19
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_SPARE3_DEFAULT           0x00000000

/* AVS_HOST_L2 :: STATUS1 :: AVS_INTR_SPARE2 [18:18] */
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_SPARE2_MASK              0x00040000
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_SPARE2_SHIFT             18
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_SPARE2_DEFAULT           0x00000000

/* AVS_HOST_L2 :: STATUS1 :: BMU_DCD_INTR [17:17] */
#define BCHP_AVS_HOST_L2_STATUS1_BMU_DCD_INTR_MASK                 0x00020000
#define BCHP_AVS_HOST_L2_STATUS1_BMU_DCD_INTR_SHIFT                17
#define BCHP_AVS_HOST_L2_STATUS1_BMU_DCD_INTR_DEFAULT              0x00000000

/* AVS_HOST_L2 :: STATUS1 :: BMU_DEB_INTR [16:16] */
#define BCHP_AVS_HOST_L2_STATUS1_BMU_DEB_INTR_MASK                 0x00010000
#define BCHP_AVS_HOST_L2_STATUS1_BMU_DEB_INTR_SHIFT                16
#define BCHP_AVS_HOST_L2_STATUS1_BMU_DEB_INTR_DEFAULT              0x00000000

/* AVS_HOST_L2 :: STATUS1 :: AVS_INTR_IGNORE_INP_DONE [15:15] */
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_IGNORE_INP_DONE_MASK     0x00008000
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_IGNORE_INP_DONE_SHIFT    15
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_IGNORE_INP_DONE_DEFAULT  0x00000000

/* AVS_HOST_L2 :: STATUS1 :: AVS_TMON_INTR [14:14] */
#define BCHP_AVS_HOST_L2_STATUS1_AVS_TMON_INTR_MASK                0x00004000
#define BCHP_AVS_HOST_L2_STATUS1_AVS_TMON_INTR_SHIFT               14
#define BCHP_AVS_HOST_L2_STATUS1_AVS_TMON_INTR_DEFAULT             0x00000000

/* AVS_HOST_L2 :: STATUS1 :: STB_POWER_CYCLE [13:13] */
#define BCHP_AVS_HOST_L2_STATUS1_STB_POWER_CYCLE_MASK              0x00002000
#define BCHP_AVS_HOST_L2_STATUS1_STB_POWER_CYCLE_SHIFT             13
#define BCHP_AVS_HOST_L2_STATUS1_STB_POWER_CYCLE_DEFAULT           0x00000000

/* AVS_HOST_L2 :: STATUS1 :: AVS_INTR_SPARE1 [12:12] */
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_SPARE1_MASK              0x00001000
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_SPARE1_SHIFT             12
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_SPARE1_DEFAULT           0x00000000

/* AVS_HOST_L2 :: STATUS1 :: PM_BBM_INTR_CPU_OUT [11:11] */
#define BCHP_AVS_HOST_L2_STATUS1_PM_BBM_INTR_CPU_OUT_MASK          0x00000800
#define BCHP_AVS_HOST_L2_STATUS1_PM_BBM_INTR_CPU_OUT_SHIFT         11
#define BCHP_AVS_HOST_L2_STATUS1_PM_BBM_INTR_CPU_OUT_DEFAULT       0x00000000

/* AVS_HOST_L2 :: STATUS1 :: AVS_INTR_IGNORE_INP [10:10] */
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_IGNORE_INP_MASK          0x00000400
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_IGNORE_INP_SHIFT         10
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_IGNORE_INP_DEFAULT       0x00000000

/* AVS_HOST_L2 :: STATUS1 :: AVS_INTR_AC_LOST [09:09] */
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_AC_LOST_MASK             0x00000200
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_AC_LOST_SHIFT            9
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_AC_LOST_DEFAULT          0x00000000

/* AVS_HOST_L2 :: STATUS1 :: AVS_INTR_AC_RES [08:08] */
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_AC_RES_MASK              0x00000100
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_AC_RES_SHIFT             8
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_AC_RES_DEFAULT           0x00000000

/* AVS_HOST_L2 :: STATUS1 :: AVS_INTR_LOW_BATT [07:07] */
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_LOW_BATT_MASK            0x00000080
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_LOW_BATT_SHIFT           7
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_LOW_BATT_DEFAULT         0x00000000

/* AVS_HOST_L2 :: STATUS1 :: AVS_INTR_HE_WKUP [06:06] */
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_HE_WKUP_MASK             0x00000040
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_HE_WKUP_SHIFT            6
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_HE_WKUP_DEFAULT          0x00000000

/* AVS_HOST_L2 :: STATUS1 :: AVS_INTR_PM [05:05] */
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_PM_MASK                  0x00000020
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_PM_SHIFT                 5
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_PM_DEFAULT               0x00000000

/* AVS_HOST_L2 :: STATUS1 :: AVS_INTR_SW_1_MEAS_DONE [04:04] */
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_SW_1_MEAS_DONE_MASK      0x00000010
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_SW_1_MEAS_DONE_SHIFT     4
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_SW_1_MEAS_DONE_DEFAULT   0x00000000

/* AVS_HOST_L2 :: STATUS1 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_SW_0_MEAS_DONE_MASK      0x00000008
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_SW_0_MEAS_DONE_SHIFT     3
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_SW_0_MEAS_DONE_DEFAULT   0x00000000

/* AVS_HOST_L2 :: STATUS1 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_PWD_MASK                 0x00000004
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_PWD_SHIFT                2
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_PWD_DEFAULT              0x00000000

/* AVS_HOST_L2 :: STATUS1 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_THRESHOLD2_MASK          0x00000002
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_THRESHOLD2_SHIFT         1
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_THRESHOLD2_DEFAULT       0x00000000

/* AVS_HOST_L2 :: STATUS1 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_THRESHOLD1_MASK          0x00000001
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_THRESHOLD1_SHIFT         0
#define BCHP_AVS_HOST_L2_STATUS1_AVS_INTR_THRESHOLD1_DEFAULT       0x00000000

/***************************************************************************
 *SET1 - Host Interrupt Set Register
 ***************************************************************************/
/* AVS_HOST_L2 :: SET1 :: reserved_for_padding0 [31:21] */
#define BCHP_AVS_HOST_L2_SET1_reserved_for_padding0_MASK           0xffe00000
#define BCHP_AVS_HOST_L2_SET1_reserved_for_padding0_SHIFT          21

/* AVS_HOST_L2 :: SET1 :: SW_INTR [20:20] */
#define BCHP_AVS_HOST_L2_SET1_SW_INTR_MASK                         0x00100000
#define BCHP_AVS_HOST_L2_SET1_SW_INTR_SHIFT                        20

/* AVS_HOST_L2 :: SET1 :: AVS_INTR_SPARE3 [19:19] */
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_SPARE3_MASK                 0x00080000
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_SPARE3_SHIFT                19
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_SPARE3_DEFAULT              0x00000000

/* AVS_HOST_L2 :: SET1 :: AVS_INTR_SPARE2 [18:18] */
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_SPARE2_MASK                 0x00040000
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_SPARE2_SHIFT                18
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_SPARE2_DEFAULT              0x00000000

/* AVS_HOST_L2 :: SET1 :: BMU_DCD_INTR [17:17] */
#define BCHP_AVS_HOST_L2_SET1_BMU_DCD_INTR_MASK                    0x00020000
#define BCHP_AVS_HOST_L2_SET1_BMU_DCD_INTR_SHIFT                   17
#define BCHP_AVS_HOST_L2_SET1_BMU_DCD_INTR_DEFAULT                 0x00000000

/* AVS_HOST_L2 :: SET1 :: BMU_DEB_INTR [16:16] */
#define BCHP_AVS_HOST_L2_SET1_BMU_DEB_INTR_MASK                    0x00010000
#define BCHP_AVS_HOST_L2_SET1_BMU_DEB_INTR_SHIFT                   16
#define BCHP_AVS_HOST_L2_SET1_BMU_DEB_INTR_DEFAULT                 0x00000000

/* AVS_HOST_L2 :: SET1 :: AVS_INTR_IGNORE_INP_DONE [15:15] */
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_IGNORE_INP_DONE_MASK        0x00008000
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_IGNORE_INP_DONE_SHIFT       15
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_IGNORE_INP_DONE_DEFAULT     0x00000000

/* AVS_HOST_L2 :: SET1 :: AVS_TMON_INTR [14:14] */
#define BCHP_AVS_HOST_L2_SET1_AVS_TMON_INTR_MASK                   0x00004000
#define BCHP_AVS_HOST_L2_SET1_AVS_TMON_INTR_SHIFT                  14
#define BCHP_AVS_HOST_L2_SET1_AVS_TMON_INTR_DEFAULT                0x00000000

/* AVS_HOST_L2 :: SET1 :: STB_POWER_CYCLE [13:13] */
#define BCHP_AVS_HOST_L2_SET1_STB_POWER_CYCLE_MASK                 0x00002000
#define BCHP_AVS_HOST_L2_SET1_STB_POWER_CYCLE_SHIFT                13
#define BCHP_AVS_HOST_L2_SET1_STB_POWER_CYCLE_DEFAULT              0x00000000

/* AVS_HOST_L2 :: SET1 :: AVS_INTR_SPARE1 [12:12] */
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_SPARE1_MASK                 0x00001000
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_SPARE1_SHIFT                12
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_SPARE1_DEFAULT              0x00000000

/* AVS_HOST_L2 :: SET1 :: PM_BBM_INTR_CPU_OUT [11:11] */
#define BCHP_AVS_HOST_L2_SET1_PM_BBM_INTR_CPU_OUT_MASK             0x00000800
#define BCHP_AVS_HOST_L2_SET1_PM_BBM_INTR_CPU_OUT_SHIFT            11
#define BCHP_AVS_HOST_L2_SET1_PM_BBM_INTR_CPU_OUT_DEFAULT          0x00000000

/* AVS_HOST_L2 :: SET1 :: AVS_INTR_IGNORE_INP [10:10] */
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_IGNORE_INP_MASK             0x00000400
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_IGNORE_INP_SHIFT            10
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_IGNORE_INP_DEFAULT          0x00000000

/* AVS_HOST_L2 :: SET1 :: AVS_INTR_AC_LOST [09:09] */
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_AC_LOST_MASK                0x00000200
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_AC_LOST_SHIFT               9
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_AC_LOST_DEFAULT             0x00000000

/* AVS_HOST_L2 :: SET1 :: AVS_INTR_AC_RES [08:08] */
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_AC_RES_MASK                 0x00000100
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_AC_RES_SHIFT                8
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_AC_RES_DEFAULT              0x00000000

/* AVS_HOST_L2 :: SET1 :: AVS_INTR_LOW_BATT [07:07] */
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_LOW_BATT_MASK               0x00000080
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_LOW_BATT_SHIFT              7
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_LOW_BATT_DEFAULT            0x00000000

/* AVS_HOST_L2 :: SET1 :: AVS_INTR_HE_WKUP [06:06] */
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_HE_WKUP_MASK                0x00000040
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_HE_WKUP_SHIFT               6
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_HE_WKUP_DEFAULT             0x00000000

/* AVS_HOST_L2 :: SET1 :: AVS_INTR_PM [05:05] */
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_PM_MASK                     0x00000020
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_PM_SHIFT                    5
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_PM_DEFAULT                  0x00000000

/* AVS_HOST_L2 :: SET1 :: AVS_INTR_SW_1_MEAS_DONE [04:04] */
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_SW_1_MEAS_DONE_MASK         0x00000010
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_SW_1_MEAS_DONE_SHIFT        4
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_SW_1_MEAS_DONE_DEFAULT      0x00000000

/* AVS_HOST_L2 :: SET1 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_SW_0_MEAS_DONE_MASK         0x00000008
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_SW_0_MEAS_DONE_SHIFT        3
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_SW_0_MEAS_DONE_DEFAULT      0x00000000

/* AVS_HOST_L2 :: SET1 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_PWD_MASK                    0x00000004
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_PWD_SHIFT                   2
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_PWD_DEFAULT                 0x00000000

/* AVS_HOST_L2 :: SET1 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_THRESHOLD2_MASK             0x00000002
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_THRESHOLD2_SHIFT            1
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_THRESHOLD2_DEFAULT          0x00000000

/* AVS_HOST_L2 :: SET1 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_THRESHOLD1_MASK             0x00000001
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_THRESHOLD1_SHIFT            0
#define BCHP_AVS_HOST_L2_SET1_AVS_INTR_THRESHOLD1_DEFAULT          0x00000000

/***************************************************************************
 *CLEAR1 - Host Interrupt Clear Register
 ***************************************************************************/
/* AVS_HOST_L2 :: CLEAR1 :: reserved_for_padding0 [31:21] */
#define BCHP_AVS_HOST_L2_CLEAR1_reserved_for_padding0_MASK         0xffe00000
#define BCHP_AVS_HOST_L2_CLEAR1_reserved_for_padding0_SHIFT        21

/* AVS_HOST_L2 :: CLEAR1 :: SW_INTR [20:20] */
#define BCHP_AVS_HOST_L2_CLEAR1_SW_INTR_MASK                       0x00100000
#define BCHP_AVS_HOST_L2_CLEAR1_SW_INTR_SHIFT                      20

/* AVS_HOST_L2 :: CLEAR1 :: AVS_INTR_SPARE3 [19:19] */
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_SPARE3_MASK               0x00080000
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_SPARE3_SHIFT              19
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_SPARE3_DEFAULT            0x00000000

/* AVS_HOST_L2 :: CLEAR1 :: AVS_INTR_SPARE2 [18:18] */
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_SPARE2_MASK               0x00040000
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_SPARE2_SHIFT              18
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_SPARE2_DEFAULT            0x00000000

/* AVS_HOST_L2 :: CLEAR1 :: BMU_DCD_INTR [17:17] */
#define BCHP_AVS_HOST_L2_CLEAR1_BMU_DCD_INTR_MASK                  0x00020000
#define BCHP_AVS_HOST_L2_CLEAR1_BMU_DCD_INTR_SHIFT                 17
#define BCHP_AVS_HOST_L2_CLEAR1_BMU_DCD_INTR_DEFAULT               0x00000000

/* AVS_HOST_L2 :: CLEAR1 :: BMU_DEB_INTR [16:16] */
#define BCHP_AVS_HOST_L2_CLEAR1_BMU_DEB_INTR_MASK                  0x00010000
#define BCHP_AVS_HOST_L2_CLEAR1_BMU_DEB_INTR_SHIFT                 16
#define BCHP_AVS_HOST_L2_CLEAR1_BMU_DEB_INTR_DEFAULT               0x00000000

/* AVS_HOST_L2 :: CLEAR1 :: AVS_INTR_IGNORE_INP_DONE [15:15] */
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_IGNORE_INP_DONE_MASK      0x00008000
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_IGNORE_INP_DONE_SHIFT     15
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_IGNORE_INP_DONE_DEFAULT   0x00000000

/* AVS_HOST_L2 :: CLEAR1 :: AVS_TMON_INTR [14:14] */
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_TMON_INTR_MASK                 0x00004000
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_TMON_INTR_SHIFT                14
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_TMON_INTR_DEFAULT              0x00000000

/* AVS_HOST_L2 :: CLEAR1 :: STB_POWER_CYCLE [13:13] */
#define BCHP_AVS_HOST_L2_CLEAR1_STB_POWER_CYCLE_MASK               0x00002000
#define BCHP_AVS_HOST_L2_CLEAR1_STB_POWER_CYCLE_SHIFT              13
#define BCHP_AVS_HOST_L2_CLEAR1_STB_POWER_CYCLE_DEFAULT            0x00000000

/* AVS_HOST_L2 :: CLEAR1 :: AVS_INTR_SPARE1 [12:12] */
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_SPARE1_MASK               0x00001000
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_SPARE1_SHIFT              12
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_SPARE1_DEFAULT            0x00000000

/* AVS_HOST_L2 :: CLEAR1 :: PM_BBM_INTR_CPU_OUT [11:11] */
#define BCHP_AVS_HOST_L2_CLEAR1_PM_BBM_INTR_CPU_OUT_MASK           0x00000800
#define BCHP_AVS_HOST_L2_CLEAR1_PM_BBM_INTR_CPU_OUT_SHIFT          11
#define BCHP_AVS_HOST_L2_CLEAR1_PM_BBM_INTR_CPU_OUT_DEFAULT        0x00000000

/* AVS_HOST_L2 :: CLEAR1 :: AVS_INTR_IGNORE_INP [10:10] */
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_IGNORE_INP_MASK           0x00000400
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_IGNORE_INP_SHIFT          10
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_IGNORE_INP_DEFAULT        0x00000000

/* AVS_HOST_L2 :: CLEAR1 :: AVS_INTR_AC_LOST [09:09] */
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_AC_LOST_MASK              0x00000200
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_AC_LOST_SHIFT             9
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_AC_LOST_DEFAULT           0x00000000

/* AVS_HOST_L2 :: CLEAR1 :: AVS_INTR_AC_RES [08:08] */
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_AC_RES_MASK               0x00000100
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_AC_RES_SHIFT              8
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_AC_RES_DEFAULT            0x00000000

/* AVS_HOST_L2 :: CLEAR1 :: AVS_INTR_LOW_BATT [07:07] */
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_LOW_BATT_MASK             0x00000080
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_LOW_BATT_SHIFT            7
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_LOW_BATT_DEFAULT          0x00000000

/* AVS_HOST_L2 :: CLEAR1 :: AVS_INTR_HE_WKUP [06:06] */
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_HE_WKUP_MASK              0x00000040
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_HE_WKUP_SHIFT             6
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_HE_WKUP_DEFAULT           0x00000000

/* AVS_HOST_L2 :: CLEAR1 :: AVS_INTR_PM [05:05] */
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_PM_MASK                   0x00000020
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_PM_SHIFT                  5
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_PM_DEFAULT                0x00000000

/* AVS_HOST_L2 :: CLEAR1 :: AVS_INTR_SW_1_MEAS_DONE [04:04] */
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_SW_1_MEAS_DONE_MASK       0x00000010
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_SW_1_MEAS_DONE_SHIFT      4
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_SW_1_MEAS_DONE_DEFAULT    0x00000000

/* AVS_HOST_L2 :: CLEAR1 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_SW_0_MEAS_DONE_MASK       0x00000008
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_SW_0_MEAS_DONE_SHIFT      3
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_SW_0_MEAS_DONE_DEFAULT    0x00000000

/* AVS_HOST_L2 :: CLEAR1 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_PWD_MASK                  0x00000004
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_PWD_SHIFT                 2
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_PWD_DEFAULT               0x00000000

/* AVS_HOST_L2 :: CLEAR1 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_THRESHOLD2_MASK           0x00000002
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_THRESHOLD2_SHIFT          1
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_THRESHOLD2_DEFAULT        0x00000000

/* AVS_HOST_L2 :: CLEAR1 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_THRESHOLD1_MASK           0x00000001
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_THRESHOLD1_SHIFT          0
#define BCHP_AVS_HOST_L2_CLEAR1_AVS_INTR_THRESHOLD1_DEFAULT        0x00000000

/***************************************************************************
 *MASK_STATUS1 - Host Interrupt Mask Status Register
 ***************************************************************************/
/* AVS_HOST_L2 :: MASK_STATUS1 :: reserved_for_padding0 [31:21] */
#define BCHP_AVS_HOST_L2_MASK_STATUS1_reserved_for_padding0_MASK   0xffe00000
#define BCHP_AVS_HOST_L2_MASK_STATUS1_reserved_for_padding0_SHIFT  21

/* AVS_HOST_L2 :: MASK_STATUS1 :: SW_INTR [20:20] */
#define BCHP_AVS_HOST_L2_MASK_STATUS1_SW_INTR_MASK                 0x00100000
#define BCHP_AVS_HOST_L2_MASK_STATUS1_SW_INTR_SHIFT                20

/* AVS_HOST_L2 :: MASK_STATUS1 :: AVS_INTR_SPARE3 [19:19] */
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_SPARE3_MASK         0x00080000
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_SPARE3_SHIFT        19
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_SPARE3_DEFAULT      0x00000001

/* AVS_HOST_L2 :: MASK_STATUS1 :: AVS_INTR_SPARE2 [18:18] */
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_SPARE2_MASK         0x00040000
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_SPARE2_SHIFT        18
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_SPARE2_DEFAULT      0x00000001

/* AVS_HOST_L2 :: MASK_STATUS1 :: BMU_DCD_INTR [17:17] */
#define BCHP_AVS_HOST_L2_MASK_STATUS1_BMU_DCD_INTR_MASK            0x00020000
#define BCHP_AVS_HOST_L2_MASK_STATUS1_BMU_DCD_INTR_SHIFT           17
#define BCHP_AVS_HOST_L2_MASK_STATUS1_BMU_DCD_INTR_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_STATUS1 :: BMU_DEB_INTR [16:16] */
#define BCHP_AVS_HOST_L2_MASK_STATUS1_BMU_DEB_INTR_MASK            0x00010000
#define BCHP_AVS_HOST_L2_MASK_STATUS1_BMU_DEB_INTR_SHIFT           16
#define BCHP_AVS_HOST_L2_MASK_STATUS1_BMU_DEB_INTR_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_STATUS1 :: AVS_INTR_IGNORE_INP_DONE [15:15] */
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_IGNORE_INP_DONE_MASK 0x00008000
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_IGNORE_INP_DONE_SHIFT 15
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_IGNORE_INP_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_STATUS1 :: AVS_TMON_INTR [14:14] */
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_TMON_INTR_MASK           0x00004000
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_TMON_INTR_SHIFT          14
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_TMON_INTR_DEFAULT        0x00000001

/* AVS_HOST_L2 :: MASK_STATUS1 :: STB_POWER_CYCLE [13:13] */
#define BCHP_AVS_HOST_L2_MASK_STATUS1_STB_POWER_CYCLE_MASK         0x00002000
#define BCHP_AVS_HOST_L2_MASK_STATUS1_STB_POWER_CYCLE_SHIFT        13
#define BCHP_AVS_HOST_L2_MASK_STATUS1_STB_POWER_CYCLE_DEFAULT      0x00000001

/* AVS_HOST_L2 :: MASK_STATUS1 :: AVS_INTR_SPARE1 [12:12] */
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_SPARE1_MASK         0x00001000
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_SPARE1_SHIFT        12
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_SPARE1_DEFAULT      0x00000001

/* AVS_HOST_L2 :: MASK_STATUS1 :: PM_BBM_INTR_CPU_OUT [11:11] */
#define BCHP_AVS_HOST_L2_MASK_STATUS1_PM_BBM_INTR_CPU_OUT_MASK     0x00000800
#define BCHP_AVS_HOST_L2_MASK_STATUS1_PM_BBM_INTR_CPU_OUT_SHIFT    11
#define BCHP_AVS_HOST_L2_MASK_STATUS1_PM_BBM_INTR_CPU_OUT_DEFAULT  0x00000001

/* AVS_HOST_L2 :: MASK_STATUS1 :: AVS_INTR_IGNORE_INP [10:10] */
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_IGNORE_INP_MASK     0x00000400
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_IGNORE_INP_SHIFT    10
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_IGNORE_INP_DEFAULT  0x00000001

/* AVS_HOST_L2 :: MASK_STATUS1 :: AVS_INTR_AC_LOST [09:09] */
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_AC_LOST_MASK        0x00000200
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_AC_LOST_SHIFT       9
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_AC_LOST_DEFAULT     0x00000001

/* AVS_HOST_L2 :: MASK_STATUS1 :: AVS_INTR_AC_RES [08:08] */
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_AC_RES_MASK         0x00000100
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_AC_RES_SHIFT        8
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_AC_RES_DEFAULT      0x00000001

/* AVS_HOST_L2 :: MASK_STATUS1 :: AVS_INTR_LOW_BATT [07:07] */
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_LOW_BATT_MASK       0x00000080
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_LOW_BATT_SHIFT      7
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_LOW_BATT_DEFAULT    0x00000001

/* AVS_HOST_L2 :: MASK_STATUS1 :: AVS_INTR_HE_WKUP [06:06] */
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_HE_WKUP_MASK        0x00000040
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_HE_WKUP_SHIFT       6
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_HE_WKUP_DEFAULT     0x00000001

/* AVS_HOST_L2 :: MASK_STATUS1 :: AVS_INTR_PM [05:05] */
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_PM_MASK             0x00000020
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_PM_SHIFT            5
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_PM_DEFAULT          0x00000001

/* AVS_HOST_L2 :: MASK_STATUS1 :: AVS_INTR_SW_1_MEAS_DONE [04:04] */
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_SW_1_MEAS_DONE_MASK 0x00000010
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_SW_1_MEAS_DONE_SHIFT 4
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_SW_1_MEAS_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_STATUS1 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_SW_0_MEAS_DONE_MASK 0x00000008
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_SW_0_MEAS_DONE_SHIFT 3
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_SW_0_MEAS_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_STATUS1 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_PWD_MASK            0x00000004
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_PWD_SHIFT           2
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_PWD_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_STATUS1 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_THRESHOLD2_MASK     0x00000002
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_THRESHOLD2_SHIFT    1
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_THRESHOLD2_DEFAULT  0x00000001

/* AVS_HOST_L2 :: MASK_STATUS1 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_THRESHOLD1_MASK     0x00000001
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_THRESHOLD1_SHIFT    0
#define BCHP_AVS_HOST_L2_MASK_STATUS1_AVS_INTR_THRESHOLD1_DEFAULT  0x00000001

/***************************************************************************
 *MASK_SET1 - Host Interrupt Mask Set Register
 ***************************************************************************/
/* AVS_HOST_L2 :: MASK_SET1 :: reserved_for_padding0 [31:21] */
#define BCHP_AVS_HOST_L2_MASK_SET1_reserved_for_padding0_MASK      0xffe00000
#define BCHP_AVS_HOST_L2_MASK_SET1_reserved_for_padding0_SHIFT     21

/* AVS_HOST_L2 :: MASK_SET1 :: SW_INTR [20:20] */
#define BCHP_AVS_HOST_L2_MASK_SET1_SW_INTR_MASK                    0x00100000
#define BCHP_AVS_HOST_L2_MASK_SET1_SW_INTR_SHIFT                   20

/* AVS_HOST_L2 :: MASK_SET1 :: AVS_INTR_SPARE3 [19:19] */
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_SPARE3_MASK            0x00080000
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_SPARE3_SHIFT           19
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_SPARE3_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_SET1 :: AVS_INTR_SPARE2 [18:18] */
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_SPARE2_MASK            0x00040000
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_SPARE2_SHIFT           18
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_SPARE2_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_SET1 :: BMU_DCD_INTR [17:17] */
#define BCHP_AVS_HOST_L2_MASK_SET1_BMU_DCD_INTR_MASK               0x00020000
#define BCHP_AVS_HOST_L2_MASK_SET1_BMU_DCD_INTR_SHIFT              17
#define BCHP_AVS_HOST_L2_MASK_SET1_BMU_DCD_INTR_DEFAULT            0x00000001

/* AVS_HOST_L2 :: MASK_SET1 :: BMU_DEB_INTR [16:16] */
#define BCHP_AVS_HOST_L2_MASK_SET1_BMU_DEB_INTR_MASK               0x00010000
#define BCHP_AVS_HOST_L2_MASK_SET1_BMU_DEB_INTR_SHIFT              16
#define BCHP_AVS_HOST_L2_MASK_SET1_BMU_DEB_INTR_DEFAULT            0x00000001

/* AVS_HOST_L2 :: MASK_SET1 :: AVS_INTR_IGNORE_INP_DONE [15:15] */
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_IGNORE_INP_DONE_MASK   0x00008000
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_IGNORE_INP_DONE_SHIFT  15
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_IGNORE_INP_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_SET1 :: AVS_TMON_INTR [14:14] */
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_TMON_INTR_MASK              0x00004000
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_TMON_INTR_SHIFT             14
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_TMON_INTR_DEFAULT           0x00000001

/* AVS_HOST_L2 :: MASK_SET1 :: STB_POWER_CYCLE [13:13] */
#define BCHP_AVS_HOST_L2_MASK_SET1_STB_POWER_CYCLE_MASK            0x00002000
#define BCHP_AVS_HOST_L2_MASK_SET1_STB_POWER_CYCLE_SHIFT           13
#define BCHP_AVS_HOST_L2_MASK_SET1_STB_POWER_CYCLE_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_SET1 :: AVS_INTR_SPARE1 [12:12] */
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_SPARE1_MASK            0x00001000
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_SPARE1_SHIFT           12
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_SPARE1_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_SET1 :: PM_BBM_INTR_CPU_OUT [11:11] */
#define BCHP_AVS_HOST_L2_MASK_SET1_PM_BBM_INTR_CPU_OUT_MASK        0x00000800
#define BCHP_AVS_HOST_L2_MASK_SET1_PM_BBM_INTR_CPU_OUT_SHIFT       11
#define BCHP_AVS_HOST_L2_MASK_SET1_PM_BBM_INTR_CPU_OUT_DEFAULT     0x00000001

/* AVS_HOST_L2 :: MASK_SET1 :: AVS_INTR_IGNORE_INP [10:10] */
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_IGNORE_INP_MASK        0x00000400
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_IGNORE_INP_SHIFT       10
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_IGNORE_INP_DEFAULT     0x00000001

/* AVS_HOST_L2 :: MASK_SET1 :: AVS_INTR_AC_LOST [09:09] */
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_AC_LOST_MASK           0x00000200
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_AC_LOST_SHIFT          9
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_AC_LOST_DEFAULT        0x00000001

/* AVS_HOST_L2 :: MASK_SET1 :: AVS_INTR_AC_RES [08:08] */
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_AC_RES_MASK            0x00000100
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_AC_RES_SHIFT           8
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_AC_RES_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_SET1 :: AVS_INTR_LOW_BATT [07:07] */
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_LOW_BATT_MASK          0x00000080
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_LOW_BATT_SHIFT         7
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_LOW_BATT_DEFAULT       0x00000001

/* AVS_HOST_L2 :: MASK_SET1 :: AVS_INTR_HE_WKUP [06:06] */
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_HE_WKUP_MASK           0x00000040
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_HE_WKUP_SHIFT          6
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_HE_WKUP_DEFAULT        0x00000001

/* AVS_HOST_L2 :: MASK_SET1 :: AVS_INTR_PM [05:05] */
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_PM_MASK                0x00000020
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_PM_SHIFT               5
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_PM_DEFAULT             0x00000001

/* AVS_HOST_L2 :: MASK_SET1 :: AVS_INTR_SW_1_MEAS_DONE [04:04] */
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_SW_1_MEAS_DONE_MASK    0x00000010
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_SW_1_MEAS_DONE_SHIFT   4
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_SW_1_MEAS_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_SET1 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_SW_0_MEAS_DONE_MASK    0x00000008
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_SW_0_MEAS_DONE_SHIFT   3
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_SW_0_MEAS_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_SET1 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_PWD_MASK               0x00000004
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_PWD_SHIFT              2
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_PWD_DEFAULT            0x00000001

/* AVS_HOST_L2 :: MASK_SET1 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_THRESHOLD2_MASK        0x00000002
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_THRESHOLD2_SHIFT       1
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_THRESHOLD2_DEFAULT     0x00000001

/* AVS_HOST_L2 :: MASK_SET1 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_THRESHOLD1_MASK        0x00000001
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_THRESHOLD1_SHIFT       0
#define BCHP_AVS_HOST_L2_MASK_SET1_AVS_INTR_THRESHOLD1_DEFAULT     0x00000001

/***************************************************************************
 *MASK_CLEAR1 - Host Interrupt Mask Clear Register
 ***************************************************************************/
/* AVS_HOST_L2 :: MASK_CLEAR1 :: reserved_for_padding0 [31:21] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_reserved_for_padding0_MASK    0xffe00000
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_reserved_for_padding0_SHIFT   21

/* AVS_HOST_L2 :: MASK_CLEAR1 :: SW_INTR [20:20] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_SW_INTR_MASK                  0x00100000
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_SW_INTR_SHIFT                 20

/* AVS_HOST_L2 :: MASK_CLEAR1 :: AVS_INTR_SPARE3 [19:19] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_SPARE3_MASK          0x00080000
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_SPARE3_SHIFT         19
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_SPARE3_DEFAULT       0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR1 :: AVS_INTR_SPARE2 [18:18] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_SPARE2_MASK          0x00040000
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_SPARE2_SHIFT         18
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_SPARE2_DEFAULT       0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR1 :: BMU_DCD_INTR [17:17] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_BMU_DCD_INTR_MASK             0x00020000
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_BMU_DCD_INTR_SHIFT            17
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_BMU_DCD_INTR_DEFAULT          0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR1 :: BMU_DEB_INTR [16:16] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_BMU_DEB_INTR_MASK             0x00010000
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_BMU_DEB_INTR_SHIFT            16
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_BMU_DEB_INTR_DEFAULT          0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR1 :: AVS_INTR_IGNORE_INP_DONE [15:15] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_IGNORE_INP_DONE_MASK 0x00008000
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_IGNORE_INP_DONE_SHIFT 15
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_IGNORE_INP_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR1 :: AVS_TMON_INTR [14:14] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_TMON_INTR_MASK            0x00004000
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_TMON_INTR_SHIFT           14
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_TMON_INTR_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR1 :: STB_POWER_CYCLE [13:13] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_STB_POWER_CYCLE_MASK          0x00002000
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_STB_POWER_CYCLE_SHIFT         13
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_STB_POWER_CYCLE_DEFAULT       0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR1 :: AVS_INTR_SPARE1 [12:12] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_SPARE1_MASK          0x00001000
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_SPARE1_SHIFT         12
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_SPARE1_DEFAULT       0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR1 :: PM_BBM_INTR_CPU_OUT [11:11] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_PM_BBM_INTR_CPU_OUT_MASK      0x00000800
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_PM_BBM_INTR_CPU_OUT_SHIFT     11
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_PM_BBM_INTR_CPU_OUT_DEFAULT   0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR1 :: AVS_INTR_IGNORE_INP [10:10] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_IGNORE_INP_MASK      0x00000400
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_IGNORE_INP_SHIFT     10
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_IGNORE_INP_DEFAULT   0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR1 :: AVS_INTR_AC_LOST [09:09] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_AC_LOST_MASK         0x00000200
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_AC_LOST_SHIFT        9
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_AC_LOST_DEFAULT      0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR1 :: AVS_INTR_AC_RES [08:08] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_AC_RES_MASK          0x00000100
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_AC_RES_SHIFT         8
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_AC_RES_DEFAULT       0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR1 :: AVS_INTR_LOW_BATT [07:07] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_LOW_BATT_MASK        0x00000080
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_LOW_BATT_SHIFT       7
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_LOW_BATT_DEFAULT     0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR1 :: AVS_INTR_HE_WKUP [06:06] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_HE_WKUP_MASK         0x00000040
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_HE_WKUP_SHIFT        6
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_HE_WKUP_DEFAULT      0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR1 :: AVS_INTR_PM [05:05] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_PM_MASK              0x00000020
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_PM_SHIFT             5
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_PM_DEFAULT           0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR1 :: AVS_INTR_SW_1_MEAS_DONE [04:04] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_SW_1_MEAS_DONE_MASK  0x00000010
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_SW_1_MEAS_DONE_SHIFT 4
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_SW_1_MEAS_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR1 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_SW_0_MEAS_DONE_MASK  0x00000008
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_SW_0_MEAS_DONE_SHIFT 3
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_SW_0_MEAS_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR1 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_PWD_MASK             0x00000004
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_PWD_SHIFT            2
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_PWD_DEFAULT          0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR1 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_THRESHOLD2_MASK      0x00000002
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_THRESHOLD2_SHIFT     1
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_THRESHOLD2_DEFAULT   0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR1 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_THRESHOLD1_MASK      0x00000001
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_THRESHOLD1_SHIFT     0
#define BCHP_AVS_HOST_L2_MASK_CLEAR1_AVS_INTR_THRESHOLD1_DEFAULT   0x00000001

/***************************************************************************
 *STATUS2 - Host Interrupt Status Register
 ***************************************************************************/
/* AVS_HOST_L2 :: STATUS2 :: reserved_for_padding0 [31:21] */
#define BCHP_AVS_HOST_L2_STATUS2_reserved_for_padding0_MASK        0xffe00000
#define BCHP_AVS_HOST_L2_STATUS2_reserved_for_padding0_SHIFT       21

/* AVS_HOST_L2 :: STATUS2 :: SW_INTR [20:20] */
#define BCHP_AVS_HOST_L2_STATUS2_SW_INTR_MASK                      0x00100000
#define BCHP_AVS_HOST_L2_STATUS2_SW_INTR_SHIFT                     20

/* AVS_HOST_L2 :: STATUS2 :: AVS_INTR_SPARE3 [19:19] */
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_SPARE3_MASK              0x00080000
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_SPARE3_SHIFT             19
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_SPARE3_DEFAULT           0x00000000

/* AVS_HOST_L2 :: STATUS2 :: AVS_INTR_SPARE2 [18:18] */
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_SPARE2_MASK              0x00040000
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_SPARE2_SHIFT             18
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_SPARE2_DEFAULT           0x00000000

/* AVS_HOST_L2 :: STATUS2 :: BMU_DCD_INTR [17:17] */
#define BCHP_AVS_HOST_L2_STATUS2_BMU_DCD_INTR_MASK                 0x00020000
#define BCHP_AVS_HOST_L2_STATUS2_BMU_DCD_INTR_SHIFT                17
#define BCHP_AVS_HOST_L2_STATUS2_BMU_DCD_INTR_DEFAULT              0x00000000

/* AVS_HOST_L2 :: STATUS2 :: BMU_DEB_INTR [16:16] */
#define BCHP_AVS_HOST_L2_STATUS2_BMU_DEB_INTR_MASK                 0x00010000
#define BCHP_AVS_HOST_L2_STATUS2_BMU_DEB_INTR_SHIFT                16
#define BCHP_AVS_HOST_L2_STATUS2_BMU_DEB_INTR_DEFAULT              0x00000000

/* AVS_HOST_L2 :: STATUS2 :: AVS_INTR_IGNORE_INP_DONE [15:15] */
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_IGNORE_INP_DONE_MASK     0x00008000
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_IGNORE_INP_DONE_SHIFT    15
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_IGNORE_INP_DONE_DEFAULT  0x00000000

/* AVS_HOST_L2 :: STATUS2 :: AVS_TMON_INTR [14:14] */
#define BCHP_AVS_HOST_L2_STATUS2_AVS_TMON_INTR_MASK                0x00004000
#define BCHP_AVS_HOST_L2_STATUS2_AVS_TMON_INTR_SHIFT               14
#define BCHP_AVS_HOST_L2_STATUS2_AVS_TMON_INTR_DEFAULT             0x00000000

/* AVS_HOST_L2 :: STATUS2 :: STB_POWER_CYCLE [13:13] */
#define BCHP_AVS_HOST_L2_STATUS2_STB_POWER_CYCLE_MASK              0x00002000
#define BCHP_AVS_HOST_L2_STATUS2_STB_POWER_CYCLE_SHIFT             13
#define BCHP_AVS_HOST_L2_STATUS2_STB_POWER_CYCLE_DEFAULT           0x00000000

/* AVS_HOST_L2 :: STATUS2 :: AVS_INTR_SPARE1 [12:12] */
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_SPARE1_MASK              0x00001000
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_SPARE1_SHIFT             12
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_SPARE1_DEFAULT           0x00000000

/* AVS_HOST_L2 :: STATUS2 :: PM_BBM_INTR_CPU_OUT [11:11] */
#define BCHP_AVS_HOST_L2_STATUS2_PM_BBM_INTR_CPU_OUT_MASK          0x00000800
#define BCHP_AVS_HOST_L2_STATUS2_PM_BBM_INTR_CPU_OUT_SHIFT         11
#define BCHP_AVS_HOST_L2_STATUS2_PM_BBM_INTR_CPU_OUT_DEFAULT       0x00000000

/* AVS_HOST_L2 :: STATUS2 :: AVS_INTR_IGNORE_INP [10:10] */
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_IGNORE_INP_MASK          0x00000400
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_IGNORE_INP_SHIFT         10
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_IGNORE_INP_DEFAULT       0x00000000

/* AVS_HOST_L2 :: STATUS2 :: AVS_INTR_AC_LOST [09:09] */
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_AC_LOST_MASK             0x00000200
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_AC_LOST_SHIFT            9
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_AC_LOST_DEFAULT          0x00000000

/* AVS_HOST_L2 :: STATUS2 :: AVS_INTR_AC_RES [08:08] */
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_AC_RES_MASK              0x00000100
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_AC_RES_SHIFT             8
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_AC_RES_DEFAULT           0x00000000

/* AVS_HOST_L2 :: STATUS2 :: AVS_INTR_LOW_BATT [07:07] */
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_LOW_BATT_MASK            0x00000080
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_LOW_BATT_SHIFT           7
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_LOW_BATT_DEFAULT         0x00000000

/* AVS_HOST_L2 :: STATUS2 :: AVS_INTR_HE_WKUP [06:06] */
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_HE_WKUP_MASK             0x00000040
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_HE_WKUP_SHIFT            6
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_HE_WKUP_DEFAULT          0x00000000

/* AVS_HOST_L2 :: STATUS2 :: AVS_INTR_PM [05:05] */
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_PM_MASK                  0x00000020
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_PM_SHIFT                 5
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_PM_DEFAULT               0x00000000

/* AVS_HOST_L2 :: STATUS2 :: AVS_INTR_SW_1_MEAS_DONE [04:04] */
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_SW_1_MEAS_DONE_MASK      0x00000010
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_SW_1_MEAS_DONE_SHIFT     4
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_SW_1_MEAS_DONE_DEFAULT   0x00000000

/* AVS_HOST_L2 :: STATUS2 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_SW_0_MEAS_DONE_MASK      0x00000008
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_SW_0_MEAS_DONE_SHIFT     3
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_SW_0_MEAS_DONE_DEFAULT   0x00000000

/* AVS_HOST_L2 :: STATUS2 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_PWD_MASK                 0x00000004
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_PWD_SHIFT                2
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_PWD_DEFAULT              0x00000000

/* AVS_HOST_L2 :: STATUS2 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_THRESHOLD2_MASK          0x00000002
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_THRESHOLD2_SHIFT         1
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_THRESHOLD2_DEFAULT       0x00000000

/* AVS_HOST_L2 :: STATUS2 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_THRESHOLD1_MASK          0x00000001
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_THRESHOLD1_SHIFT         0
#define BCHP_AVS_HOST_L2_STATUS2_AVS_INTR_THRESHOLD1_DEFAULT       0x00000000

/***************************************************************************
 *SET2 - Host Interrupt Set Register
 ***************************************************************************/
/* AVS_HOST_L2 :: SET2 :: reserved_for_padding0 [31:21] */
#define BCHP_AVS_HOST_L2_SET2_reserved_for_padding0_MASK           0xffe00000
#define BCHP_AVS_HOST_L2_SET2_reserved_for_padding0_SHIFT          21

/* AVS_HOST_L2 :: SET2 :: SW_INTR [20:20] */
#define BCHP_AVS_HOST_L2_SET2_SW_INTR_MASK                         0x00100000
#define BCHP_AVS_HOST_L2_SET2_SW_INTR_SHIFT                        20

/* AVS_HOST_L2 :: SET2 :: AVS_INTR_SPARE3 [19:19] */
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_SPARE3_MASK                 0x00080000
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_SPARE3_SHIFT                19
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_SPARE3_DEFAULT              0x00000000

/* AVS_HOST_L2 :: SET2 :: AVS_INTR_SPARE2 [18:18] */
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_SPARE2_MASK                 0x00040000
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_SPARE2_SHIFT                18
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_SPARE2_DEFAULT              0x00000000

/* AVS_HOST_L2 :: SET2 :: BMU_DCD_INTR [17:17] */
#define BCHP_AVS_HOST_L2_SET2_BMU_DCD_INTR_MASK                    0x00020000
#define BCHP_AVS_HOST_L2_SET2_BMU_DCD_INTR_SHIFT                   17
#define BCHP_AVS_HOST_L2_SET2_BMU_DCD_INTR_DEFAULT                 0x00000000

/* AVS_HOST_L2 :: SET2 :: BMU_DEB_INTR [16:16] */
#define BCHP_AVS_HOST_L2_SET2_BMU_DEB_INTR_MASK                    0x00010000
#define BCHP_AVS_HOST_L2_SET2_BMU_DEB_INTR_SHIFT                   16
#define BCHP_AVS_HOST_L2_SET2_BMU_DEB_INTR_DEFAULT                 0x00000000

/* AVS_HOST_L2 :: SET2 :: AVS_INTR_IGNORE_INP_DONE [15:15] */
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_IGNORE_INP_DONE_MASK        0x00008000
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_IGNORE_INP_DONE_SHIFT       15
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_IGNORE_INP_DONE_DEFAULT     0x00000000

/* AVS_HOST_L2 :: SET2 :: AVS_TMON_INTR [14:14] */
#define BCHP_AVS_HOST_L2_SET2_AVS_TMON_INTR_MASK                   0x00004000
#define BCHP_AVS_HOST_L2_SET2_AVS_TMON_INTR_SHIFT                  14
#define BCHP_AVS_HOST_L2_SET2_AVS_TMON_INTR_DEFAULT                0x00000000

/* AVS_HOST_L2 :: SET2 :: STB_POWER_CYCLE [13:13] */
#define BCHP_AVS_HOST_L2_SET2_STB_POWER_CYCLE_MASK                 0x00002000
#define BCHP_AVS_HOST_L2_SET2_STB_POWER_CYCLE_SHIFT                13
#define BCHP_AVS_HOST_L2_SET2_STB_POWER_CYCLE_DEFAULT              0x00000000

/* AVS_HOST_L2 :: SET2 :: AVS_INTR_SPARE1 [12:12] */
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_SPARE1_MASK                 0x00001000
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_SPARE1_SHIFT                12
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_SPARE1_DEFAULT              0x00000000

/* AVS_HOST_L2 :: SET2 :: PM_BBM_INTR_CPU_OUT [11:11] */
#define BCHP_AVS_HOST_L2_SET2_PM_BBM_INTR_CPU_OUT_MASK             0x00000800
#define BCHP_AVS_HOST_L2_SET2_PM_BBM_INTR_CPU_OUT_SHIFT            11
#define BCHP_AVS_HOST_L2_SET2_PM_BBM_INTR_CPU_OUT_DEFAULT          0x00000000

/* AVS_HOST_L2 :: SET2 :: AVS_INTR_IGNORE_INP [10:10] */
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_IGNORE_INP_MASK             0x00000400
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_IGNORE_INP_SHIFT            10
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_IGNORE_INP_DEFAULT          0x00000000

/* AVS_HOST_L2 :: SET2 :: AVS_INTR_AC_LOST [09:09] */
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_AC_LOST_MASK                0x00000200
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_AC_LOST_SHIFT               9
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_AC_LOST_DEFAULT             0x00000000

/* AVS_HOST_L2 :: SET2 :: AVS_INTR_AC_RES [08:08] */
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_AC_RES_MASK                 0x00000100
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_AC_RES_SHIFT                8
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_AC_RES_DEFAULT              0x00000000

/* AVS_HOST_L2 :: SET2 :: AVS_INTR_LOW_BATT [07:07] */
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_LOW_BATT_MASK               0x00000080
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_LOW_BATT_SHIFT              7
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_LOW_BATT_DEFAULT            0x00000000

/* AVS_HOST_L2 :: SET2 :: AVS_INTR_HE_WKUP [06:06] */
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_HE_WKUP_MASK                0x00000040
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_HE_WKUP_SHIFT               6
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_HE_WKUP_DEFAULT             0x00000000

/* AVS_HOST_L2 :: SET2 :: AVS_INTR_PM [05:05] */
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_PM_MASK                     0x00000020
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_PM_SHIFT                    5
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_PM_DEFAULT                  0x00000000

/* AVS_HOST_L2 :: SET2 :: AVS_INTR_SW_1_MEAS_DONE [04:04] */
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_SW_1_MEAS_DONE_MASK         0x00000010
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_SW_1_MEAS_DONE_SHIFT        4
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_SW_1_MEAS_DONE_DEFAULT      0x00000000

/* AVS_HOST_L2 :: SET2 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_SW_0_MEAS_DONE_MASK         0x00000008
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_SW_0_MEAS_DONE_SHIFT        3
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_SW_0_MEAS_DONE_DEFAULT      0x00000000

/* AVS_HOST_L2 :: SET2 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_PWD_MASK                    0x00000004
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_PWD_SHIFT                   2
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_PWD_DEFAULT                 0x00000000

/* AVS_HOST_L2 :: SET2 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_THRESHOLD2_MASK             0x00000002
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_THRESHOLD2_SHIFT            1
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_THRESHOLD2_DEFAULT          0x00000000

/* AVS_HOST_L2 :: SET2 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_THRESHOLD1_MASK             0x00000001
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_THRESHOLD1_SHIFT            0
#define BCHP_AVS_HOST_L2_SET2_AVS_INTR_THRESHOLD1_DEFAULT          0x00000000

/***************************************************************************
 *CLEAR2 - Host Interrupt Clear Register
 ***************************************************************************/
/* AVS_HOST_L2 :: CLEAR2 :: reserved_for_padding0 [31:21] */
#define BCHP_AVS_HOST_L2_CLEAR2_reserved_for_padding0_MASK         0xffe00000
#define BCHP_AVS_HOST_L2_CLEAR2_reserved_for_padding0_SHIFT        21

/* AVS_HOST_L2 :: CLEAR2 :: SW_INTR [20:20] */
#define BCHP_AVS_HOST_L2_CLEAR2_SW_INTR_MASK                       0x00100000
#define BCHP_AVS_HOST_L2_CLEAR2_SW_INTR_SHIFT                      20

/* AVS_HOST_L2 :: CLEAR2 :: AVS_INTR_SPARE3 [19:19] */
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_SPARE3_MASK               0x00080000
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_SPARE3_SHIFT              19
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_SPARE3_DEFAULT            0x00000000

/* AVS_HOST_L2 :: CLEAR2 :: AVS_INTR_SPARE2 [18:18] */
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_SPARE2_MASK               0x00040000
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_SPARE2_SHIFT              18
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_SPARE2_DEFAULT            0x00000000

/* AVS_HOST_L2 :: CLEAR2 :: BMU_DCD_INTR [17:17] */
#define BCHP_AVS_HOST_L2_CLEAR2_BMU_DCD_INTR_MASK                  0x00020000
#define BCHP_AVS_HOST_L2_CLEAR2_BMU_DCD_INTR_SHIFT                 17
#define BCHP_AVS_HOST_L2_CLEAR2_BMU_DCD_INTR_DEFAULT               0x00000000

/* AVS_HOST_L2 :: CLEAR2 :: BMU_DEB_INTR [16:16] */
#define BCHP_AVS_HOST_L2_CLEAR2_BMU_DEB_INTR_MASK                  0x00010000
#define BCHP_AVS_HOST_L2_CLEAR2_BMU_DEB_INTR_SHIFT                 16
#define BCHP_AVS_HOST_L2_CLEAR2_BMU_DEB_INTR_DEFAULT               0x00000000

/* AVS_HOST_L2 :: CLEAR2 :: AVS_INTR_IGNORE_INP_DONE [15:15] */
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_IGNORE_INP_DONE_MASK      0x00008000
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_IGNORE_INP_DONE_SHIFT     15
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_IGNORE_INP_DONE_DEFAULT   0x00000000

/* AVS_HOST_L2 :: CLEAR2 :: AVS_TMON_INTR [14:14] */
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_TMON_INTR_MASK                 0x00004000
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_TMON_INTR_SHIFT                14
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_TMON_INTR_DEFAULT              0x00000000

/* AVS_HOST_L2 :: CLEAR2 :: STB_POWER_CYCLE [13:13] */
#define BCHP_AVS_HOST_L2_CLEAR2_STB_POWER_CYCLE_MASK               0x00002000
#define BCHP_AVS_HOST_L2_CLEAR2_STB_POWER_CYCLE_SHIFT              13
#define BCHP_AVS_HOST_L2_CLEAR2_STB_POWER_CYCLE_DEFAULT            0x00000000

/* AVS_HOST_L2 :: CLEAR2 :: AVS_INTR_SPARE1 [12:12] */
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_SPARE1_MASK               0x00001000
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_SPARE1_SHIFT              12
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_SPARE1_DEFAULT            0x00000000

/* AVS_HOST_L2 :: CLEAR2 :: PM_BBM_INTR_CPU_OUT [11:11] */
#define BCHP_AVS_HOST_L2_CLEAR2_PM_BBM_INTR_CPU_OUT_MASK           0x00000800
#define BCHP_AVS_HOST_L2_CLEAR2_PM_BBM_INTR_CPU_OUT_SHIFT          11
#define BCHP_AVS_HOST_L2_CLEAR2_PM_BBM_INTR_CPU_OUT_DEFAULT        0x00000000

/* AVS_HOST_L2 :: CLEAR2 :: AVS_INTR_IGNORE_INP [10:10] */
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_IGNORE_INP_MASK           0x00000400
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_IGNORE_INP_SHIFT          10
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_IGNORE_INP_DEFAULT        0x00000000

/* AVS_HOST_L2 :: CLEAR2 :: AVS_INTR_AC_LOST [09:09] */
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_AC_LOST_MASK              0x00000200
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_AC_LOST_SHIFT             9
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_AC_LOST_DEFAULT           0x00000000

/* AVS_HOST_L2 :: CLEAR2 :: AVS_INTR_AC_RES [08:08] */
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_AC_RES_MASK               0x00000100
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_AC_RES_SHIFT              8
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_AC_RES_DEFAULT            0x00000000

/* AVS_HOST_L2 :: CLEAR2 :: AVS_INTR_LOW_BATT [07:07] */
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_LOW_BATT_MASK             0x00000080
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_LOW_BATT_SHIFT            7
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_LOW_BATT_DEFAULT          0x00000000

/* AVS_HOST_L2 :: CLEAR2 :: AVS_INTR_HE_WKUP [06:06] */
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_HE_WKUP_MASK              0x00000040
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_HE_WKUP_SHIFT             6
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_HE_WKUP_DEFAULT           0x00000000

/* AVS_HOST_L2 :: CLEAR2 :: AVS_INTR_PM [05:05] */
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_PM_MASK                   0x00000020
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_PM_SHIFT                  5
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_PM_DEFAULT                0x00000000

/* AVS_HOST_L2 :: CLEAR2 :: AVS_INTR_SW_1_MEAS_DONE [04:04] */
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_SW_1_MEAS_DONE_MASK       0x00000010
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_SW_1_MEAS_DONE_SHIFT      4
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_SW_1_MEAS_DONE_DEFAULT    0x00000000

/* AVS_HOST_L2 :: CLEAR2 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_SW_0_MEAS_DONE_MASK       0x00000008
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_SW_0_MEAS_DONE_SHIFT      3
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_SW_0_MEAS_DONE_DEFAULT    0x00000000

/* AVS_HOST_L2 :: CLEAR2 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_PWD_MASK                  0x00000004
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_PWD_SHIFT                 2
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_PWD_DEFAULT               0x00000000

/* AVS_HOST_L2 :: CLEAR2 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_THRESHOLD2_MASK           0x00000002
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_THRESHOLD2_SHIFT          1
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_THRESHOLD2_DEFAULT        0x00000000

/* AVS_HOST_L2 :: CLEAR2 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_THRESHOLD1_MASK           0x00000001
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_THRESHOLD1_SHIFT          0
#define BCHP_AVS_HOST_L2_CLEAR2_AVS_INTR_THRESHOLD1_DEFAULT        0x00000000

/***************************************************************************
 *MASK_STATUS2 - Host Interrupt Mask Status Register
 ***************************************************************************/
/* AVS_HOST_L2 :: MASK_STATUS2 :: reserved_for_padding0 [31:21] */
#define BCHP_AVS_HOST_L2_MASK_STATUS2_reserved_for_padding0_MASK   0xffe00000
#define BCHP_AVS_HOST_L2_MASK_STATUS2_reserved_for_padding0_SHIFT  21

/* AVS_HOST_L2 :: MASK_STATUS2 :: SW_INTR [20:20] */
#define BCHP_AVS_HOST_L2_MASK_STATUS2_SW_INTR_MASK                 0x00100000
#define BCHP_AVS_HOST_L2_MASK_STATUS2_SW_INTR_SHIFT                20

/* AVS_HOST_L2 :: MASK_STATUS2 :: AVS_INTR_SPARE3 [19:19] */
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_SPARE3_MASK         0x00080000
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_SPARE3_SHIFT        19
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_SPARE3_DEFAULT      0x00000001

/* AVS_HOST_L2 :: MASK_STATUS2 :: AVS_INTR_SPARE2 [18:18] */
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_SPARE2_MASK         0x00040000
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_SPARE2_SHIFT        18
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_SPARE2_DEFAULT      0x00000001

/* AVS_HOST_L2 :: MASK_STATUS2 :: BMU_DCD_INTR [17:17] */
#define BCHP_AVS_HOST_L2_MASK_STATUS2_BMU_DCD_INTR_MASK            0x00020000
#define BCHP_AVS_HOST_L2_MASK_STATUS2_BMU_DCD_INTR_SHIFT           17
#define BCHP_AVS_HOST_L2_MASK_STATUS2_BMU_DCD_INTR_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_STATUS2 :: BMU_DEB_INTR [16:16] */
#define BCHP_AVS_HOST_L2_MASK_STATUS2_BMU_DEB_INTR_MASK            0x00010000
#define BCHP_AVS_HOST_L2_MASK_STATUS2_BMU_DEB_INTR_SHIFT           16
#define BCHP_AVS_HOST_L2_MASK_STATUS2_BMU_DEB_INTR_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_STATUS2 :: AVS_INTR_IGNORE_INP_DONE [15:15] */
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_IGNORE_INP_DONE_MASK 0x00008000
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_IGNORE_INP_DONE_SHIFT 15
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_IGNORE_INP_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_STATUS2 :: AVS_TMON_INTR [14:14] */
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_TMON_INTR_MASK           0x00004000
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_TMON_INTR_SHIFT          14
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_TMON_INTR_DEFAULT        0x00000001

/* AVS_HOST_L2 :: MASK_STATUS2 :: STB_POWER_CYCLE [13:13] */
#define BCHP_AVS_HOST_L2_MASK_STATUS2_STB_POWER_CYCLE_MASK         0x00002000
#define BCHP_AVS_HOST_L2_MASK_STATUS2_STB_POWER_CYCLE_SHIFT        13
#define BCHP_AVS_HOST_L2_MASK_STATUS2_STB_POWER_CYCLE_DEFAULT      0x00000001

/* AVS_HOST_L2 :: MASK_STATUS2 :: AVS_INTR_SPARE1 [12:12] */
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_SPARE1_MASK         0x00001000
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_SPARE1_SHIFT        12
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_SPARE1_DEFAULT      0x00000001

/* AVS_HOST_L2 :: MASK_STATUS2 :: PM_BBM_INTR_CPU_OUT [11:11] */
#define BCHP_AVS_HOST_L2_MASK_STATUS2_PM_BBM_INTR_CPU_OUT_MASK     0x00000800
#define BCHP_AVS_HOST_L2_MASK_STATUS2_PM_BBM_INTR_CPU_OUT_SHIFT    11
#define BCHP_AVS_HOST_L2_MASK_STATUS2_PM_BBM_INTR_CPU_OUT_DEFAULT  0x00000001

/* AVS_HOST_L2 :: MASK_STATUS2 :: AVS_INTR_IGNORE_INP [10:10] */
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_IGNORE_INP_MASK     0x00000400
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_IGNORE_INP_SHIFT    10
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_IGNORE_INP_DEFAULT  0x00000001

/* AVS_HOST_L2 :: MASK_STATUS2 :: AVS_INTR_AC_LOST [09:09] */
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_AC_LOST_MASK        0x00000200
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_AC_LOST_SHIFT       9
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_AC_LOST_DEFAULT     0x00000001

/* AVS_HOST_L2 :: MASK_STATUS2 :: AVS_INTR_AC_RES [08:08] */
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_AC_RES_MASK         0x00000100
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_AC_RES_SHIFT        8
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_AC_RES_DEFAULT      0x00000001

/* AVS_HOST_L2 :: MASK_STATUS2 :: AVS_INTR_LOW_BATT [07:07] */
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_LOW_BATT_MASK       0x00000080
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_LOW_BATT_SHIFT      7
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_LOW_BATT_DEFAULT    0x00000001

/* AVS_HOST_L2 :: MASK_STATUS2 :: AVS_INTR_HE_WKUP [06:06] */
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_HE_WKUP_MASK        0x00000040
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_HE_WKUP_SHIFT       6
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_HE_WKUP_DEFAULT     0x00000001

/* AVS_HOST_L2 :: MASK_STATUS2 :: AVS_INTR_PM [05:05] */
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_PM_MASK             0x00000020
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_PM_SHIFT            5
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_PM_DEFAULT          0x00000001

/* AVS_HOST_L2 :: MASK_STATUS2 :: AVS_INTR_SW_1_MEAS_DONE [04:04] */
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_SW_1_MEAS_DONE_MASK 0x00000010
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_SW_1_MEAS_DONE_SHIFT 4
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_SW_1_MEAS_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_STATUS2 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_SW_0_MEAS_DONE_MASK 0x00000008
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_SW_0_MEAS_DONE_SHIFT 3
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_SW_0_MEAS_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_STATUS2 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_PWD_MASK            0x00000004
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_PWD_SHIFT           2
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_PWD_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_STATUS2 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_THRESHOLD2_MASK     0x00000002
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_THRESHOLD2_SHIFT    1
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_THRESHOLD2_DEFAULT  0x00000001

/* AVS_HOST_L2 :: MASK_STATUS2 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_THRESHOLD1_MASK     0x00000001
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_THRESHOLD1_SHIFT    0
#define BCHP_AVS_HOST_L2_MASK_STATUS2_AVS_INTR_THRESHOLD1_DEFAULT  0x00000001

/***************************************************************************
 *MASK_SET2 - Host Interrupt Mask Set Register
 ***************************************************************************/
/* AVS_HOST_L2 :: MASK_SET2 :: reserved_for_padding0 [31:21] */
#define BCHP_AVS_HOST_L2_MASK_SET2_reserved_for_padding0_MASK      0xffe00000
#define BCHP_AVS_HOST_L2_MASK_SET2_reserved_for_padding0_SHIFT     21

/* AVS_HOST_L2 :: MASK_SET2 :: SW_INTR [20:20] */
#define BCHP_AVS_HOST_L2_MASK_SET2_SW_INTR_MASK                    0x00100000
#define BCHP_AVS_HOST_L2_MASK_SET2_SW_INTR_SHIFT                   20

/* AVS_HOST_L2 :: MASK_SET2 :: AVS_INTR_SPARE3 [19:19] */
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_SPARE3_MASK            0x00080000
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_SPARE3_SHIFT           19
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_SPARE3_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_SET2 :: AVS_INTR_SPARE2 [18:18] */
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_SPARE2_MASK            0x00040000
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_SPARE2_SHIFT           18
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_SPARE2_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_SET2 :: BMU_DCD_INTR [17:17] */
#define BCHP_AVS_HOST_L2_MASK_SET2_BMU_DCD_INTR_MASK               0x00020000
#define BCHP_AVS_HOST_L2_MASK_SET2_BMU_DCD_INTR_SHIFT              17
#define BCHP_AVS_HOST_L2_MASK_SET2_BMU_DCD_INTR_DEFAULT            0x00000001

/* AVS_HOST_L2 :: MASK_SET2 :: BMU_DEB_INTR [16:16] */
#define BCHP_AVS_HOST_L2_MASK_SET2_BMU_DEB_INTR_MASK               0x00010000
#define BCHP_AVS_HOST_L2_MASK_SET2_BMU_DEB_INTR_SHIFT              16
#define BCHP_AVS_HOST_L2_MASK_SET2_BMU_DEB_INTR_DEFAULT            0x00000001

/* AVS_HOST_L2 :: MASK_SET2 :: AVS_INTR_IGNORE_INP_DONE [15:15] */
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_IGNORE_INP_DONE_MASK   0x00008000
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_IGNORE_INP_DONE_SHIFT  15
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_IGNORE_INP_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_SET2 :: AVS_TMON_INTR [14:14] */
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_TMON_INTR_MASK              0x00004000
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_TMON_INTR_SHIFT             14
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_TMON_INTR_DEFAULT           0x00000001

/* AVS_HOST_L2 :: MASK_SET2 :: STB_POWER_CYCLE [13:13] */
#define BCHP_AVS_HOST_L2_MASK_SET2_STB_POWER_CYCLE_MASK            0x00002000
#define BCHP_AVS_HOST_L2_MASK_SET2_STB_POWER_CYCLE_SHIFT           13
#define BCHP_AVS_HOST_L2_MASK_SET2_STB_POWER_CYCLE_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_SET2 :: AVS_INTR_SPARE1 [12:12] */
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_SPARE1_MASK            0x00001000
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_SPARE1_SHIFT           12
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_SPARE1_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_SET2 :: PM_BBM_INTR_CPU_OUT [11:11] */
#define BCHP_AVS_HOST_L2_MASK_SET2_PM_BBM_INTR_CPU_OUT_MASK        0x00000800
#define BCHP_AVS_HOST_L2_MASK_SET2_PM_BBM_INTR_CPU_OUT_SHIFT       11
#define BCHP_AVS_HOST_L2_MASK_SET2_PM_BBM_INTR_CPU_OUT_DEFAULT     0x00000001

/* AVS_HOST_L2 :: MASK_SET2 :: AVS_INTR_IGNORE_INP [10:10] */
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_IGNORE_INP_MASK        0x00000400
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_IGNORE_INP_SHIFT       10
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_IGNORE_INP_DEFAULT     0x00000001

/* AVS_HOST_L2 :: MASK_SET2 :: AVS_INTR_AC_LOST [09:09] */
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_AC_LOST_MASK           0x00000200
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_AC_LOST_SHIFT          9
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_AC_LOST_DEFAULT        0x00000001

/* AVS_HOST_L2 :: MASK_SET2 :: AVS_INTR_AC_RES [08:08] */
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_AC_RES_MASK            0x00000100
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_AC_RES_SHIFT           8
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_AC_RES_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_SET2 :: AVS_INTR_LOW_BATT [07:07] */
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_LOW_BATT_MASK          0x00000080
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_LOW_BATT_SHIFT         7
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_LOW_BATT_DEFAULT       0x00000001

/* AVS_HOST_L2 :: MASK_SET2 :: AVS_INTR_HE_WKUP [06:06] */
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_HE_WKUP_MASK           0x00000040
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_HE_WKUP_SHIFT          6
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_HE_WKUP_DEFAULT        0x00000001

/* AVS_HOST_L2 :: MASK_SET2 :: AVS_INTR_PM [05:05] */
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_PM_MASK                0x00000020
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_PM_SHIFT               5
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_PM_DEFAULT             0x00000001

/* AVS_HOST_L2 :: MASK_SET2 :: AVS_INTR_SW_1_MEAS_DONE [04:04] */
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_SW_1_MEAS_DONE_MASK    0x00000010
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_SW_1_MEAS_DONE_SHIFT   4
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_SW_1_MEAS_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_SET2 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_SW_0_MEAS_DONE_MASK    0x00000008
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_SW_0_MEAS_DONE_SHIFT   3
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_SW_0_MEAS_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_SET2 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_PWD_MASK               0x00000004
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_PWD_SHIFT              2
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_PWD_DEFAULT            0x00000001

/* AVS_HOST_L2 :: MASK_SET2 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_THRESHOLD2_MASK        0x00000002
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_THRESHOLD2_SHIFT       1
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_THRESHOLD2_DEFAULT     0x00000001

/* AVS_HOST_L2 :: MASK_SET2 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_THRESHOLD1_MASK        0x00000001
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_THRESHOLD1_SHIFT       0
#define BCHP_AVS_HOST_L2_MASK_SET2_AVS_INTR_THRESHOLD1_DEFAULT     0x00000001

/***************************************************************************
 *MASK_CLEAR2 - Host Interrupt Mask Clear Register
 ***************************************************************************/
/* AVS_HOST_L2 :: MASK_CLEAR2 :: reserved_for_padding0 [31:21] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_reserved_for_padding0_MASK    0xffe00000
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_reserved_for_padding0_SHIFT   21

/* AVS_HOST_L2 :: MASK_CLEAR2 :: SW_INTR [20:20] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_SW_INTR_MASK                  0x00100000
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_SW_INTR_SHIFT                 20

/* AVS_HOST_L2 :: MASK_CLEAR2 :: AVS_INTR_SPARE3 [19:19] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_SPARE3_MASK          0x00080000
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_SPARE3_SHIFT         19
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_SPARE3_DEFAULT       0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR2 :: AVS_INTR_SPARE2 [18:18] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_SPARE2_MASK          0x00040000
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_SPARE2_SHIFT         18
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_SPARE2_DEFAULT       0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR2 :: BMU_DCD_INTR [17:17] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_BMU_DCD_INTR_MASK             0x00020000
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_BMU_DCD_INTR_SHIFT            17
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_BMU_DCD_INTR_DEFAULT          0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR2 :: BMU_DEB_INTR [16:16] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_BMU_DEB_INTR_MASK             0x00010000
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_BMU_DEB_INTR_SHIFT            16
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_BMU_DEB_INTR_DEFAULT          0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR2 :: AVS_INTR_IGNORE_INP_DONE [15:15] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_IGNORE_INP_DONE_MASK 0x00008000
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_IGNORE_INP_DONE_SHIFT 15
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_IGNORE_INP_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR2 :: AVS_TMON_INTR [14:14] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_TMON_INTR_MASK            0x00004000
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_TMON_INTR_SHIFT           14
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_TMON_INTR_DEFAULT         0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR2 :: STB_POWER_CYCLE [13:13] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_STB_POWER_CYCLE_MASK          0x00002000
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_STB_POWER_CYCLE_SHIFT         13
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_STB_POWER_CYCLE_DEFAULT       0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR2 :: AVS_INTR_SPARE1 [12:12] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_SPARE1_MASK          0x00001000
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_SPARE1_SHIFT         12
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_SPARE1_DEFAULT       0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR2 :: PM_BBM_INTR_CPU_OUT [11:11] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_PM_BBM_INTR_CPU_OUT_MASK      0x00000800
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_PM_BBM_INTR_CPU_OUT_SHIFT     11
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_PM_BBM_INTR_CPU_OUT_DEFAULT   0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR2 :: AVS_INTR_IGNORE_INP [10:10] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_IGNORE_INP_MASK      0x00000400
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_IGNORE_INP_SHIFT     10
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_IGNORE_INP_DEFAULT   0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR2 :: AVS_INTR_AC_LOST [09:09] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_AC_LOST_MASK         0x00000200
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_AC_LOST_SHIFT        9
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_AC_LOST_DEFAULT      0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR2 :: AVS_INTR_AC_RES [08:08] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_AC_RES_MASK          0x00000100
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_AC_RES_SHIFT         8
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_AC_RES_DEFAULT       0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR2 :: AVS_INTR_LOW_BATT [07:07] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_LOW_BATT_MASK        0x00000080
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_LOW_BATT_SHIFT       7
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_LOW_BATT_DEFAULT     0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR2 :: AVS_INTR_HE_WKUP [06:06] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_HE_WKUP_MASK         0x00000040
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_HE_WKUP_SHIFT        6
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_HE_WKUP_DEFAULT      0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR2 :: AVS_INTR_PM [05:05] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_PM_MASK              0x00000020
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_PM_SHIFT             5
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_PM_DEFAULT           0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR2 :: AVS_INTR_SW_1_MEAS_DONE [04:04] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_SW_1_MEAS_DONE_MASK  0x00000010
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_SW_1_MEAS_DONE_SHIFT 4
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_SW_1_MEAS_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR2 :: AVS_INTR_SW_0_MEAS_DONE [03:03] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_SW_0_MEAS_DONE_MASK  0x00000008
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_SW_0_MEAS_DONE_SHIFT 3
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_SW_0_MEAS_DONE_DEFAULT 0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR2 :: AVS_INTR_PWD [02:02] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_PWD_MASK             0x00000004
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_PWD_SHIFT            2
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_PWD_DEFAULT          0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR2 :: AVS_INTR_THRESHOLD2 [01:01] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_THRESHOLD2_MASK      0x00000002
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_THRESHOLD2_SHIFT     1
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_THRESHOLD2_DEFAULT   0x00000001

/* AVS_HOST_L2 :: MASK_CLEAR2 :: AVS_INTR_THRESHOLD1 [00:00] */
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_THRESHOLD1_MASK      0x00000001
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_THRESHOLD1_SHIFT     0
#define BCHP_AVS_HOST_L2_MASK_CLEAR2_AVS_INTR_THRESHOLD1_DEFAULT   0x00000001

#endif /* #ifndef BCHP_AVS_HOST_L2_H__ */

/* End of File */
