V "GNAT Lib v2018"
A -O0
A -gnatA
A --RTS=/home/mercier/opt/GNAT/2018-arm-elf/arm-eabi/lib/gnat/ravenscar-sfp-stm32f429disco/
A -mlittle-endian
A -mfloat-abi=hard
A -mcpu=cortex-m4
A -mfpu=fpv4-sp-d16
A -mthumb
A -g
A -gnatwa
A -gnatQ
A -gnatw.X
P DB ZX

RN
RV NO_DIRECT_BOOLEAN_OPERATORS
RV NO_EXCEPTIONS
RV NO_IMPLICIT_CONDITIONALS
RV NO_STANDARD_STORAGE_POOLS
RV NO_DEFAULT_INITIALIZATION
RV NO_DYNAMIC_SIZED_OBJECTS
RV NO_IMPLEMENTATION_ATTRIBUTES
RV NO_IMPLEMENTATION_PRAGMAS
RV NO_IMPLEMENTATION_RESTRICTIONS
RV NO_IMPLICIT_LOOPS
RR NO_ELABORATION_CODE
RV SPARK_05

U stm32f4.timers%b	stm32f4-timers.adb	cdb715d5 NE OO PK IU
Z ada.exceptions%s	a-except.adb		a-except.ali
Z interfaces%s		interfac.ads		interfac.ali
W stm32f4%s		stm32f4.ads		stm32f4.ali
Z system%s		system.ads		system.ali
Z system.unsigned_types%s  s-unstyp.ads		s-unstyp.ali

U stm32f4.timers%s	stm32f4-timers.ads	0f486652 NE OO PK IU
W stm32f4%s		stm32f4.ads		stm32f4.ali
W system%s		system.ads		system.ali
Z system.unsigned_types%s  s-unstyp.ads		s-unstyp.ali

D ada.ads		20180525200322 76789da1 ada%s
D a-except.ads		20180525200322 5b5f0f2f ada.exceptions%s
D a-except.adb		20180525200322 85a38458 ada.exceptions%b
D interfac.ads		20180525200321 5ab55268 interfaces%s
D stm32f4.ads		20190116083743 e24a28a6 stm32f4%s
D stm32f4-timers.ads	20190116083743 477fe5ae stm32f4.timers%s
D stm32f4-timers.adb	20190116083743 8ac8f07b stm32f4.timers%b
D system.ads		20180525200320 aa7dab5a system%s
D s-unstyp.ads		20180525200321 34867c83 system.unsigned_types%s
X 4 interfac.ads
63M9*Unsigned_8
66M9*Unsigned_16
74M9*Unsigned_32
X 5 stm32f4.ads
35K9*STM32F4 147e12 6|35r9 1565r5 7|28r14 1605r5
37M9*Word<4|74M9> 6|63r44 66r57 72r51 520r18 534r20 707r14 757r34 1445r63
. 1523r28 1524r28 1525r28 1529r28 1534r28 1538r28 7|119r19 222r23 229r57
. 238r51 540r18 715r18 747r34 1052r19 1169r20 1187r32 1203r14
38M9*Half_Word<4|66M9> 6|55r19 56r19 62r57 79r60 82r54 127r23 128r23 143r21
. 148r53 543r17 716r14 741r23 742r23 1206r51 1244r36 1451r39 1477r22 1495r19
. 1528r28 1530r28 1531r28 1532r28 1533r28 7|36r19 37r19 50r23 51r23 108r23
. 109r23 220r57 247r60 256r54 397r21 455r53 1184r17 1216r14 1219r14
39M9*Byte<4|63M9> 6|745r23 798r39 1459r39 7|112r23 1476r39
41M9*Bits_1 6|795r39 796r39 1207r51 1219r51 1251r36 1423r15 1425r15 1456r39
. 1457r39 7|1473r39 1474r39
42M9*Bits_2 6|1498r19
43M9*Bits_3 6|1478r22 1480r22
44M9*Bits_4 6|1496r19 1500r19
46M9*Bits_6 6|1182r31
53M9*Bits_16 6|1378r21
96N4*TIM2_Base 6|965r52 1011r41 1026r41 1038r41 1049r41 1058r41 1070r41 1092r41
. 1101r41 1112r41 1124r41 1133r41 1144r41
97N4*TIM3_Base 6|1027r41 1039r41 1050r41 1059r41 1071r41 1093r41 1102r41
. 1113r41 1125r41 1145r41
98N4*TIM4_Base 6|1028r41 1040r41 1051r41 1060r41 1072r41 1094r41 1103r41
. 1114r41 1126r41 1146r41
99N4*TIM5_Base 6|977r52 1017r41 1029r41 1041r41 1052r41 1061r41 1073r41 1095r41
. 1104r41 1115r41 1127r41 1134r41 1147r41
100N4*TIM6_Base 6|1001r41 1030r41 1105r41
101N4*TIM7_Base 6|1002r41 1031r41 1106r41
102N4*TIM12_Base 6|1044r41 1064r41 1118r41 1160r42
103N4*TIM13_Base 6|1163r42
104N4*TIM14_Base 6|1166r42
126N4*TIM1_Base 6|1006r41 1025r41 1037r41 1048r41 1057r41 1069r41 1091r41
. 1100r41 1111r41 1123r41 1143r41 1175r42
127N4*TIM8_Base 6|1007r41 1032r41 1042r41 1053r41 1062r41 1074r41 1096r41
. 1107r41 1116r41 1128r41 1148r41 1176r42
139N4*TIM9_Base 6|1043r41 1063r41 1117r41 1151r42
140N4*TIM10_Base 6|1154r42
141N4*TIM11_Base 6|991r52 1135r41 1157r42
X 6 stm32f4-timers.ads
35K17*Timers 5|35k9 6|1181E9 1565l13 1565e19 7|28b22 1605l13 1605t19
37R9*Timer 40r36 44r37 47r29 54r26 62r41 66r41 72r37 79r44 82r40 89r22 95r44
. 115r22 120r14 126r30 142r28 148r39 152r21 159r23 164r21 171r21 203r23 216r24
. 228r23 239r23 248r16 279r23 317r14 327r21 359r23 371r23 382r16 435r29 441r21
. 445r21 457r24 465r24 472r14 477r24 485r24 492r14 516r25 532r27 541r24 552r17
. 561r33 573r25 583r24 593r24 603r24 613r24 623r25 631r25 639r40 662r26 675r26
. 690r24 699r17 705r17 714r17 725r48 731r49 736r41 740r30 753r41 770r55 774r56
. 778r48 782r50 791r46 819r23 835r23 851r21 856r54 860r55 875r26 889r21 897r23
. 906r25 914r26 922r26 939r29 947r21 952r21 963r23 975r23 989r23 1000r33
. 1005r36 1010r39 1020r41 1024r47 1036r48 1047r43 1056r48 1068r48 1078r48
. 1082r39 1090r41 1099r35 1110r42 1122r48 1132r52 1140r14 1172r14 1406r28
. 1519c9 1540e15 1542r8 7|35r26 49r30 69r22 83r22 96r44 107r30 130r36 141r29
. 151r40 173r37 186r48 197r49 210r41 220r41 229r41 238r37 247r44 256r40 266r23
. 278r24 292r23 304r23 322r16 334r28 343r42 359r23 371r23 383r16 396r28 410r29
. 426r21 441r21 455r39 465r21 479r23 493r21 507r21 521r14 537r23 551r23 565r21
. 578r54 589r55 601r26 619r23 632r25 664r26 680r26 697r23 711r25 743r41 795r33
. 838r24 875r17 907r24 949r24 982r24 1015r24 1048r24 1068r25 1083r25 1098r24
. 1112r17 1126r24 1140r24 1154r14 1167r27 1182r24 1201r17 1214r17 1227r28
. 1271r24 1304r17 1336r26 1379r26 1424r55 1435r56 1446r48 1457r50 1469r46
. 1493r23 1507r23 1521r23 1535r29 1584r21 1597r21
40U14*Enable 40=22 7|130b14 135l8 135t14
40r22 This{37R9} 41r28 7|130b22 131r26 134m7
44U14*Disable 44=23 7|173b14 180l8 180t15
44r23 This{37R9} 45r43 45r67 7|173b23 174r26 176r30 178m10
47V13*Enabled{boolean} 41s19 45s58 47>22 173s46 7|141b13 145l8 145t15
47r22 This{37R9} 7|141b22 142r35
53U14*Configure 54=7 55>7 56>7 7|34b14 42l8 42t17
54r7 This{37R9} 58r35 59r36 7|35b7 40m7 41m7
55m7 Prescaler{5|38M9} 58r43 7|36b7 41r25
56m7 Period{5|38M9} 59r44 7|37b7 40r19
62U14*Set_Counter 62=27 62>49 7|220b14 223l8 223t19
62r27 This{37R9} 63r36 7|220b27 222m7
62m49 Value{5|38M9} 63r50 7|220b49 222r29
66U14*Set_Counter 66=27 66>49 7|229b14 232l8 232t19
66r27 This{37R9} 68r35 69r33 7|229b27 231m7
66m49 Value{5|37M9} 69r41 7|229b49 231r23
72V13*Current_Counter{5|37M9} 63s19 69s16 72>30 7|238b13 241l8 241t23
72r30 This{37R9} 7|238b30 240r14
79U14*Set_Autoreload 79=30 79>52 7|247b14 250l8 250t22
79r30 This{37R9} 80r39 7|247b30 249m7
79m52 Value{5|38M9} 80r47 7|247b52 249r19
82V13*Current_Autoreload{5|38M9} 59s16 80s19 82>33 136s16 749s16 7|256b13
. 259l8 259t26
82r33 This{37R9} 7|256b33 258r14
85E9*Timer_Clock_Divisor 85e50 90r15 95r58 129r23 743r23 1183r31 7|52r23
. 84r15 96r58 110r23
85n33*Div1{85E9}
85n39*Div2{85E9}
85n45*Div4{85E9}
88U14*Set_Clock_Division 89=7 90>7 7|82b14 90l8 90t26
89r7 This{37R9} 92r33 93r40 7|83b7 86r30 89m7
90e7 Value{85E9} 93r48 7|84b7 88r34
95V13*Current_Clock_Division{85E9} 93s16 95>37 134s16 7|96b13 100l8 100t30
95r37 This{37R9} 7|96b37 97r39
97E9*Timer_Counter_Alignment_Mode 98e67 106r8 116r15 121r14 130r23 744r23
. 1185r31 7|53r23 70r15 111r23 522r14
98n7*Up{97E9} 107r7 7|526r17
98n11*Down{97E9} 108r7
98n17*Center_Aligned1{97E9} 109r7
98n34*Center_Aligned2{97E9} 110r7
98n51*Center_Aligned3{97E9} 111r7
114U14*Set_Counter_Mode 115=7 116>7 7|68b14 76l8 76t24
115r7 This{37R9} 117r41 7|69b7 72r30 75m7
116e7 Value{97E9} 117r49 7|70b7 74r32
119V13*Current_Counter_Mode{97E9} 117s19 120>7 135s16 7|520b13 530l8 530t28
120r7 This{37R9} 7|521b7 525r23 528r17
125U14*Configure 126=7 127>7 128>7 129>7 130>7 7|48b14 62l8 62t17
126r7 This{37R9} 132r33 133r35 134r40 135r38 136r36 7|49b7 55r30 57m7 58m7
. 61m7
127m7 Prescaler{5|38M9} 133r43 7|50b7 58r25
128m7 Period{5|38M9} 136r44 7|51b7 57r19
129e7 Clock_Divisor{85E9} 134r48 7|52b7 59r34
130e7 Counter_Mode{97E9} 135r46 7|53b7 60r32
138E9*Timer_Prescaler_Reload_Mode 138e59 144r21 7|398r21
138n41*Update{138E9}
138n49*Immediate{138E9} 7|123r19
141U14*Configure_Prescaler 142=7 143>7 144>7 7|395b14 403l8 403t27
142r7 This{37R9} 145r38 7|396b7 401m7 402m7
143m7 Prescaler{5|38M9} 145r46 7|397b7 401r25
144e7 Reload_Mode{138E9} 7|398b7 402r19
148V13*Current_Prescaler{5|38M9} 58s16 133s16 145s19 148>32 748s16 7|455b13
. 458l8 458t25
148r32 This{37R9} 7|455b32 457r14
151U14*Set_UpdateDisable 152=7 153>7 7|464b14 472l8 472t25
152r7 This{37R9} 7|465b7 468r26 471m7
153b7 To{boolean} 7|466b7 470r30
155E9*Timer_Update_Source 155e49 160r16 7|480r16
155n33*Global{155E9} 7|484r47
155n41*Regular{155E9}
158U14*Set_UpdateRequest 159=7 160>7 7|478b14 486l8 486t25
159r7 This{37R9} 7|479b7 482r26 485m7
160e7 Source{155E9} 7|480b7 484r37
163U14*Set_Autoreload_Preload 164=7 165>7 7|506b14 514l8 514t30
164r7 This{37R9} 7|507b7 510r26 513m7
165b7 To{boolean} 7|508b7 512r20
167E9*Timer_One_Pulse_Mode 167e53 172r14 1186r31 7|494r14
167n34*Repetitive{167E9}
167n46*Single{167E9} 173r30
170U14*Select_One_Pulse_Mode 171=7 172>7 7|492b14 500l8 500t29
171r7 This{37R9} 173r55 7|493b7 496r26 499m7
172e7 Mode{167E9} 173r23 7|494b7 498r30
181E9*Timer_Interrupt 189e29 191r8 204r16 212r62 229r16 240r16 249r16 7|267r16
. 293r16 305r16 323r16
182n7*Timer_Update_Interrupt{181E9} 192r7 207r47 221r49 232r47 242r45 252r45
183n7*Timer_CC1_Interrupt{181E9} 193r7
184n7*Timer_CC2_Interrupt{181E9} 194r7
185n7*Timer_CC3_Interrupt{181E9} 195r7
186n7*Timer_CC4_Interrupt{181E9} 196r7
187n7*Timer_COM_Interrupt{181E9} 197r7 208r24 222r26 233r24 243r22 253r22
188n7*Timer_Trigger_Interrupt{181E9} 198r7
189n7*Timer_Break_Interrupt{181E9} 199r7 208r46 222r48 233r46 243r44 253r44
202U14*Enable_Interrupt 203=7 204>7 7|265b14 271l8 271t24
203r7 This{37R9} 207r27 209r34 210r35 7|266b7 270m7 270r20
204e7 Source{181E9} 207r38 208r14 210r41 7|267b7 270r33
212A9*Timer_Interrupt_List(181E9)<integer> 217r17 7|279r17
215U14*Enable_Interrupt 216=7 217>7 7|277b14 285l8 285t24
216r7 This{37R9} 221r29 223r36 224r65 7|278b7 283m10 283r23
217a7 Sources{212A9} 220r29 224r35 7|279b7 282r21
220e19 Source=220:29{181E9} 221r40 222r16
224e25 Source{181E9} 224r71
227U14*Disable_Interrupt 228=7 229>7 7|291b14 297l8 297t25
228r7 This{37R9} 232r27 234r34 235r39 7|292b7 296m7 296r20
229e7 Source{181E9} 232r38 233r14 235r45 7|293b7 296r38
238U14*Clear_Pending_Interrupt 239=7 240>7 7|303b14 315l8 315t31
239r7 This{37R9} 242r25 244r32 7|304b7 308m7
240e7 Source{181E9} 242r36 243r12 7|305b7 308r22
247V13*Interrupt_Enabled{boolean} 210s16 224s46 235s20 248>7 249>7 7|321b13
. 328l8 328t25
248r7 This{37R9} 252r25 254r32 7|322b7 327r15
249e7 Source{181E9} 252r36 253r12 7|323b7 327r29 327r48
256E9*Timer_Event_Source 264e26 266r8 280r16 7|538r16
257n7*Event_Source_Update{256E9} 267r7 283r47
258n7*Event_Source_CC1{256E9} 268r7
259n7*Event_Source_CC2{256E9} 269r7
260n7*Event_Source_CC3{256E9} 270r7
261n7*Event_Source_CC4{256E9} 271r7
262n7*Event_Source_COM{256E9} 272r7 284r24
263n7*Event_Source_Trigger{256E9} 273r7
264n7*Event_Source_Break{256E9} 274r7 284r43
278U14*Generate_Event 279=7 280>7 7|536b14 544l8 544t22
279r7 This{37R9} 283r27 285r34 7|537b7 540r26 543m7
280e7 Source{256E9} 283r38 284r14 7|538b7 542r31
287E9*Timer_Status_Flag 299e29 301r8 318r14 328r14 7|334r43 343r57
288n7*Timer_Update_Indicated{287E9} 302r7 321r43 331r45
289n7*Timer_CC1_Indicated{287E9} 303r7
290n7*Timer_CC2_Indicated{287E9} 304r7
291n7*Timer_CC3_Indicated{287E9} 305r7
292n7*Timer_CC4_Indicated{287E9} 306r7
293n7*Timer_COM_Indicated{287E9} 307r7 322r20 332r22
294n7*Timer_Trigger_Indicated{287E9} 308r7
295n7*Timer_Break_Indicated{287E9} 309r7 322r42 332r44
296n7*Timer_CC1OF_Indicated{287E9} 310r7
297n7*Timer_CC2OF_Indicated{287E9} 311r7
298n7*Timer_CC3OF_Indicated{287E9} 312r7
299n7*Timer_CC4OF_Indicated{287E9} 313r7
316V13*Status{boolean} 317>7 318>7 335s14 7|334b13 337l8 337t14
317r7 This{37R9} 321r25 323r32 7|334b21 336r15
318e7 Flag{287E9} 321r36 322r12 7|334b36 336r27 336r44
326U14*Clear_Status 327=7 328>7 7|343b14 352l8 352t20
327r7 This{37R9} 331r27 333r34 335r22 7|343b28 345m7
328e7 Flag{287E9} 331r38 332r14 335r28 7|343b50 345r22
337E9*Timer_DMA_Source 344e25 346r8 360r16 372r16 383r16 7|360r16 372r16
. 384r16
338n7*Timer_DMA_Update{337E9} 347r7 363r48 375r48 387r48
339n7*Timer_DMA_CC1{337E9} 348r7
340n7*Timer_DMA_CC2{337E9} 349r7
341n7*Timer_DMA_CC3{337E9} 350r7
342n7*Timer_DMA_CC4{337E9} 351r7
343n7*Timer_DMA_COM{337E9} 352r7 364r24 376r24 388r24
344n7*Timer_DMA_Trigger{337E9} 353r7 364r40 376r40 388r40
358U14*Enable_DMA_Source 359=7 360>7 7|358b14 364l8 364t25
359r7 This{37R9} 363r28 364r79 365r33 367r30 7|359b7 363m7 363r20
360e7 Source{337E9} 363r39 364r14 367r36 7|360b7 363r33
370U14*Disable_DMA_Source 371=7 372>7 7|370b14 376l8 376t26
371r7 This{37R9} 375r28 376r79 377r33 379r34 7|371b7 375m7 375r20
372e7 Source{337E9} 375r39 376r14 379r40 7|372b7 375r38
381V13*DMA_Source_Enabled{boolean} 367s10 379s14 382>7 383>7 7|382b13 389l8
. 389t26
382r7 This{37R9} 387r28 388r79 389r33 7|383b7 388r15
383e7 Source{337E9} 387r39 388r14 7|384b7 388r29 388r48
391E9*Timer_DMA_Burst_Length 409e27 437r22 1479r22 7|412r22
392n7*DMA_Burst_Length_1{391E9}
393n7*DMA_Burst_Length_2{391E9}
394n7*DMA_Burst_Length_3{391E9}
395n7*DMA_Burst_Length_4{391E9}
396n7*DMA_Burst_Length_5{391E9}
397n7*DMA_Burst_Length_6{391E9}
398n7*DMA_Burst_Length_7{391E9}
399n7*DMA_Burst_Length_8{391E9}
400n7*DMA_Burst_Length_9{391E9}
401n7*DMA_Burst_Length_10{391E9}
402n7*DMA_Burst_Length_11{391E9}
403n7*DMA_Burst_Length_12{391E9}
404n7*DMA_Burst_Length_13{391E9}
405n7*DMA_Burst_Length_14{391E9}
406n7*DMA_Burst_Length_15{391E9}
407n7*DMA_Burst_Length_16{391E9}
408n7*DMA_Burst_Length_17{391E9}
409n7*DMA_Burst_Length_18{391E9}
411E9*Timer_DMA_Base_Address 431e19 436r22 1481r22 7|411r22
412n7*DMA_Base_CR1{411E9}
413n7*DMA_Base_CR2{411E9}
414n7*DMA_Base_SMCR{411E9}
415n7*DMA_Base_DIER{411E9}
416n7*DMA_Base_SR{411E9}
417n7*DMA_Base_EGR{411E9}
418n7*DMA_Base_CCMR1{411E9}
419n7*DMA_Base_CCMR2{411E9}
420n7*DMA_Base_CCER{411E9}
421n7*DMA_Base_CNT{411E9}
422n7*DMA_Base_PSC{411E9}
423n7*DMA_Base_ARR{411E9}
424n7*DMA_Base_RCR{411E9}
425n7*DMA_Base_CCR1{411E9}
426n7*DMA_Base_CCR2{411E9}
427n7*DMA_Base_CCR3{411E9}
428n7*DMA_Base_CCR4{411E9}
429n7*DMA_Base_BDTR{411E9}
430n7*DMA_Base_DCR{411E9}
431n7*DMA_Base_OR{411E9}
434U14*Configure_DMA 435=7 436>7 437>7 7|409b14 419l8 419t21
435r7 This{37R9} 7|410b7 414r30 418m7
436e7 Base_Address{411E9} 7|411b7 416r32
437e7 Burst_Length{391E9} 7|412b7 417r32
440U14*Enable_Capture_Compare_DMA 441=7 7|425b14 434l8 434t34
441r7 This{37R9} 7|426b7 430r30 433m7
444U14*Disable_Capture_Compare_DMA 445=7 7|440b14 449l8 449t35
445r7 This{37R9} 7|441b7 445r30 448m7
453E9*Timer_Channel 453e70 458r17 466r17 472r32 478r17 486r17 492r32 517r18
. 533r20 542r17 553r17 562r26 574r18 584r17 594r17 604r17 614r17 624r18 632r18
. 663r19 676r19 691r17 700r17 706r17 715r17 754r34 1082r56 1140r32 1172r32
. 1407r21 1435r29 1445r45 7|712r18 744r34 796r26 839r17 876r17 908r17 950r17
. 983r17 1016r17 1049r17 1057r38 1069r18 1084r18 1099r17 1113r17 1127r17
. 1141r17 1154r32 1168r20 1183r17 1202r17 1215r17 1228r21 1272r17 1305r17
. 1337r19 1380r19
453n27*Channel_1{453E9} 683r27 1083r21 1152r19 1155r18 1158r18 1161r19 1164r18
. 1167r18 1177r19 7|154r16 649r13 767r15 808r15 847r15 884r15 916r15 958r15
. 991r15 1024r15 1247r15 1280r15 1313r15 1403r20 1405r19 1414r19 1548r25
. 1560r24 1562r24 1564r24
453n38*Channel_2{453E9} 683r39 1084r21 1152r31 1161r31 1177r31 7|641r13 770r15
. 811r15 850r15 887r15 919r15 961r15 994r15 1027r15 1250r15 1283r15 1316r15
. 1408r19 1411r19 1554r25 1569r24 1571r24 1573r24
453n49*Channel_3{453E9} 1085r21 1177r43 7|154r29 773r15 814r15 853r15 890r15
. 922r15 964r15 997r15 1030r15 1253r15 1286r15 1319r15
453n60*Channel_4{453E9} 1086r21 7|163r16 776r15 817r15 856r15 893r15 925r15
. 967r15 1000r15 1033r15 1256r15 1289r15 1322r15
456U14*Enable_Channel 457=7 458>7 7|1047b14 1061l8 1061t22 1417s7
457r7 This{37R9} 460r33 461r33 7|1048b7 1051r32 1052r27 1059m7 1060m7
458e7 Channel{453E9} 461r39 7|1049b7 1054r18 1057r57
464U14*Disable_Channel 465=7 466>7 7|1097b14 1105l8 1105t23 1389s7
465r7 This{37R9} 468r33 469r37 7|1098b7 1101r32 1104m7
466e7 Channel{453E9} 469r43 7|1099b7 1103r18
471V13*Channel_Enabled{boolean} 461s16 469s20 472>7 472>22 527s24 528s28
. 670s16 684s16 766s24 767s28 1410s22 7|1111b13 1119l8 1119t23
472r7 This{37R9} 7|1112b7 1116r41
472e22 Channel{453E9} 7|1113b7 1118r25
476U14*Enable_Complementary_Channel 477=7 478>7 7|1125b14 1133l8 1133t36
477r7 This{37R9} 480r49 481r47 7|1126b7 1129r32 1132m7
478e7 Channel{453E9} 480r55 481r53 7|1127b7 1131r18
484U14*Disable_Complementary_Channel 485=7 486>7 7|1139b14 1147l8 1147t37
485r7 This{37R9} 488r49 489r51 7|1140b7 1143r32 1146m7
486e7 Channel{453E9} 488r55 489r57 7|1141b7 1145r18
491V13*Complementary_Channel_Enabled{boolean} 481s16 489s20 492>7 492>22
. 7|1153b13 1160l8 1160t37
492r7 This{37R9} 494r51 7|1154b7 1157r41
492e22 Channel{453E9} 494r57 7|1154b22 1159r25
496X4*Timer_Channel_Access_Error 579r29 589r29 599r29 609r29 619r29 7|863r16
. 932r16
500E9*Timer_Output_Compare_And_PWM_Mode 508e12 518r18 563r26 575r18 755r34
. 1287r27 7|713r18 745r34 797r26 840r17
501n7*Timing{500E9}
502n7*Active{500E9}
503n7*Inactive{500E9}
504n7*Toggle{500E9}
505n7*Force_Inactive{500E9} 7|938r65
506n7*Force_Active{500E9} 7|936r65
507n7*PWM1{500E9}
508n7*PWM2{500E9}
510E9*Timer_Capture_Compare_State 510e57 519r18 756r34 759r34 761r34 1208r51
. 1209r51 1210r51 1211r51 1212r51 1213r51 1214r51 1422r15 1424r15 7|714r18
. 746r34 749r34 751r34
510n41*Disable{510E9} 7|721r35 757r35 1103r35 1145r36 1347r35
510n50*Enable{510E9} 526r28 765r28 7|155r29 155r56 163r34 1054r35 1118r41
. 1131r36 1159r42 1369r35
512E9*Timer_Output_Compare_Polarity 512e53 521r18 625r18 633r18 758r34 760r34
. 7|716r18 748r34 750r34 1070r18 1085r18
512n43*High{512E9}
512n49*Low{512E9}
515U14*Configure_Channel_Output 516=7 517>7 518>7 519>7 520>7 521>7 7|710b14
. 736l8 736t32
516r7 This{37R9} 523r35 524r51 525r45 527r41 528r45 7|711b7 718r32 722m7
. 724m32 729m7 735m7
517e7 Channel{453E9} 523r41 524r57 527r47 528r51 7|712b7 721r18 724r38 726r18
. 727r18 729r20
518e7 Mode{500E9} 7|713b7 724r47
519e7 State{510E9} 526r20 7|714b7 726r35
520m7 Pulse{5|37M9} 525r56 7|715b7 729r32
521e7 Polarity{512E9} 7|716b7 727r35
531U14*Set_Compare_Value 532=7 533>7 534>7 7|1166b14 1175l8 1175t25
532r7 This{37R9} 536r37 537r39 7|1167b7 1172m7
533e7 Channel{453E9} 537r45 7|1168b7 1172r20
534m7 Word_Value{5|37M9} 537r56 7|1169b7 1172r32
540U14*Set_Compare_Value 541=7 542>7 543>7 7|1181b14 1194l8 1194t25
541r7 This{37R9} 545r35 546r39 7|1182b7 1187m7
542e7 Channel{453E9} 545r41 546r45 7|1183b7 1187r20
543m7 Value{5|38M9} 546r56 7|1184b7 1187r38
548E9*Timer_Capture_Compare_Modes 549e43 554r14 651r45 1323r39 7|877r14
549n7*Output{548E9} 569r63 578r67 588r67 598r67 608r67 618r67 695r64 1323r70
. 1328r18 7|828r47 862r62 931r62
549n15*Direct_TI{548E9} 652r12 1326r18 7|643r13 651r13 1238r15 1239r43 1398r32
. 1549r25 1555r25
549n26*Indirect_TI{548E9} 7|1240r15 1241r43 1397r22 1400r32
549n39*TRC{548E9} 652r25 1326r31 7|1242r15 1243r43
551V13*Current_Capture_Compare_Mode{548E9} 552>7 553>7 569s16 578s19 588s19
. 598s19 608s19 618s19 671s16 685s16 695s16 7|874b13 900l8 900t36
552r7 This{37R9} 7|875b7 897r15
553e7 Channel{453E9} 7|876b7 883r12
560U14*Set_Single_Output 561=7 562>7 563>7 564>7 565>7 566>7 7|794b14 831l8
. 831t25
561r7 This{37R9} 568r34 569r46 7|795b7 821r15 830m7
562e7 Channel{453E9} 568r40 569r52 7|796b7 807r12
563e7 Mode{500E9} 7|797b7 823r35
564b7 OC_Clear_Enabled{boolean} 7|798b7 826r42
565b7 Preload_Enabled{boolean} 7|799b7 825r44
566b7 Fast_Enabled{boolean} 7|800b7 824r41
572U14*Set_Output_Compare_Mode 573=7 574>7 575>7 7|724s7 760s7 837b14 868l8
. 868t31
573r7 This{37R9} 577r33 578r49 7|838b7 860r15 867m7
574e7 Channel{453E9} 578r55 7|839b7 846r12
575e7 Mode{500E9} 7|840b7 866r62
582U14*Set_Output_Preload_Enable 583=7 584>7 585>7 7|948b14 975l8 975t33
583r7 This{37R9} 587r34 588r49 7|949b7 971r15 974m7
584e7 Channel{453E9} 587r40 588r55 7|950b7 957r12
585b7 Enabled{boolean} 7|951b7 973r72
592U14*Set_Output_Fast_Enable 593=7 594>7 595>7 7|981b14 1008l8 1008t30
593r7 This{37R9} 597r34 598r49 7|982b7 1004r15 1007m7
594e7 Channel{453E9} 597r40 598r55 7|983b7 990r12
595b7 Enabled{boolean} 7|984b7 1006r69
602U14*Set_Clear_Control 603=7 604>7 605>7 7|1014b14 1041l8 1041t25
603r7 This{37R9} 607r34 608r49 7|1015b7 1037r15 1040m7
604e7 Channel{453E9} 607r40 608r55 7|1016b7 1023r12
605b7 Enabled{boolean} 7|1017b7 1039r70
612U14*Set_Output_Forced_Action 613=7 614>7 615>7 7|906b14 942l8 942t32
613r7 This{37R9} 617r34 618r49 7|907b7 929r15 941m7
614e7 Channel{453E9} 617r40 618r55 7|908b7 915r12
615b7 Active{boolean} 7|909b7 935r10
622U14*Set_Output_Polarity 623=7 624>7 625>7 7|1067b14 1076l8 1076t27
623r7 This{37R9} 627r32 7|1068b7 1072r32 1075m7
624e7 Channel{453E9} 7|1069b7 1074r18
625e7 Polarity{512E9} 7|1070b7 1074r35
630U14*Set_Output_Complementary_Polarity 631=7 632>7 633>7 7|1082b14 1091l8
. 1091t41
631r7 This{37R9} 635r31 7|1083b7 1087r32 1090m7
632e7 Channel{453E9} 7|1084b7 1089r18
633e7 Polarity{512E9} 7|1085b7 1089r36
639V13*No_Outputs_Enabled{boolean} 45s23 639>33 734s20 7|151b13 167l8 167t26
. 176s10 200s10
639r33 This{37R9} 7|151b33 152r36
647M9*Timer_Input_Capture_Filter 667r19 680r19 909r18 1299r22 7|635r18 1341r19
. 1384r19
649E9*Timer_Input_Capture_Polarity 649e70 664r19 678r19 908r18 941r22 942r22
. 7|634r18 1338r19 1382r19 1386r28 1537r22 1538r22
649n42*Rising{649E9} 7|1358r15 1391r21 1394r31 1559r15 1568r15
649n50*Falling{649E9} 7|1361r15 1392r31 1561r15 1570r15
649n59*Both_Edges{649E9} 7|1364r15 1563r15 1572r15
651E12*Timer_Input_Capture_Selection{548E9} 665r19 677r19 1408r21 7|1229r21
. 1339r19 1381r19 1387r28
654E9*Timer_Input_Capture_Prescaler 658e12 666r19 679r19 692r17 701r14 1300r22
. 7|1273r17 1306r14 1340r19 1383r19
655n7*Div1{654E9} 7|644r13 652r13 1550r83 1556r83
656n7*Div2{654E9}
657n7*Div4{654E9}
658n7*Div8{654E9}
661U14*Configure_Channel_Input 662=7 663>7 664>7 665>7 666>7 667>7 7|639s10
. 647s10 1335b14 1372l8 1372t31 1404s10 1407s10 1410s10 1413s10
662r7 This{37R9} 669r35 670r33 671r46 7|1336b7 1343r32 1348m7 1352m27 1371m7
663e7 Channel{453E9} 669r41 670r39 671r52 7|1337b7 1347r18 1353r25 1359r24
. 1360r24 1362r24 1363r24 1365r24 1366r24 1369r18
664e7 Polarity{649E9} 7|1338b7 1357r12
665e7 Selection{651E12} 671r63 7|1339b7 1354r25
666e7 Prescaler{654E9} 7|1340b7 1350r54
667m7 Filter{647M9} 7|1341b7 1350r30
674U14*Configure_Channel_Input_PWM 675=7 676>7 677>7 678>7 679>7 680>7 7|1378b14
. 1418l8 1418t35
675r7 This{37R9} 682r44 684r33 685r46 686r41 7|1379b7 1389m24 1405m13 1408m13
. 1411m13 1414m13 1417m23
676e7 Channel{453E9} 683r16 684r39 685r52 686r47 7|1380b7 1389r30 1403r10
. 1417r29
677e7 Selection{651E12} 685r63 7|1381b7 1397r10 1405r40 1411r40
678e7 Polarity{649E9} 7|1382b7 1391r10 1405r30 1411r30
679e7 Prescaler{654E9} 686r58 7|1383b7 1405r51 1408r69 1411r51 1414r69
680m7 Filter{647M9} 7|1384b7 1405r62 1408r80 1411r62 1414r80
689U14*Set_Input_Prescaler 690=7 691>7 692>7 7|1270b14 1297l8 1297t27
690r7 This{37R9} 694r33 695r46 696r41 7|1271b7 1293r15 1296m7
691e7 Channel{453E9} 695r52 696r47 7|1272b7 1279r11
692e7 Value{654E9} 696r58 7|1273b7 1295r67
698V13*Current_Input_Prescaler{654E9} 686s16 696s16 699>7 700>7 7|1303b13
. 1329l8 1329t31
699r7 This{37R9} 7|1304b7 1326r15
700e7 Channel{453E9} 7|1305b7 1312r11
704V13*Current_Capture_Value{5|37M9} 537s16 705>7 706>7 7|1200b13 1207l8
. 1207t29
705r7 This{37R9} 7|1201b7 1206r14
706e7 Channel{453E9} 7|1202b7 1206r27
713V13*Current_Capture_Value{5|38M9} 546s16 714>7 715>7 7|1213b13 1220l8
. 1220t29
714r7 This{37R9} 7|1214b7 1219r25
715e7 Channel{453E9} 7|1215b7 1219r38
725U14*Enable_Main_Output 725=34 7|186b14 191l8 191t26
725r34 This{37R9} 727r32 728r37 7|186b34 187r27 190m7
731U14*Disable_Main_Output 731=35 7|197b14 204l8 204t27
731r35 This{37R9} 733r32 734r40 734r76 7|197b35 198r27 200r30 202m10
736V13*Main_Output_Enabled{boolean} 728s16 734s55 736>34 7|210b13 214l8 214t27
736r34 This{37R9} 7|210b34 211r36
739U14*Configure 740=7 741>7 742>7 743>7 744>7 745>7 7|106b14 124l8 124t17
740r7 This{37R9} 747r32 748r35 749r36 7|107b7 115m7 116m7 117m7 118m7 119m7
. 123m7
741m7 Prescaler{5|38M9} 748r43 7|108b7 116r25
742m7 Period{5|38M9} 749r44 7|109b7 115r19
743e7 Clock_Divisor{85E9} 7|110b7 117r34
744e7 Counter_Mode{97E9} 7|111b7 118r32
745m7 Repetitions{5|39M9} 7|112b7 119r25
752U14*Configure_Channel_Output 753=7 754>7 755>7 756>7 757>7 758>7 759>7
. 760>7 761>7 7|742b14 788l8 788t32
753r7 This{37R9} 763r32 764r45 766r41 767r45 7|743b7 753r32 754r31 758m7
. 760m32 780m7 786m7 787m7
754e7 Channel{453E9} 766r47 767r51 7|744b7 757r18 760r38 762r18 763r18 764r18
. 766r12 780r20
755e7 Mode{500E9} 7|745b7 760r47
756e7 State{510E9} 765r20 7|746b7 762r35
757m7 Pulse{5|37M9} 764r56 7|747b7 780r32
758e7 Polarity{512E9} 7|748b7 764r35
759e7 Idle_State{510E9} 7|749b7 768r53 771r53 774r53 777r53
760e7 Complementary_Polarity{512E9} 7|750b7 763r36
761e7 Complementary_Idle_State{510E9} 7|751b7 769r67 772r67 775r67
770U14*Enable_CC_Preload_Control 770=41 7|1424b14 1429l8 1429t33
770r41 This{37R9} 771r34 7|1424b41 1425r30 1428m7
774U14*Disable_CC_Preload_Control 774=42 7|1435b14 1440l8 1440t34
774r42 This{37R9} 775r34 7|1435b42 1436r30 1439m7
778U14*Select_Commutation 778=34 7|1446b14 1451l8 1451t26
778r34 This{37R9} 779r34 7|1446b34 1447r30 1450m7
782U14*Deselect_Commutation 782=36 7|1457b14 1462l8 1462t28
782r36 This{37R9} 783r34 7|1457b36 1458r30 1461m7
785E9*Timer_Break_Polarity 785e44 793r39 1454r39 7|1471r39
785n34*Low{785E9}
785n39*High{785E9}
787E9*Timer_Lock_Level 787e61 797r39 1458r39 7|1475r39
787n30*Off{787E9}
787n35*Level_1{787E9}
787n44*Level_2{787E9}
787n53*Level_3{787E9}
790U14*Configure_BDTR 791=7 792>7 793>7 794>7 795>7 796>7 797>7 798>7 7|1468b14
. 1486l8 1486t22
791r7 This{37R9} 799r34 7|1469b7 1479m7 1480m7 1481m7 1482m7 1483m7 1484m7
. 1485m7
792b7 Automatic_Output_Enabled{boolean} 7|1470b7 1479r50
793e7 Break_Polarity{785E9} 7|1471b7 1480r50
794b7 Break_Enabled{boolean} 7|1472b7 1481r50
795m7 Off_State_Selection_Run_Mode{5|41M9} 7|1473b7 1482r50
796m7 Off_State_Selection_Idle_Mode{5|41M9} 7|1474b7 1483r50
797e7 Lock_Configuration{787E9} 7|1475b7 1484r50
798m7 Deadtime_Generator{5|39M9} 7|1476b7 1485r50
807E9*Timer_Trigger_Input_Source 815e30 820r16 892r45 901r43 1250r36 7|698r16
808n7*Internal_Trigger_0{807E9} 893r13
809n7*Internal_Trigger_1{807E9}
810n7*Internal_Trigger_2{807E9}
811n7*Internal_Trigger_3{807E9} 893r35
812n7*TI1_Edge_Detector{807E9} 902r13
813n7*Filtered_Timer_Input_1{807E9}
814n7*Filtered_Timer_Input_2{807E9} 902r34 7|638r19
815n7*External_Trigger_Input{807E9} 7|672r35
818U14*Select_Input_Trigger 819=7 820>7 7|623s7 655s7 672s7 696b14 704l8
. 704t28
819r7 This{37R9} 821r35 7|697b7 700r32 703m7
820e7 Source{807E9} 7|698b7 702r38
823E9*Timer_Trigger_Output_Source 831e14 836r16 1216r51 7|552r16
824n7*Reset{823E9}
825n7*Enable{823E9}
826n7*Update{823E9}
827n7*OC1{823E9}
828n7*OC1Ref{823E9}
829n7*OC2Ref{823E9}
830n7*OC3Ref{823E9}
831n7*OC4Ref{823E9}
834U14*Select_Output_Trigger 835=7 836>7 7|550b14 558l8 558t29
835r7 This{37R9} 837r45 7|551b7 554r30 557m7
836e7 Source{823E9} 7|552b7 556r41
839E9*Timer_Slave_Mode 847e18 852r14 935r6 1252r36 7|566r14
840n7*Disabled{839E9}
841n7*Encoder_Mode_1{839E9} 935r29
842n7*Encoder_Mode_2{839E9}
843n7*Encoder_Mode_3{839E9} 935r47
844n7*Reset{839E9}
845n7*Gated{839E9}
846n7*Trigger{839E9}
847n7*External_1{839E9} 7|624r32 656r32 671r32
850U14*Select_Slave_Mode 851=7 852>7 7|564b14 572l8 572t25 624s7 656s7 671s7
851r7 This{37R9} 853r40 7|565b7 568r32 571m7
852e7 Mode{839E9} 7|566b7 570r41
856U14*Enable_Master_Slave_Mode 856=40 7|578b14 583l8 583t32
856r40 This{37R9} 857r40 7|578b40 579r32 582m7
860U14*Disable_Master_Slave_Mode 860=41 890r15 7|589b14 594l8 594t33
860r41 This{37R9} 861r40 7|589b41 590r32 593m7
863E9*Timer_External_Trigger_Polarity 863e67 876r19 915r19 923r19 1245r36
. 7|602r19 665r19 681r19
863n45*Inverted{863E9}
863n55*Noninverted{863E9}
865E9*Timer_External_Trigger_Prescaler 869e12 877r19 916r19 924r19 1247r36
. 7|603r19 666r19 682r19
866n7*Off{865E9}
867n7*Div2{865E9}
868n7*Div4{865E9}
869n7*Div8{865E9}
871M9*Timer_External_Trigger_Filter 878r19 917r19 925r19 1248r36 7|604r19
. 667r19 683r19
874U14*Configure_External_Trigger 875=7 876>7 877>7 878>7 7|600b14 612l8
. 612t34 670s7 687s7
875r7 This{37R9} 879r46 7|601b7 606r32 611m7
876e7 Polarity{863E9} 7|602b7 608r46
877e7 Prescaler{865E9} 7|603b7 609r47
878m7 Filter{871M9} 7|604b7 610r44
888U14*Select_Internal_Clock=890:15
889r7 This{37R9}
892E12*Timer_Internal_Trigger_Source{807E9} 898r16 7|620r16
896U14*Configure_As_External_Clock 897=7 898>7 7|618b14 625l8 625t35
897r7 This{37R9} 899r46 7|619b7 623m29 624m26
898e7 Source{892E12} 7|620b7 623r35
901E12*Timer_External_Clock_Source{807E9} 907r18 7|633r18
905U14*Configure_As_External_Clock 906=7 907>7 908>7 909>7 7|631b14 657l8
. 657t35
906r7 This{37R9} 910r35 7|632b7 640m13 648m13 655m29 656m26
907e7 Source{901E12} 7|633b7 638r10 655r35
908e7 Polarity{649E9} 7|634b7 642r13 650r13
909m7 Filter{647M9} 7|635b7 645r13 653r13
913U14*Configure_External_Clock_Mode1 914=7 915>7 916>7 917>7 7|663b14 673l8
. 673t38
914r7 This{37R9} 918r46 7|664b7 670m35 671m26 672m29
915e7 Polarity{863E9} 7|665b7 670r41
916e7 Prescaler{865E9} 7|666b7 670r51
917m7 Filter{871M9} 7|667b7 670r62
921U14*Configure_External_Clock_Mode2 922=7 923>7 924>7 925>7 7|679b14 690l8
. 690t38
922r7 This{37R9} 926r46 7|680b7 685r32 687m35 689m7
923e7 Polarity{863E9} 7|681b7 687r41
924e7 Prescaler{865E9} 7|682b7 687r51
925m7 Filter{871M9} 7|683b7 687r62
934E12*Timer_Encoder_Mode{839E9} 940r22 7|1536r22
938U14*Configure_Encoder_Interface 939=7 940>7 941>7 942>7 7|1534b14 1577l8
. 1577t35
939r7 This{37R9} 943r46 7|1535b7 1540r32 1541r32 1544m7 1547m10 1553m10 1576m7
940e7 Mode{934E12} 7|1536b7 1543r41
941e7 IC1_Polarity{649E9} 7|1537b7 1558r12
942e7 IC2_Polarity{649E9} 7|1538b7 1567r12
946U14*Enable_Hall_Sensor 947=7 7|1583b14 1590l8 1590t26
947r7 This{37R9} 948r41 7|1584b7 1586r30 1589m7
951U14*Disable_Hall_Sensor 952=7 7|1596b14 1603l8 1603t27
952r7 This{37R9} 953r41 7|1597b7 1599r30 1602m7
955E9*Timer_2_Remapping_Options 959e22 964r16 1497r19 7|1494r16
956n7*TIM2_TIM8_TRGO{955E9}
957n7*TIM2_ETH_PTP{955E9}
958n7*TIM2_USBFS_SOF{955E9}
959n7*TIM2_USBHS_SOF{955E9}
962U14*Configure_Timer_2_Remapping 963=7 964>7 7|1492b14 1500l8 1500t35
963r7 This{37R9} 965m18 965r18 7|1493b7 1496r28 1499m7
964e7 Option{955E9} 7|1494b7 1498r27
967E9*Timer_5_Remapping_Options 971e16 976r16 1499r19 7|1508r16
968n7*TIM5_GPIO{967E9}
969n7*TIM5_LSI{967E9}
970n7*TIM5_LSE{967E9}
971n7*TIM5_RTC{967E9}
974U14*Configure_Timer_5_Remapping 975=7 976>7 7|1506b14 1514l8 1514t35
975r7 This{37R9} 977m18 977r18 7|1507b7 1510r28 1513m7
976e7 Option{967E9} 7|1508b7 1512r26
979E9*Timer_11_Remapping_Options 981e17 983r8 990r16 1501r19 7|1522r16
980n7*TIM11_GPIO{979E9} 984r7
981n7*TIM11_HSE{979E9} 985r7
988U14*Configure_Timer_11_Remapping 989=7 990>7 7|1520b14 1528l8 1528t36
989r7 This{37R9} 991m18 991r18 7|1521b7 1524r28 1527m7
990e7 Option{979E9} 7|1522b7 1526r26
1000V13*Basic_Timer{boolean} 92s20 132s20 207s14 221s16 232s14 242s12 252s12
. 283s14 321s12 331s14 363s15 375s15 387s15 460s20 468s20 577s20 627s19 694s20
. 821s22 910s22 1000>26 1083s40 7|525s10
1000r26 This{37R9} 1001r7 1002r7
1005V13*Advanced_Timer{boolean} 209s18 223s20 234s18 244s16 254s16 285s18
. 323s16 333s18 364s63 376s63 388s63 635s15 727s16 733s16 747s16 763s16 771s18
. 775s18 779s18 783s18 799s18 1005>29
1005r29 This{37R9} 1006r7 1007r7
1010V13*Has_32bit_Counter{boolean} 68s16 1010>32 1021r15
1010r32 This{37R9} 1011r7 1017r7
1020V13*Has_32bit_CC_Values=1021:15{boolean} 525s24 536s16 764s24
1020r34 This{37R9}
1024V13*Trigger_Output_Selectable{boolean} 837s18 1024>40
1024r40 This{37R9} 1025r7 1026r7 1027r7 1028r7 1029r7 1030r7 1031r7 1032r7
1036V13*Has_At_Least_2_CC_Channels{boolean} 682s16 943s18 1036>41 1084s36
1036r41 This{37R9} 1037r7 1038r7 1039r7 1040r7 1041r7 1042r7 1043r7 1044r7
1047V13*Hall_Sensor_Supported{boolean} 948s18 953s18 1047>36
1047r36 This{37R9} 1048r7 1049r7 1050r7 1051r7 1052r7 1053r7
1056V13*Clock_Management_Supported{boolean} 899s18 1056>41
1056r41 This{37R9} 1057r7 1058r7 1059r7 1060r7 1061r7 1062r7 1063r7 1064r7
1068V13*Has_At_Least_3_CC_Channels{boolean} 1068>41 1079r14 1085s36
1068r41 This{37R9} 1069r7 1070r7 1071r7 1072r7 1073r7 1074r7
1078V13*Has_At_Least_4_CC_Channels=1079:14{boolean} 1086s36
1078r41 This{37R9}
1082V13*CC_Channel_Exists{boolean} 523s16 545s16 568s15 587s15 597s15 607s15
. 617s15 669s16 1082>32 1082>46
1082r32 This{37R9} 1083r53 1084r64 1085r64 1086r64
1082e46 Channel{453E9} 1083r11 1084r11 1085r11 1086r11
1090V13*Input_XOR_Supported{boolean} 1090>34
1090r34 This{37R9} 1091r7 1092r7 1093r7 1094r7 1095r7 1096r7
1099V13*DMA_Supported{boolean} 365s18 377s18 389s18 1099>28
1099r28 This{37R9} 1100r7 1101r7 1102r7 1103r7 1104r7 1105r7 1106r7 1107r7
1110V13*Slave_Mode_Supported{boolean} 853s18 857s18 861s18 1110>35
1110r35 This{37R9} 1111r7 1112r7 1113r7 1114r7 1115r7 1116r7 1117r7 1118r7
1122V13*External_Trigger_Supported{boolean} 879s18 918s18 926s18 1122>41
1122r41 This{37R9} 1123r7 1124r7 1125r7 1126r7 1127r7 1128r7
1132V13*Remapping_Capability_Supported{boolean} 1132>45
1132r45 This{37R9} 1133r7 1134r7 1135r7
1139V13*Specific_Channel_Output_Supported{boolean} 524s16 1140>7 1140>22
1140r7 This{37R9} 1143r7 1144r7 1145r7 1146r7 1147r7 1148r7 1151r8 1154r8
. 1157r8 1160r8 1163r8 1166r8
1140e22 Channel{453E9} 1152r8 1155r8 1158r8 1161r8 1164r8 1167r8
1171V13*Complementary_Outputs_Supported{boolean} 480s16 488s16 494s18 1172>7
. 1172>22
1172r7 This{37R9} 1175r8 1176r8
1172e22 Channel{453E9} 1177r8
1181R9 TIMx_CR1 1190e15 1192r8 1520r28 7|55r18 72r18 86r18 97r27 131r14 142r23
. 174r14 468r14 482r14 496r14 510r14
1182m7*Reserved{5|46M9} 1193r7
1183e7*Clock_Division{85E9} 1194r7 7|59m16 88m16 99r23 117m16
1184b7*ARPE{boolean} 1195r7 7|512m12
1185e7*Mode_And_Dir{97E9} 1196r7 7|60m16 74m16 118m16 528r26
1186e7*One_Pulse_Mode{167E9} 1197r7 7|498m12
1187b7*Update_Request_Source{boolean} 1198r7 7|484m12
1188b7*Update_Disable{boolean} 1199r7 7|470m12
1189b7*Timer_Enabled{boolean} 1200r7 7|133m12 144r19 177m15
1205R9 TIMx_CR2 1221e15 1223r8 1521r28 7|430r18 445r18 554r18 754r19 1425r18
. 1436r18 1447r18 1458r18 1586r18 1599r18
1206m7*Reserved0{5|38M9} 1224r7
1207m7*Reserved1{5|41M9} 1225r7
1208e7*Channel_4_Output_Idle_State{510E9} 1226r7 7|777m22
1209e7*Channel_3_Complementary_Output_Idle_State{510E9} 1227r7 7|775m22
1210e7*Channel_3_Output_Idle_State{510E9} 1228r7 7|774m22
1211e7*Channel_2_Complementary_Output_Idle_State{510E9} 1229r7 7|772m22
1212e7*Channel_2_Output_Idle_State{510E9} 1230r7 7|771m22
1213e7*Channel_1_Complementary_Output_Idle_State{510E9} 1231r7 7|769m22
1214e7*Channel_1_Output_Idle_State{510E9} 1232r7 7|768m22
1215b7*TI1_Selection{boolean} 1233r7 7|1588m16 1601m16
1216e7*Master_Mode_Selection{823E9} 1234r7 7|556m16
1217b7*Capture_Compare_DMA_Selection{boolean} 1235r7 7|432m16 447m16
1218b7*Capture_Compare_Control_Update_Selection{boolean} 1236r7 7|1449m16
. 1460m16
1219m7*Reserved2{5|41M9} 1237r7
1220b7*Capture_Compare_Preloaded_Control{boolean} 1238r7 7|1427m16 1438m16
1243R9 TIMx_SMCR 1253e15 1255r8 1522r28 7|568r19 579r19 590r19 606r19 685r19
. 700r19 1540r19
1244m7*Reserved0{5|38M9} 1256r7
1245e7*External_Trigger_Polarity{863E9} 1257r7 7|608m17
1246b7*External_Clock_Enable{boolean} 1258r7 7|688m17
1247e7*External_Trigger_Prescaler{865E9} 1259r7 7|609m17
1248m7*External_Trigger_Filter{871M9} 1260r7 7|610m17
1249b7*Master_Slave_Mode{boolean} 1261r7 7|581m17 592m17
1250e7*Trigger_Selection{807E9} 1262r7 7|702m17
1251m7*Reserved1{5|41M9} 1263r7
1252e7*Slave_Mode_Selection{839E9} 1264r7 7|570m17 1543m17
1284R9 Channel_Output_Descriptor 1289e15 1291r8 1329r26 7|805r26
1285b7*OCxFast_Enable{boolean} 1292r7 7|824m23 1006m51
1286b7*OCxPreload_Enable{boolean} 1293r7 7|825m23 973m51
1287e7*OCxMode{500E9} 1294r7 7|823m23 866m51 936m54 938m54
1288b7*OCxClear_Enable{boolean} 1295r7 7|826m23 1039m51
1298R9 Channel_Input_Descriptor 1301e15 1303r8 1327r26 1409r21 7|1230r21
. 1344r19 1550r25 1556r25
1299m7*ICxFilter{647M9} 1304r7 7|1350m17 1550m51 1556m51
1300e7*ICxPrescaler{654E9} 1305r7 7|1295m51 1328r58 1350m38 1550m67 1556m67
1323R9 IO_Descriptor 1323d24 1331e18 1337r8 1373r34 7|1235r26
1323e24*CCxSelection{548E9} 1325r15 1338r7 7|862r46 899r50 931r46 1239m27
. 1241m27 1243m27
1327r16*Capture{1298R9} 1339r7 7|1239m54 1241m56 1243m48 1295m43 1328r50
1329r16*Compare{1284R9} 1340r7 7|866m43 936m46 938m46 973m43 1006m43 1039m43
1370I12 Lower_Half_Index{integer} 1373r13 7|803r26 843r26 880r26 912r26 954r26
. 987r26 1020r26 1233r26 1276r26 1309r26
1372A9 TIMx_CCMRx_Lower_Half(1323R9)<integer> 1377r21
1376R9 TIMx_CCMRx 1379e15 1381r8 1391r50 7|804r26 844r26 881r26 913r26 955r26
. 988r26 1021r26 1234r26 1277r26 1310r26
1377a7*Descriptors{1372A9} 1382r7 7|828m12 862r15 866m12 899r19 931r15 936m15
. 938m15 973m12 1006m12 1039m12 1262m12 1295m12 1328r19
1378m7*Reserved{5|53M9} 1383r7
1389I12 CCMRx_Index{integer} 1391r34 7|802r26 842r26 879r26 911r26 953r26
. 986r26 1019r26 1232r26 1275r26 1308r26
1391A9 TIMx_CCMR_Pair(1376R9)<integer> 1526r28
1405U14 Write_Channel_Input_Description 1406=7 1407>7 1408>7 1409>7 7|1226b14
. 1264l8 1264t39 1351s7 1546s7 1552s7
1406r7 This{37R9} 1410r39 7|1227b7 1261r15 1263m7 1352r10
1407e7 Channel{453E9} 1410r45 7|1228b7 1246r12 1353r10 1548r10 1554r10
1408e7 Kind{651E12} 7|1229b7 1237r12 1354r10 1549r10 1555r10
1409r7 Description{1298R9} 7|1230b7 1239r65 1241r67 1243r59 1355r10 1550r10
. 1556r10
1421R9 Single_CCE 1426e15 1428r8 1435r47
1422e7*CCxE{510E9} 1429r7 7|155r22 163r27 721m27 726m27 757m27 762m27 1054m27
. 1103m27 1118r34 1347m27 1369m27
1423m7*CCxP{5|41M9} 1430r7 7|727m27 764m27 1074m27 1360m33 1363m33 1366m33
. 1560m35 1562m35 1564m35 1569m35 1571m35 1573m35
1424e7*CCxNE{510E9} 1431r7 7|155r48 1131m27 1145m27 1159r34
1425m7*CCxNP{5|41M9} 1432r7 7|763m27 1089m27 1359m33 1362m33 1365m33
1435A9 TIMx_CCER(1421R9)<453E9> 1527r28 7|152r23 718r19 753r19 1051r19 1072r19
. 1087r19 1101r19 1116r28 1129r19 1143r19 1157r28 1343r19 1541r19
1445A9 Capture_Compare_Registers(5|37M9)<453E9> 1535r28
1450R9 TIMx_BDTR 1460e15 1462r8 1536r28 7|187r14 198r14 211r23
1451m7*Reserved{5|38M9} 1463r7
1452b7*Main_Output_Enabled{boolean} 1464r7 7|189m12 201m15 213r19
1453b7*Automatic_Output_Enabled{boolean} 1465r7 7|1479m17
1454e7*Break_Polarity{785E9} 1466r7 7|1480m17
1455b7*Break_Enable{boolean} 1467r7 7|1481m17
1456m7*Off_State_Selection_Run_Mode{5|41M9} 1468r7 7|1482m17
1457m7*Off_State_Selection_Idle_Mode{5|41M9} 1469r7 7|1483m17
1458e7*Lock{787E9} 1470r7 7|1484m17
1459m7*Deadtime_Generator{5|39M9} 1471r7 7|1485m17
1476R9 TIMx_DCR 1482e15 1484r8 1537r28 7|414r18
1477m7*Reserved0{5|38M9} 1485r7
1478m7*Reserved1{5|43M9} 1486r7
1479e7*Burst_Length{391E9} 1487r7 7|417m16
1480m7*Reserved2{5|43M9} 1488r7
1481e7*Base_Address{411E9} 1489r7 7|416m16
1494R9 TIMx_OR 1502e15 1507r8 1539r28 7|1496r17 1510r17 1524r17
1495m7*Reserved0{5|38M9} 1508r7
1496m7*Reserved1{5|44M9} 1509r7
1497e7*ITR1_RMP{955E9} 1510r7 7|1498m15
1498m7*Reserved2{5|42M9} 1511r7
1499e7*TI4_RMP{967E9} 1512r7 7|1512m15
1500m7*Reserved3{5|44M9} 1513r7
1501e7*TI1_RMP{979E9} 1514r7 7|1526m15
1520r7*CR1{1181R9} 1543r7 7|55r35 61m12 72r35 75m12 86r35 89m12 97r44 117m12
. 118m12 131r31 134m12 142r40 174r31 178m15 468r31 471m12 482r31 485m12 496r31
. 499m12 510r31 513m12 528r22
1521r7*CR2{1205R9} 1544r7 7|430r35 433m12 445r35 448m12 554r35 557m12 754r36
. 786m12 1425r35 1428m12 1436r35 1439m12 1447r35 1450m12 1458r35 1461m12
. 1586r35 1589m12 1599r35 1602m12
1522r7*SMCR{1243R9} 1545r7 7|568r37 571m12 579r37 582m12 590r37 593m12 606r37
. 611m12 685r37 689m12 700r37 703m12 1540r37 1544m12
1523m7*DIER{5|37M9} 1546r7 7|270m12 270r25 283m15 283r28 296m12 296r25 327r20
. 363m12 363r25 375m12 375r25 388r20
1524m7*SR{5|37M9} 1547r7 7|308m12 336r20 345m12
1525m7*EGR{5|37M9} 1548r7 7|123m12 402m12 540r31 543m12 1052r32 1059m12
1526a7*CCMR1_2{1391A9} 1549r7 7|821r20 830m12 860r20 867m12 897r20 929r20
. 941m12 971r20 974m12 1004r20 1007m12 1037r20 1040m12 1261r20 1263m12 1293r20
. 1296m12 1326r20
1527a7*CCER{1435A9} 1550r7 7|152r41 718r37 722m12 735m12 753r37 758m12 787m12
. 1051r37 1060m12 1072r37 1075m12 1087r37 1090m12 1101r37 1104m12 1116r46
. 1129r37 1132m12 1143r37 1146m12 1157r46 1343r37 1348m12 1371m12 1541r37
. 1576m12
1528m7*Reserved_CCER{5|38M9} 1551r7
1529m7*Counter{5|37M9} 1552r7 7|222m12 231m12 240r19
1530m7*Prescaler{5|38M9} 1553r7 7|41m12 58m12 116m12 401m12 457r19
1531m7*Reserved_Prescaler{5|38M9} 1554r7
1532m7*ARR{5|38M9} 1555r7 7|40m12 57m12 115m12 249m12 258r19
1533m7*Reserved_ARR{5|38M9} 1556r7
1534m7*RCR{5|37M9} 1557r7 7|119m12
1535a7*CCR1_4{1445A9} 1558r7 7|729m12 780m12 1172m12 1187m12 1206r19 1219r30
1536r7*BDTR{1450R9} 1559r7 7|187r32 190m12 198r32 202m15 211r41 1479m12 1480m12
. 1481m12 1482m12 1483m12 1484m12 1485m12
1537r7*DCR{1476R9} 1560r7 7|414r35 418m12
1538m7*DMAR{5|37M9} 1561r7
1539r7*Options{1494R9} 1562r7 7|1496r33 1499m12 1510r33 1513m12 1524r33 1527m12
X 7 stm32f4-timers.adb
55r7 Temp_CR1{6|1181R9} 59m7 60m7 61r19
72r7 Temp_CR1{6|1181R9} 74m7 75r19
86r7 Temp_CR1{6|1181R9} 88m7 89r19
97r7 Temp_CR1{6|1181R9} 99r14
131r7 Temp{6|1181R9} 133m7 134r19
142r7 Temp{6|1181R9} 144r14
152a7 Temp{6|1435A9} 155r13 155r39 163r10
154e11 C{6|453E9} 155r19 155r45
174r7 Temp{6|1181R9} 177m10 178r22
187r7 Temp{6|1450R9} 189m7 190r20
198r7 Temp{6|1450R9} 201m10 202r23
211r7 Temp{6|1450R9} 213r14
282e11 Source=282:21{6|181E9} 283r36
414r7 Temp_DCR{6|1476R9} 416m7 417m7 418r19
430r7 Temp_CR2{6|1205R9} 432m7 433r19
445r7 Temp_CR2{6|1205R9} 447m7 448r19
468r7 Temp{6|1181R9} 470m7 471r19
482r7 Temp{6|1181R9} 484m7 485r19
496r7 Temp{6|1181R9} 498m7 499r19
510r7 Temp{6|1181R9} 512m7 513r19
540m7 Temp_EGR{5|37M9} 542m7 542r19 543r20
554r7 Temp_CR2{6|1205R9} 556m7 557r19
568r7 Temp_SMCR{6|1243R9} 570m7 571r20
579r7 Temp_SMCR{6|1243R9} 581m7 582r20
590r7 Temp_SMCR{6|1243R9} 592m7 593r20
606r7 Temp_SMCR{6|1243R9} 608m7 609m7 610m7 611r20
685r7 Temp_SMCR{6|1243R9} 688m7 689r20
700r7 Temp_SMCR{6|1243R9} 702m7 703r20
718a7 Temp_CCER{6|1435A9} 721m7 721r7 722r20 726m7 726r7 727m7 727r7 735r20
753a7 Temp_CCER{6|1435A9} 757m7 757r7 758r20 762m7 762r7 763m7 763r7 764m7
. 764r7 787r20
754r7 Temp_CR2{6|1205R9} 768m13 769m13 771m13 772m13 774m13 775m13 777m13
. 786r19
802i7 CCMR_Index{6|1389I12} 809m13 812m13 815m13 818m13 821r29 830r21
803i7 Descriptor_Index{6|1370I12} 810m13 813m13 816m13 819m13 828r25
804r7 Temp{6|1376R9} 821m7 828m7 830r36
805r7 Description{6|1284R9} 823m7 828r55
842i7 CCMR_Index{6|1389I12} 848m13 851m13 854m13 857m13 860r29 867r21
843i7 Descriptor_Index{6|1370I12} 849m13 852m13 855m13 858m13 862r28 866r25
844r7 Temp{6|1376R9} 860m7 862r10 866m7 866r7 867r36
879i7 CCMR_Index{6|1389I12} 885m13 888m13 891m13 894m13 897r29
880i7 Descriptor_Index{6|1370I12} 886m13 889m13 892m13 895m13 899r32
881r7 Temp{6|1376R9} 897m7 899r14
911i7 CCMR_Index{6|1389I12} 917m13 920m13 923m13 926m13 929r29 941r21
912i7 Descriptor_Index{6|1370I12} 918m13 921m13 924m13 927m13 931r28 936r28
. 938r28
913r7 Temp{6|1376R9} 929m7 931r10 936m10 936r10 938m10 938r10 941r36
953i7 CCMR_Index{6|1389I12} 959m13 962m13 965m13 968m13 971r29 974r21
954i7 Descriptor_Index{6|1370I12} 960m13 963m13 966m13 969m13 973r25
955r7 Temp{6|1376R9} 971m7 973m7 973r7 974r36
986i7 CCMR_Index{6|1389I12} 992m13 995m13 998m13 1001m13 1004r29 1007r21
987i7 Descriptor_Index{6|1370I12} 993m13 996m13 999m13 1002m13 1006r25
988r7 Temp{6|1376R9} 1004m7 1006m7 1006r7 1007r36
1019i7 CCMR_Index{6|1389I12} 1025m13 1028m13 1031m13 1034m13 1037r29 1040r21
1020i7 Descriptor_Index{6|1370I12} 1026m13 1029m13 1032m13 1035m13 1039r25
1021r7 Temp{6|1376R9} 1037m7 1039m7 1039r7 1040r36
1051a7 Temp_CCER{6|1435A9} 1054m7 1054r7 1060r20
1052m7 Temp_EGR{5|37M9} 1057m7 1057r19 1059r20
1072a7 Temp_CCER{6|1435A9} 1074m7 1074r7 1075r20
1087a7 Temp_CCER{6|1435A9} 1089m7 1089r7 1090r20
1101a7 Temp_CCER{6|1435A9} 1103m7 1103r7 1104r20
1116a7 Temp_CCER{6|1435A9} 1118r14
1129a7 Temp_CCER{6|1435A9} 1131m7 1131r7 1132r20
1143a7 Temp_CCER{6|1435A9} 1145m7 1145r7 1146r20
1157a7 Temp_CCER{6|1435A9} 1159r14
1232i7 CCMR_Index{6|1389I12} 1248m13 1251m13 1254m13 1257m13 1261r29 1263r21
1233i7 Descriptor_Index{6|1370I12} 1249m13 1252m13 1255m13 1258m13 1262r25
1234r7 Temp{6|1376R9} 1261m7 1262m7 1263r36
1235r7 New_Value{6|1323R9} 1239m13 1241m13 1243m13 1262r46
1275i7 CCMR_Index{6|1389I12} 1281m13 1284m13 1287m13 1290m13 1293r29 1296r21
1276i7 Descriptor_Index{6|1370I12} 1282m13 1285m13 1288m13 1291m13 1295r25
1277r7 Temp{6|1376R9} 1293m7 1295m7 1295r7 1296r36
1308i7 CCMR_Index{6|1389I12} 1314m13 1317m13 1320m13 1323m13 1326r29
1309i7 Descriptor_Index{6|1370I12} 1315m13 1318m13 1321m13 1324m13 1328r32
1310r7 Temp{6|1376R9} 1326m7 1328r14
1343a7 Temp_CCER{6|1435A9} 1347m7 1347r7 1348r20 1359m13 1359r13 1360m13
. 1360r13 1362m13 1362r13 1363m13 1363r13 1365m13 1365r13 1366m13 1366r13
. 1369m7 1369r7 1371r20
1344r7 Input{6|1298R9} 1350m7 1355r25
1386e7 Opposite_Polarity{6|649E9} 1392m10 1394m10 1408r30 1414r30
1387e7 Opposite_Selection{6|651E12} 1398m10 1400m10 1408r49 1414r49
1425r7 Temp_CR2{6|1205R9} 1427m7 1428r19
1436r7 Temp_CR2{6|1205R9} 1438m7 1439r19
1447r7 Temp_CR2{6|1205R9} 1449m7 1450r19
1458r7 Temp_CR2{6|1205R9} 1460m7 1461r19
1496r7 Temp_OR{6|1494R9} 1498m7 1499r23
1510r7 Temp_OR{6|1494R9} 1512m7 1513r23
1524r7 Temp_OR{6|1494R9} 1526m7 1527r23
1540r7 Temp_SMCR{6|1243R9} 1543m7 1544r20
1541a7 Temp_CCER{6|1435A9} 1560m13 1560r13 1562m13 1562r13 1564m13 1564r13
. 1569m13 1569r13 1571m13 1571r13 1573m13 1573r13 1576r20
1586r7 Temp_CR2{6|1205R9} 1588m7 1589r19
1599r7 Temp_CR2{6|1205R9} 1601m7 1602r19
X 8 system.ads
60K9*System 6|33w6 33r19 965r33 977r33 991r33 1001r22 1002r22 1006r22 1007r22
. 1011r22 1017r22 1025r22 1026r22 1027r22 1028r22 1029r22 1030r22 1031r22
. 1032r22 1037r22 1038r22 1039r22 1040r22 1041r22 1042r22 1043r22 1044r22
. 1048r22 1049r22 1050r22 1051r22 1052r22 1053r22 1057r22 1058r22 1059r22
. 1060r22 1061r22 1062r22 1063r22 1064r22 1069r22 1070r22 1071r22 1072r22
. 1073r22 1074r22 1091r22 1092r22 1093r22 1094r22 1095r22 1096r22 1100r22
. 1101r22 1102r22 1103r22 1104r22 1105r22 1106r22 1107r22 1111r22 1112r22
. 1113r22 1114r22 1115r22 1116r22 1117r22 1118r22 1123r22 1124r22 1125r22
. 1126r22 1127r22 1128r22 1133r22 1134r22 1135r22 1143r22 1144r22 1145r22
. 1146r22 1147r22 1148r22 1151r23 1154r23 1157r23 1160r23 1163r23 1166r23
. 1175r23 1176r23 8|174e11
90M9*Address 6|965r33 977r33 991r33 1001r22 1002r22 1006r22 1007r22 1011r22
. 1017r22 1025r22 1026r22 1027r22 1028r22 1029r22 1030r22 1031r22 1032r22
. 1037r22 1038r22 1039r22 1040r22 1041r22 1042r22 1043r22 1044r22 1048r22
. 1049r22 1050r22 1051r22 1052r22 1053r22 1057r22 1058r22 1059r22 1060r22
. 1061r22 1062r22 1063r22 1064r22 1069r22 1070r22 1071r22 1072r22 1073r22
. 1074r22 1091r22 1092r22 1093r22 1094r22 1095r22 1096r22 1100r22 1101r22
. 1102r22 1103r22 1104r22 1105r22 1106r22 1107r22 1111r22 1112r22 1113r22
. 1114r22 1115r22 1116r22 1117r22 1118r22 1123r22 1124r22 1125r22 1126r22
. 1127r22 1128r22 1133r22 1134r22 1135r22 1143r22 1144r22 1145r22 1146r22
. 1147r22 1148r22 1151r23 1154r23 1157r23 1160r23 1163r23 1166r23 1175r23
. 1176r23
104V14*"="{boolean} 6|965r31 977r31 991r31 1001r20 1002r20 1006r20 1007r20
. 1011r20 1017r20 1025r20 1026r20 1027r20 1028r20 1029r20 1030r20 1031r20
. 1032r20 1037r20 1038r20 1039r20 1040r20 1041r20 1042r20 1043r20 1044r20
. 1048r20 1049r20 1050r20 1051r20 1052r20 1053r20 1057r20 1058r20 1059r20
. 1060r20 1061r20 1062r20 1063r20 1064r20 1069r20 1070r20 1071r20 1072r20
. 1073r20 1074r20 1091r20 1092r20 1093r20 1094r20 1095r20 1096r20 1100r20
. 1101r20 1102r20 1103r20 1104r20 1105r20 1106r20 1107r20 1111r20 1112r20
. 1113r20 1114r20 1115r20 1116r20 1117r20 1118r20 1123r20 1124r20 1125r20
. 1126r20 1127r20 1128r20 1133r20 1134r20 1135r20 1143r20 1144r20 1145r20
. 1146r20 1147r20 1148r20 1151r21 1154r21 1157r21 1160r21 1163r21 1166r21
. 1175r21 1176r21

