

================================================================
== Vitis HLS Report for 'normalize_array_ap_ufixed_16u_array_ap_fixed_16_6_5_3_0_16u_config9_s'
================================================================
* Date:           Thu Jul 11 13:34:29 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.208 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       15|       15|  75.000 ns|  75.000 ns|   15|   15|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      557|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      1|        0|        2|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      279|     -|
|Register             |        -|      -|      433|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|      433|      838|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_15ns_14ns_28_1_1_U37  |mul_15ns_14ns_28_1_1  |        0|   1|  0|   2|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   1|  0|   2|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln42_32_fu_448_p2  |         +|   0|  0|  34|          27|          27|
    |add_ln42_33_fu_472_p2  |         +|   0|  0|  35|          28|          26|
    |add_ln42_34_fu_492_p2  |         +|   0|  0|  33|          26|          24|
    |add_ln42_35_fu_512_p2  |         +|   0|  0|  34|          27|          22|
    |add_ln42_36_fu_532_p2  |         +|   0|  0|  35|          28|          28|
    |add_ln42_37_fu_556_p2  |         +|   0|  0|  35|          28|          25|
    |add_ln42_38_fu_580_p2  |         +|   0|  0|  36|          29|          26|
    |add_ln42_39_fu_600_p2  |         +|   0|  0|  34|          27|          26|
    |add_ln42_40_fu_624_p2  |         +|   0|  0|  34|          27|          24|
    |add_ln42_41_fu_648_p2  |         +|   0|  0|  36|          29|          26|
    |add_ln42_42_fu_668_p2  |         +|   0|  0|  35|          28|          26|
    |add_ln42_43_fu_688_p2  |         +|   0|  0|  35|          28|          27|
    |add_ln42_44_fu_708_p2  |         +|   0|  0|  35|          28|          25|
    |add_ln42_45_fu_732_p2  |         +|   0|  0|  35|          28|          26|
    |add_ln42_46_fu_797_p2  |         +|   0|  0|  35|          28|          26|
    |add_ln42_fu_408_p2     |         +|   0|  0|  34|          27|          27|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 557|         444|         412|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  81|         17|    1|         17|
    |ap_done           |   9|          2|    1|          2|
    |grp_fu_181_p0     |  81|         17|   15|        255|
    |grp_fu_181_p1     |  81|         17|   14|        238|
    |layer8_out_blk_n  |   9|          2|    1|          2|
    |layer9_out_blk_n  |   9|          2|    1|          2|
    |real_start        |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             | 279|         59|   34|        518|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |a_28_reg_859           |  15|   0|   15|          0|
    |a_29_reg_864           |  15|   0|   15|          0|
    |a_30_reg_869           |  15|   0|   15|          0|
    |a_31_reg_874           |  15|   0|   15|          0|
    |a_32_reg_879           |  15|   0|   15|          0|
    |a_33_reg_884           |  15|   0|   15|          0|
    |a_34_reg_889           |  15|   0|   15|          0|
    |a_35_reg_894           |  15|   0|   15|          0|
    |a_36_reg_899           |  15|   0|   15|          0|
    |a_37_reg_904           |  15|   0|   15|          0|
    |a_38_reg_909           |  15|   0|   15|          0|
    |a_39_reg_914           |  15|   0|   15|          0|
    |a_40_reg_854           |  15|   0|   15|          0|
    |ap_CS_fsm              |  16|   0|   16|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |start_once_reg         |   1|   0|    1|          0|
    |tmp_103_reg_949        |  12|   0|   12|          0|
    |tmp_reg_944            |  11|   0|   11|          0|
    |trunc_ln41_30_reg_939  |  13|   0|   13|          0|
    |trunc_ln41_31_reg_954  |  13|   0|   13|          0|
    |trunc_ln41_32_reg_959  |  13|   0|   13|          0|
    |trunc_ln41_33_reg_964  |  14|   0|   14|          0|
    |trunc_ln41_34_reg_969  |  12|   0|   12|          0|
    |trunc_ln41_35_reg_974  |  12|   0|   12|          0|
    |trunc_ln41_36_reg_979  |  14|   0|   14|          0|
    |trunc_ln41_37_reg_984  |  13|   0|   13|          0|
    |trunc_ln41_38_reg_989  |  13|   0|   13|          0|
    |trunc_ln41_39_reg_994  |  13|   0|   13|          0|
    |trunc_ln41_40_reg_999  |  13|   0|   13|          0|
    |trunc_ln41_s_reg_934   |  12|   0|   12|          0|
    |trunc_ln4_reg_924      |  15|   0|   15|          0|
    |trunc_ln73_2_reg_929   |  15|   0|   15|          0|
    |trunc_ln_reg_919       |  12|   0|   12|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 433|   0|  433|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  normalize<array<ap_ufixed,16u>,array<ap_fixed<16,6,5,3,0>,16u>,config9>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  normalize<array<ap_ufixed,16u>,array<ap_fixed<16,6,5,3,0>,16u>,config9>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  normalize<array<ap_ufixed,16u>,array<ap_fixed<16,6,5,3,0>,16u>,config9>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  normalize<array<ap_ufixed,16u>,array<ap_fixed<16,6,5,3,0>,16u>,config9>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  normalize<array<ap_ufixed,16u>,array<ap_fixed<16,6,5,3,0>,16u>,config9>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  normalize<array<ap_ufixed,16u>,array<ap_fixed<16,6,5,3,0>,16u>,config9>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  normalize<array<ap_ufixed,16u>,array<ap_fixed<16,6,5,3,0>,16u>,config9>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  normalize<array<ap_ufixed,16u>,array<ap_fixed<16,6,5,3,0>,16u>,config9>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  normalize<array<ap_ufixed,16u>,array<ap_fixed<16,6,5,3,0>,16u>,config9>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  normalize<array<ap_ufixed,16u>,array<ap_fixed<16,6,5,3,0>,16u>,config9>|  return value|
|layer8_out_dout            |   in|  240|     ap_fifo|                                                               layer8_out|       pointer|
|layer8_out_num_data_valid  |   in|    2|     ap_fifo|                                                               layer8_out|       pointer|
|layer8_out_fifo_cap        |   in|    2|     ap_fifo|                                                               layer8_out|       pointer|
|layer8_out_empty_n         |   in|    1|     ap_fifo|                                                               layer8_out|       pointer|
|layer8_out_read            |  out|    1|     ap_fifo|                                                               layer8_out|       pointer|
|layer9_out_din             |  out|  256|     ap_fifo|                                                               layer9_out|       pointer|
|layer9_out_num_data_valid  |   in|    2|     ap_fifo|                                                               layer9_out|       pointer|
|layer9_out_fifo_cap        |   in|    2|     ap_fifo|                                                               layer9_out|       pointer|
|layer9_out_full_n          |   in|    1|     ap_fifo|                                                               layer9_out|       pointer|
|layer9_out_write           |  out|    1|     ap_fifo|                                                               layer9_out|       pointer|
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

