{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1532748434052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II 64-Bit " "Running Quartus II 64-Bit Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1532748434052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 27 23:27:13 2018 " "Processing started: Fri Jul 27 23:27:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1532748434052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1532748434052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CEG3556-L3 -c CEG3556-L3 --generate_symbol=C:/Users/Ivor/Documents/mips32/mux8x1_32bit.vhd " "Command: quartus_map --read_settings_files=on --write_settings_files=off CEG3556-L3 -c CEG3556-L3 --generate_symbol=C:/Users/Ivor/Documents/mips32/mux8x1_32bit.vhd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1532748434052 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Create Symbol File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1532748436702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 27 23:27:16 2018 " "Processing ended: Fri Jul 27 23:27:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1532748436702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1532748436702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1532748436702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1532748436702 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1532747151853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1532747151854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 27 23:05:51 2018 " "Processing started: Fri Jul 27 23:05:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1532747151854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1532747151854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CEG3556-L3 -c CEG3556-L3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CEG3556-L3 -c CEG3556-L3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1532747151854 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1532747152788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER1BIT-structural " "Found design unit 1: ADDER1BIT-structural" {  } { { "ADDER1BIT.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ADDER1BIT.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155328 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER1BIT " "Found entity 1: ADDER1BIT" {  } { { "ADDER1BIT.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ADDER1BIT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zerocomp32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zerocomp32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zerocomp32-structural " "Found design unit 1: zerocomp32-structural" {  } { { "zerocomp32.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/zerocomp32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155344 ""} { "Info" "ISGN_ENTITY_NAME" "1 zerocomp32 " "Found entity 1: zerocomp32" {  } { { "zerocomp32.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/zerocomp32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sltextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sltextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sltextend-structural " "Found design unit 1: sltextend-structural" {  } { { "sltextend.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/sltextend.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155360 ""} { "Info" "ISGN_ENTITY_NAME" "1 sltextend " "Found entity 1: sltextend" {  } { { "sltextend.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/sltextend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signextend-structural " "Found design unit 1: signextend-structural" {  } { { "signextend.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/signextend.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155375 ""} { "Info" "ISGN_ENTITY_NAME" "1 signextend " "Found entity 1: signextend" {  } { { "signextend.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/signextend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl2extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shl2extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shl2extend-structural " "Found design unit 1: shl2extend-structural" {  } { { "shl2extend.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/shl2extend.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155391 ""} { "Info" "ISGN_ENTITY_NAME" "1 shl2extend " "Found entity 1: shl2extend" {  } { { "shl2extend.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/shl2extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shl2-structural " "Found design unit 1: shl2-structural" {  } { { "shl2.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/shl2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155391 ""} { "Info" "ISGN_ENTITY_NAME" "1 shl2 " "Found entity 1: shl2" {  } { { "shl2.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/shl2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom256x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom256x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom256x32-SYN " "Found design unit 1: rom256x32-SYN" {  } { { "ROM256x32.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ROM256x32.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155406 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM256x32 " "Found entity 1: ROM256x32" {  } { { "ROM256x32.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ROM256x32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FILE " "Found entity 1: REGISTER_FILE" {  } { { "REGISTER_FILE.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/REGISTER_FILE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_component1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile_component1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile_component1-SYN " "Found design unit 1: regfile_component1-SYN" {  } { { "REGFILE_COMPONENT1.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/REGFILE_COMPONENT1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155438 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGFILE_COMPONENT1 " "Found entity 1: REGFILE_COMPONENT1" {  } { { "REGFILE_COMPONENT1.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/REGFILE_COMPONENT1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-behavioural " "Found design unit 1: reg32-behavioural" {  } { { "reg32.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/reg32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155438 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/reg32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram256x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram256x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram256x32-SYN " "Found design unit 1: ram256x32-SYN" {  } { { "RAM256x32.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/RAM256x32.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155453 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM256x32 " "Found entity 1: RAM256x32" {  } { { "RAM256x32.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/RAM256x32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or2_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or2_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or2_32bit-structural " "Found design unit 1: or2_32bit-structural" {  } { { "or2_32bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/or2_32bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155469 ""} { "Info" "ISGN_ENTITY_NAME" "1 or2_32bit " "Found entity 1: or2_32bit" {  } { { "or2_32bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/or2_32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_32bit-structural " "Found design unit 1: not_32bit-structural" {  } { { "not_32bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/not_32bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155485 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_32bit " "Found entity 1: not_32bit" {  } { { "not_32bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/not_32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8x1_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1_8bit-structural " "Found design unit 1: mux8x1_8bit-structural" {  } { { "mux8x1_8bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux8x1_8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155485 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1_8bit " "Found entity 1: mux8x1_8bit" {  } { { "mux8x1_8bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux8x1_8bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1_1bit-structural " "Found design unit 1: mux8x1_1bit-structural" {  } { { "mux8x1_1bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux8x1_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155500 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1_1bit " "Found entity 1: mux8x1_1bit" {  } { { "mux8x1_1bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux8x1_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_32bit-structural " "Found design unit 1: mux4x1_32bit-structural" {  } { { "mux4x1_32bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux4x1_32bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155516 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_32bit " "Found entity 1: mux4x1_32bit" {  } { { "mux4x1_32bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux4x1_32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_1bit-structural " "Found design unit 1: mux4x1_1bit-structural" {  } { { "mux4x1_1bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux4x1_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155531 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_1bit " "Found entity 1: mux4x1_1bit" {  } { { "mux4x1_1bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux4x1_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_32bit-structural " "Found design unit 1: mux2x1_32bit-structural" {  } { { "mux2x1_32bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux2x1_32bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155531 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_32bit " "Found entity 1: mux2x1_32bit" {  } { { "mux2x1_32bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux2x1_32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_5bit-structural " "Found design unit 1: mux2x1_5bit-structural" {  } { { "mux2x1_5bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux2x1_5bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155547 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_5bit " "Found entity 1: mux2x1_5bit" {  } { { "mux2x1_5bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux2x1_5bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_1bit-structural " "Found design unit 1: mux2x1_1bit-structural" {  } { { "mux2x1_1bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux2x1_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155563 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_1bit " "Found entity 1: mux2x1_1bit" {  } { { "mux2x1_1bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux2x1_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips-alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mips-alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS-ALU " "Found entity 1: MIPS-ALU" {  } { { "MIPS-ALU.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS-ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mips_processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_PROCESSOR " "Found entity 1: MIPS_PROCESSOR" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_alu_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_alu_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_ALU_B-behavioural " "Found design unit 1: MIPS_ALU_B-behavioural" {  } { { "MIPS_ALU_B.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/MIPS_ALU_B.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155594 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_ALU_B " "Found entity 1: MIPS_ALU_B" {  } { { "MIPS_ALU_B.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/MIPS_ALU_B.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_ALU-structural " "Found design unit 1: MIPS_ALU-structural" {  } { { "MIPS_ALU.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/MIPS_ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155610 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_ALU " "Found entity 1: MIPS_ALU" {  } { { "MIPS_ALU.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/MIPS_ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1-SYN " "Found design unit 1: lpm_constant1-SYN" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155610 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Found entity 1: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/lpm_constant1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0_lpm_constant_s09-RTL " "Found design unit 1: lpm_constant0_lpm_constant_s09-RTL" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155625 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant0-RTL " "Found design unit 2: lpm_constant0-RTL" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/lpm_constant0.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155625 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0_lpm_constant_s09 " "Found entity 1: lpm_constant0_lpm_constant_s09" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/lpm_constant0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155625 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant0 " "Found entity 2: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/lpm_constant0.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-structural " "Found design unit 1: controller-structural" {  } { { "controller.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/controller.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155641 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and2_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and2_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and2_32bit-structural " "Found design unit 1: and2_32bit-structural" {  } { { "and2_32bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/and2_32bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155656 ""} { "Info" "ISGN_ENTITY_NAME" "1 and2_32bit " "Found entity 1: and2_32bit" {  } { { "and2_32bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/and2_32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_controller-structural " "Found design unit 1: alu_controller-structural" {  } { { "alu_controller.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/alu_controller.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155656 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_controller " "Found entity 1: alu_controller" {  } { { "alu_controller.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/alu_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32bits_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder32bits_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER32BITS_B-behv " "Found design unit 1: ADDER32BITS_B-behv" {  } { { "ADDER32BITS_B.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ADDER32BITS_B.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155672 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER32BITS_B " "Found entity 1: ADDER32BITS_B" {  } { { "ADDER32BITS_B.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ADDER32BITS_B.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER32BITS-rtl " "Found design unit 1: ADDER32BITS-rtl" {  } { { "ADDER32BITS.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ADDER32BITS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155688 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER32BITS " "Found entity 1: ADDER32BITS" {  } { { "ADDER32BITS.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ADDER32BITS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER8BITS-rtl " "Found design unit 1: ADDER8BITS-rtl" {  } { { "ADDER8BITS.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ADDER8BITS.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155703 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER8BITS " "Found entity 1: ADDER8BITS" {  } { { "ADDER8BITS.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ADDER8BITS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFID-structural " "Found design unit 1: IFID-structural" {  } { { "IFID.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/IFID.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155703 ""} { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "IFID.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/IFID.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file idex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IDEX-behavioural " "Found design unit 1: IDEX-behavioural" {  } { { "IDEX.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/IDEX.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155719 ""} { "Info" "ISGN_ENTITY_NAME" "1 IDEX " "Found entity 1: IDEX" {  } { { "IDEX.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/IDEX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXM-behavioural " "Found design unit 1: EXM-behavioural" {  } { { "EXM.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/EXM.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155735 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXM " "Found entity 1: EXM" {  } { { "EXM.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/EXM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mwb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mwb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MWB-behavioural " "Found design unit 1: MWB-behavioural" {  } { { "MWB.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/MWB.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155735 ""} { "Info" "ISGN_ENTITY_NAME" "1 MWB " "Found entity 1: MWB" {  } { { "MWB.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/MWB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nxor2_5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nxor2_5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nxor2_5bit-structural " "Found design unit 1: nxor2_5bit-structural" {  } { { "nxor2_5bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/nxor2_5bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155758 ""} { "Info" "ISGN_ENTITY_NAME" "1 nxor2_5bit " "Found entity 1: nxor2_5bit" {  } { { "nxor2_5bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/nxor2_5bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zerocomp5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zerocomp5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zerocomp5-structural " "Found design unit 1: zerocomp5-structural" {  } { { "zerocomp5.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/zerocomp5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155769 ""} { "Info" "ISGN_ENTITY_NAME" "1 zerocomp5 " "Found entity 1: zerocomp5" {  } { { "zerocomp5.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/zerocomp5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_2bit-structural " "Found design unit 1: mux4x1_2bit-structural" {  } { { "mux4x1_2bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux4x1_2bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155781 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_2bit " "Found entity 1: mux4x1_2bit" {  } { { "mux4x1_2bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux4x1_2bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file forwardingunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ForwardingUnit-structural " "Found design unit 1: ForwardingUnit-structural" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ForwardingUnit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155793 ""} { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/ForwardingUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp5-structural " "Found design unit 1: comp5-structural" {  } { { "comp5.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/comp5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155803 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp5 " "Found entity 1: comp5" {  } { { "comp5.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/comp5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp32-structural " "Found design unit 1: comp32-structural" {  } { { "comp32.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/comp32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155807 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp32 " "Found entity 1: comp32" {  } { { "comp32.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/comp32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nxor2_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nxor2_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nxor2_32bit-structural " "Found design unit 1: nxor2_32bit-structural" {  } { { "nxor2_32bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/nxor2_32bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155822 ""} { "Info" "ISGN_ENTITY_NAME" "1 nxor2_32bit " "Found entity 1: nxor2_32bit" {  } { { "nxor2_32bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/nxor2_32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant2.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lpm_constant2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant2_lpm_constant_r09-RTL " "Found design unit 1: lpm_constant2_lpm_constant_r09-RTL" {  } { { "lpm_constant2.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/lpm_constant2.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155822 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant2-RTL " "Found design unit 2: lpm_constant2-RTL" {  } { { "lpm_constant2.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/lpm_constant2.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155822 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant2_lpm_constant_r09 " "Found entity 1: lpm_constant2_lpm_constant_r09" {  } { { "lpm_constant2.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/lpm_constant2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155822 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant2 " "Found entity 2: lpm_constant2" {  } { { "lpm_constant2.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/lpm_constant2.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_6bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_6bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_6bit-structural " "Found design unit 1: mux2x1_6bit-structural" {  } { { "mux2x1_6bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux2x1_6bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155843 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_6bit " "Found entity 1: mux2x1_6bit" {  } { { "mux2x1_6bit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/mux2x1_6bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazarddetectionunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hazarddetectionunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HazardDetectionUnit-structural " "Found design unit 1: HazardDetectionUnit-structural" {  } { { "HazardDetectionUnit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/HazardDetectionUnit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155843 ""} { "Info" "ISGN_ENTITY_NAME" "1 HazardDetectionUnit " "Found entity 1: HazardDetectionUnit" {  } { { "HazardDetectionUnit.vhd" "" { Text "C:/Users/Ivor/Documents/mips32/HazardDetectionUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1532747155843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1532747155843 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1532747156171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS_PROCESSOR MIPS_PROCESSOR:inst " "Elaborating entity \"MIPS_PROCESSOR\" for hierarchy \"MIPS_PROCESSOR:inst\"" {  } { { "TOP.bdf" "inst" { Schematic "C:/Users/Ivor/Documents/mips32/TOP.bdf" { { 120 272 536 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532747156186 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Instruction5\[31..0\] Instruction " "Bus \"Instruction5\[31..0\]\" found using same base name as \"Instruction\", which might lead to a name conflict." {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3128 3224 3416 3144 "Instruction5\[31..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1532747156233 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Instruction4\[31..0\] Instruction " "Bus \"Instruction4\[31..0\]\" found using same base name as \"Instruction\", which might lead to a name conflict." {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3112 3216 3416 3128 "Instruction4\[31..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1532747156233 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Instruction3\[31..0\] Instruction " "Bus \"Instruction3\[31..0\]\" found using same base name as \"Instruction\", which might lead to a name conflict." {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3096 3224 3416 3112 "Instruction3\[31..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1532747156233 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Instruction2\[31..0\] Instruction " "Bus \"Instruction2\[31..0\]\" found using same base name as \"Instruction\", which might lead to a name conflict." {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3080 3160 3416 3096 "Instruction2\[31..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1532747156233 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Instruction1\[31..0\] Instruction " "Bus \"Instruction1\[31..0\]\" found using same base name as \"Instruction\", which might lead to a name conflict." {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3064 3232 3416 3080 "Instruction1\[31..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1532747156233 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "DestinationRegister " "Found inconsistent dimensions for element \"DestinationRegister\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1904 2000 2139 1920 "DestinationRegister\[4..0\]" "" } { 2072 2728 2866 2088 "DestinationRegister\[4..0\]" "" } { 2192 3832 3949 2208 "DestinationRegister" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532747156264 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "pld_rs " "Found inconsistent dimensions for element \"pld_rs\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2088 2792 2855 2104 "pld_rs\[4..0\]" "" } { 2168 2688 2787 2184 "pld_rs" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532747156264 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "zero32 " "Found inconsistent dimensions for element \"zero32\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2168 2488 2610 2184 "zero32\[26..0\],Instruction\[25..21\]" "" } { 1352 1984 2052 1368 "zero32\[5..0\]" "" } { 3144 3216 3400 3160 "zero32\[31..0\]" "" } { 2272 2320 2384 2288 "zero32" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532747156264 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "DestinationRegister " "Converted elements in bus name \"DestinationRegister\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DestinationRegister\[4..0\] DestinationRegister4..0 " "Converted element name(s) from \"DestinationRegister\[4..0\]\" to \"DestinationRegister4..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1904 2000 2139 1920 "DestinationRegister\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532747156264 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DestinationRegister\[4..0\] DestinationRegister4..0 " "Converted element name(s) from \"DestinationRegister\[4..0\]\" to \"DestinationRegister4..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2072 2728 2866 2088 "DestinationRegister\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532747156264 ""}  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1904 2000 2139 1920 "DestinationRegister\[4..0\]" "" } { 2072 2728 2866 2088 "DestinationRegister\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1532747156264 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Instruction " "Converted elements in bus name \"Instruction\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction\[25..0\] Instruction25..0 " "Converted element name(s) from \"Instruction\[25..0\]\" to \"Instruction25..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 704 1872 1955 720 "Instruction\[25..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532747156264 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction\[20..16\] Instruction20..16 " "Converted element name(s) from \"Instruction\[20..16\]\" to \"Instruction20..16\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2216 2507 2608 2240 "Instruction\[20..16\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532747156264 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction\[15..11\] Instruction15..11 " "Converted element name(s) from \"Instruction\[15..11\]\" to \"Instruction15..11\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2288 2488 2592 2312 "Instruction\[15..11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532747156264 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction\[25..21\] Instruction25..21 " "Converted element name(s) from \"Instruction\[25..21\]\" to \"Instruction25..21\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1776 1936 2129 1792 "Instruction\[25..21\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532747156264 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction\[25..21\] Instruction25..21 " "Converted element name(s) from \"Instruction\[25..21\]\" to \"Instruction25..21\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2168 2488 2610 2184 "zero32\[26..0\],Instruction\[25..21\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532747156264 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction\[31..26\] Instruction31..26 " "Converted element name(s) from \"Instruction\[31..26\]\" to \"Instruction31..26\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1312 1936 2049 1328 "Instruction\[31..26\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532747156264 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction\[20..16\] Instruction20..16 " "Converted element name(s) from \"Instruction\[20..16\]\" to \"Instruction20..16\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1504 2008 2120 1520 "Instruction\[20..16\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532747156264 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction\[25..21\] Instruction25..21 " "Converted element name(s) from \"Instruction\[25..21\]\" to \"Instruction25..21\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1536 2008 2120 1552 "Instruction\[25..21\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532747156264 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction\[31..0\] Instruction31..0 " "Converted element name(s) from \"Instruction\[31..0\]\" to \"Instruction31..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3128 3552 3643 3144 "Instruction\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532747156264 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction\[31..0\] Instruction31..0 " "Converted element name(s) from \"Instruction\[31..0\]\" to \"Instruction31..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1816 1868 2120 1832 "Instruction\[31..0\],Instruction\[20..16\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532747156264 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction\[20..16\] Instruction20..16 " "Converted element name(s) from \"Instruction\[20..16\]\" to \"Instruction20..16\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1816 1868 2120 1832 "Instruction\[31..0\],Instruction\[20..16\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532747156264 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction\[15..0\] Instruction15..0 " "Converted element name(s) from \"Instruction\[15..0\]\" to \"Instruction15..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2104 1936 2352 2120 "Instruction\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532747156264 ""}  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 704 1872 1955 720 "Instruction\[25..0\]" "" } { 2216 2507 2608 2240 "Instruction\[20..16\]" "" } { 2288 2488 2592 2312 "Instruction\[15..11\]" "" } { 1776 1936 2129 1792 "Instruction\[25..21\]" "" } { 2168 2488 2610 2184 "zero32\[26..0\],Instruction\[25..21\]" "" } { 1312 1936 2049 1328 "Instruction\[31..26\]" "" } { 1504 2008 2120 1520 "Instruction\[20..16\]" "" } { 1536 2008 2120 1552 "Instruction\[25..21\]" "" } { 3128 3552 3643 3144 "Instruction\[31..0\]" "" } { 1816 1868 2120 1832 "Instruction\[31..0\],Instruction\[20..16\]" "" } { 1816 1868 2120 1832 "Instruction\[31..0\],Instruction\[20..16\]" "" } { 2104 1936 2352 2120 "Instruction\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1532747156264 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Instruction1 " "Converted elements in bus name \"Instruction1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction1\[31..0\] Instruction131..0 " "Converted element name(s) from \"Instruction1\[31..0\]\" to \"Instruction131..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3064 3232 3416 3080 "Instruction1\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532747156264 ""}  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3064 3232 3416 3080 "Instruction1\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1532747156264 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Instruction2 " "Converted elements in bus name \"Instruction2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction2\[31..0\] Instruction231..0 " "Converted element name(s) from \"Instruction2\[31..0\]\" to \"Instruction231..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3080 3160 3416 3096 "Instruction2\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532747156264 ""}  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3080 3160 3416 3096 "Instruction2\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1532747156264 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Instruction3 " "Converted elements in bus name \"Instruction3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction3\[31..0\] Instruction331..0 " "Converted element name(s) from \"Instruction3\[31..0\]\" to \"Instruction331..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3096 3224 3416 3112 "Instruction3\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532747156264 ""}  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3096 3224 3416 3112 "Instruction3\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1532747156264 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Instruction4 " "Converted elements in bus name \"Instruction4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction4\[31..0\] Instruction431..0 " "Converted element name(s) from \"Instruction4\[31..0\]\" to \"Instruction431..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3112 3216 3416 3128 "Instruction4\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532747156264 ""}  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3112 3216 3416 3128 "Instruction4\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1532747156264 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Instruction5 " "Converted elements in bus name \"Instruction5\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Instruction5\[31..0\] Instruction531..0 " "Converted element name(s) from \"Instruction5\[31..0\]\" to \"Instruction531..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3128 3224 3416 3144 "Instruction5\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532747156264 ""}  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3128 3224 3416 3144 "Instruction5\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1532747156264 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pld_rs " "Converted elements in bus name \"pld_rs\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pld_rs\[4..0\] pld_rs4..0 " "Converted element name(s) from \"pld_rs\[4..0\]\" to \"pld_rs4..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2088 2792 2855 2104 "pld_rs\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532747156264 ""}  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2088 2792 2855 2104 "pld_rs\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1532747156264 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "zero32 " "Converted elements in bus name \"zero32\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zero32\[26..0\] zero3226..0 " "Converted element name(s) from \"zero32\[26..0\]\" to \"zero3226..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2168 2488 2610 2184 "zero32\[26..0\],Instruction\[25..21\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532747156264 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zero32\[5..0\] zero325..0 " "Converted element name(s) from \"zero32\[5..0\]\" to \"zero325..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 1352 1984 2052 1368 "zero32\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532747156264 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "zero32\[31..0\] zero3231..0 " "Converted element name(s) from \"zero32\[31..0\]\" to \"zero3231..0\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3144 3216 3400 3160 "zero32\[31..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532747156264 ""}  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 2168 2488 2610 2184 "zero32\[26..0\],Instruction\[25..21\]" "" } { 1352 1984 2052 1368 "zero32\[5..0\]" "" } { 3144 3216 3400 3160 "zero32\[31..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1532747156264 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "RD_ADDR2\[4..0\] REGISTER_FILE inst8 \"Instruction\[31..0\],Instruction\[20..16\]\" " "Width mismatch in port \"RD_ADDR2\[4..0\]\" of instance \"inst8\" and type REGISTER_FILE -- source is \"\"Instruction\[31..0\],Instruction\[20..16\]\"\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 704 1872 1955 720 "Instruction\[25..0\]" "" } { 1776 1936 2129 1792 "Instruction\[25..21\]" "" } { 1312 1936 2049 1328 "Instruction\[31..26\]" "" } { 1328 1936 1936 1792 "" "" } { 1792 1936 1936 1832 "" "" } { 1832 1936 1936 2120 "" "" } { 1832 1864 1912 1832 "" "" } { 1832 1912 1936 1832 "" "" } { 1816 1868 2120 1832 "Instruction\[31..0\],Instruction\[20..16\]" "" } { 2104 1936 2352 2120 "Instruction\[15..0\]" "" } { 720 1912 1912 1832 "" "" } { 1744 2120 2408 2016 "inst8" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1532747156280 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "a\[7..0\] mux8x1_8bit OutputMultiplexor1 \"Instruction1\[31..0\]\" " "Width mismatch in port \"a\[7..0\]\" of instance \"OutputMultiplexor1\" and type mux8x1_8bit -- source is \"\"Instruction1\[31..0\]\"\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3064 3232 3416 3080 "Instruction1\[31..0\]" "" } { 3040 3416 3552 3256 "OutputMultiplexor1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1532747156280 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "b\[7..0\] mux8x1_8bit OutputMultiplexor1 \"Instruction2\[31..0\]\" " "Width mismatch in port \"b\[7..0\]\" of instance \"OutputMultiplexor1\" and type mux8x1_8bit -- source is \"\"Instruction2\[31..0\]\"\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3080 3160 3416 3096 "Instruction2\[31..0\]" "" } { 3040 3416 3552 3256 "OutputMultiplexor1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1532747156280 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "c\[7..0\] mux8x1_8bit OutputMultiplexor1 \"Instruction3\[31..0\]\" " "Width mismatch in port \"c\[7..0\]\" of instance \"OutputMultiplexor1\" and type mux8x1_8bit -- source is \"\"Instruction3\[31..0\]\"\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3096 3224 3416 3112 "Instruction3\[31..0\]" "" } { 3040 3416 3552 3256 "OutputMultiplexor1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1532747156280 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "d\[7..0\] mux8x1_8bit OutputMultiplexor1 \"Instruction4\[31..0\]\" " "Width mismatch in port \"d\[7..0\]\" of instance \"OutputMultiplexor1\" and type mux8x1_8bit -- source is \"\"Instruction4\[31..0\]\"\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3112 3216 3416 3128 "Instruction4\[31..0\]" "" } { 3040 3416 3552 3256 "OutputMultiplexor1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1532747156280 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "e\[7..0\] mux8x1_8bit OutputMultiplexor1 \"Instruction5\[31..0\]\" " "Width mismatch in port \"e\[7..0\]\" of instance \"OutputMultiplexor1\" and type mux8x1_8bit -- source is \"\"Instruction5\[31..0\]\"\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3128 3224 3416 3144 "Instruction5\[31..0\]" "" } { 3040 3416 3552 3256 "OutputMultiplexor1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1532747156280 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "f\[7..0\] mux8x1_8bit OutputMultiplexor1 \"zero32\[31..0\]\" " "Width mismatch in port \"f\[7..0\]\" of instance \"OutputMultiplexor1\" and type mux8x1_8bit -- source is \"\"zero32\[31..0\]\"\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3192 3400 3416 3192 "" "" } { 3176 3400 3416 3176 "" "" } { 3160 3400 3400 3176 "" "" } { 3176 3400 3400 3192 "" "" } { 3144 3216 3400 3160 "zero32\[31..0\]" "" } { 3160 3400 3416 3160 "" "" } { 3040 3416 3552 3256 "OutputMultiplexor1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1532747156280 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "g\[7..0\] mux8x1_8bit OutputMultiplexor1 \"zero32\[31..0\]\" " "Width mismatch in port \"g\[7..0\]\" of instance \"OutputMultiplexor1\" and type mux8x1_8bit -- source is \"\"zero32\[31..0\]\"\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3192 3400 3416 3192 "" "" } { 3176 3400 3416 3176 "" "" } { 3160 3400 3400 3176 "" "" } { 3176 3400 3400 3192 "" "" } { 3144 3216 3400 3160 "zero32\[31..0\]" "" } { 3160 3400 3416 3160 "" "" } { 3040 3416 3552 3256 "OutputMultiplexor1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1532747156280 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "h\[7..0\] mux8x1_8bit OutputMultiplexor1 \"zero32\[31..0\]\" " "Width mismatch in port \"h\[7..0\]\" of instance \"OutputMultiplexor1\" and type mux8x1_8bit -- source is \"\"zero32\[31..0\]\"\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3192 3400 3416 3192 "" "" } { 3176 3400 3416 3176 "" "" } { 3160 3400 3400 3176 "" "" } { 3176 3400 3400 3192 "" "" } { 3144 3216 3400 3160 "zero32\[31..0\]" "" } { 3160 3400 3416 3160 "" "" } { 3040 3416 3552 3256 "OutputMultiplexor1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Quartus II" 0 -1 1532747156280 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "Instruction\[31..0\] \"m\[7..0\]\" (ID mux8x1_8bit:OutputMultiplexor1) " "Width mismatch in Instruction\[31..0\] -- source is \"\"m\[7..0\]\" (ID mux8x1_8bit:OutputMultiplexor1)\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 3128 3552 3643 3144 "Instruction\[31..0\]" "" } { 3040 3416 3552 3256 "OutputMultiplexor1" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532747156280 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "Instruction\[31..0\],Instruction\[20..16\] \"o_ins\[31..0\]\" (ID IFID:IF/ID) " "Width mismatch in Instruction\[31..0\],Instruction\[20..16\] -- source is \"\"o_ins\[31..0\]\" (ID IFID:IF/ID)\"" {  } { { "MIPS_PROCESSOR.bdf" "" { Schematic "C:/Users/Ivor/Documents/mips32/MIPS_PROCESSOR.bdf" { { 704 1872 1955 720 "Instruction\[25..0\]" "" } { 1776 1936 2129 1792 "Instruction\[25..21\]" "" } { 1312 1936 2049 1328 "Instruction\[31..26\]" "" } { 3128 3552 3643 3144 "Instruction\[31..0\]" "" } { 1328 1936 1936 1792 "" "" } { 1792 1936 1936 1832 "" "" } { 1832 1936 1936 2120 "" "" } { 1832 1864 1912 1832 "" "" } { 1832 1912 1936 1832 "" "" } { 1816 1868 2120 1832 "Instruction\[31..0\],Instruction\[20..16\]" "" } { 2104 1936 2352 2120 "Instruction\[15..0\]" "" } { 720 1912 1912 1832 "" "" } { 1176 1776 1864 2032 "IF/ID" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Quartus II" 0 -1 1532747156280 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "MIPS_PROCESSOR:inst " "Can't elaborate user hierarchy \"MIPS_PROCESSOR:inst\"" {  } { { "TOP.bdf" "inst" { Schematic "C:/Users/Ivor/Documents/mips32/TOP.bdf" { { 120 272 536 280 "inst" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1532747156296 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 12 errors, 41 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "495 " "Peak virtual memory: 495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1532747156717 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 27 23:05:56 2018 " "Processing ended: Fri Jul 27 23:05:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1532747156717 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1532747156717 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1532747156717 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1532747156717 ""}
