{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606156170774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606156170775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 15:29:30 2020 " "Processing started: Mon Nov 23 15:29:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606156170775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606156170775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga-riscv32-minimal -c fpga-riscv32-minimal " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga-riscv32-minimal -c fpga-riscv32-minimal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606156170776 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606156171481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606156171481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register4b-arch_register4b " "Found design unit 1: register4b-arch_register4b" {  } { { "components/register4b.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/register4b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184109 ""} { "Info" "ISGN_ENTITY_NAME" "1 register4b " "Found entity 1: register4b" {  } { { "components/register4b.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/register4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606156184109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register1b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register1b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register1b-arch_register1b " "Found design unit 1: register1b-arch_register1b" {  } { { "components/register1b.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/register1b.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184133 ""} { "Info" "ISGN_ENTITY_NAME" "1 register1b " "Found entity 1: register1b" {  } { { "components/register1b.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/register1b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606156184133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register32b_falling.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register32b_falling.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32b_falling-arch_register32b_falling " "Found design unit 1: register32b_falling-arch_register32b_falling" {  } { { "components/register32b_falling.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/register32b_falling.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184138 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32b_falling " "Found entity 1: register32b_falling" {  } { { "components/register32b_falling.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/register32b_falling.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606156184138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register_bank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-arch_register_bank " "Found design unit 1: register_bank-arch_register_bank" {  } { { "components/register_bank.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/register_bank.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184146 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "components/register_bank.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/register_bank.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606156184146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-Behavioral " "Found design unit 1: controller-Behavioral" {  } { { "components/controller.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/controller.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184152 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "components/controller.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606156184152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32b-description " "Found design unit 1: register32b-description" {  } { { "components/register32b.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/register32b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184161 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32b " "Found entity 1: register32b" {  } { { "components/register32b.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/register32b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606156184161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-behavioral " "Found design unit 1: pc-behavioral" {  } { { "components/pc.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/pc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184163 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "components/pc.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606156184163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/datapath.vhd 1 1 " "Found 1 design units, including 1 entities, in source file components/datapath.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "components/datapath.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606156184165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arch_alu " "Found design unit 1: ALU-arch_alu" {  } { { "components/alu.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184173 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "components/alu.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606156184173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/fpga-riscv32-minimal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/fpga-riscv32-minimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpga_riscv32_minimal-arch_minimal_riscv32 " "Found design unit 1: fpga_riscv32_minimal-arch_minimal_riscv32" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184174 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpga_riscv32_minimal " "Found entity 1: fpga_riscv32_minimal" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606156184174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/instmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/instmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instmem-description " "Found design unit 1: instmem-description" {  } { { "components/instmem.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/instmem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184175 ""} { "Info" "ISGN_ENTITY_NAME" "1 instmem " "Found entity 1: instmem" {  } { { "components/instmem.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/instmem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606156184175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-adder32 " "Found design unit 1: adder-adder32" {  } { { "components/adder.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184177 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "components/adder.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606156184177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behavioral " "Found design unit 1: mux2-behavioral" {  } { { "components/mux2.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184178 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "components/mux2.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/mux2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606156184178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifid_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifid_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ifid_register-behavioral " "Found design unit 1: ifid_register-behavioral" {  } { { "ifid_register.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/ifid_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184188 ""} { "Info" "ISGN_ENTITY_NAME" "1 ifid_register " "Found entity 1: ifid_register" {  } { { "ifid_register.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/ifid_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606156184188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux32_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux32_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32_1-arch_mux32_1 " "Found design unit 1: mux32_1-arch_mux32_1" {  } { { "components/mux32_1.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/mux32_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184189 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "components/mux32_1.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/mux32_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606156184189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idex_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file idex_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 idex_register-arch_idex_register " "Found design unit 1: idex_register-arch_idex_register" {  } { { "idex_register.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/idex_register.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184191 ""} { "Info" "ISGN_ENTITY_NAME" "1 idex_register " "Found entity 1: idex_register" {  } { { "idex_register.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/idex_register.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606156184191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register2b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register2b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register2b-arch_register2b " "Found design unit 1: register2b-arch_register2b" {  } { { "components/register2b.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/register2b.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184193 ""} { "Info" "ISGN_ENTITY_NAME" "1 register2b " "Found entity 1: register2b" {  } { { "components/register2b.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/register2b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606156184193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register3b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register3b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register3b-arch_register3b " "Found design unit 1: register3b-arch_register3b" {  } { { "components/register3b.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/register3b.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184195 ""} { "Info" "ISGN_ENTITY_NAME" "1 register3b " "Found entity 1: register3b" {  } { { "components/register3b.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/register3b.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606156184195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register5b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register5b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register5b-arch_register5b " "Found design unit 1: register5b-arch_register5b" {  } { { "components/register5b.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/register5b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184197 ""} { "Info" "ISGN_ENTITY_NAME" "1 register5b " "Found entity 1: register5b" {  } { { "components/register5b.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/register5b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606156184197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606156184197 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_riscv32_minimal " "Elaborating entity \"fpga_riscv32_minimal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606156184330 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_sel fpga-riscv32-minimal.vhd(15) " "VHDL Signal Declaration warning at fpga-riscv32-minimal.vhd(15): used implicit default value for signal \"pc_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606156184332 "|fpga_riscv32_minimal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:program_counter " "Elaborating entity \"pc\" for hierarchy \"pc:program_counter\"" {  } { { "components/fpga-riscv32-minimal.vhd" "program_counter" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606156184507 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "count_address pc.vhd(16) " "VHDL Signal Declaration warning at pc.vhd(16): used explicit default value for signal \"count_address\" because signal was never assigned a value" {  } { { "components/pc.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/pc.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1606156184508 "|fpga_riscv32_minimal|pc:program_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32b pc:program_counter\|register32b:count_register " "Elaborating entity \"register32b\" for hierarchy \"pc:program_counter\|register32b:count_register\"" {  } { { "components/pc.vhd" "count_register" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/pc.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606156184512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instmem instmem:instruction_memory " "Elaborating entity \"instmem\" for hierarchy \"instmem:instruction_memory\"" {  } { { "components/fpga-riscv32-minimal.vhd" "instruction_memory" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606156184520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:alu_pc " "Elaborating entity \"adder\" for hierarchy \"adder:alu_pc\"" {  } { { "components/fpga-riscv32-minimal.vhd" "alu_pc" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606156184527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:pc_mux " "Elaborating entity \"mux2\" for hierarchy \"mux2:pc_mux\"" {  } { { "components/fpga-riscv32-minimal.vhd" "pc_mux" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606156184531 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[0\] GND " "Pin \"instruction\[0\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[1\] GND " "Pin \"instruction\[1\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[2\] GND " "Pin \"instruction\[2\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[3\] GND " "Pin \"instruction\[3\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[4\] GND " "Pin \"instruction\[4\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[5\] GND " "Pin \"instruction\[5\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[6\] GND " "Pin \"instruction\[6\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[7\] GND " "Pin \"instruction\[7\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[8\] GND " "Pin \"instruction\[8\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[9\] GND " "Pin \"instruction\[9\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[10\] GND " "Pin \"instruction\[10\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[11\] GND " "Pin \"instruction\[11\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[12\] GND " "Pin \"instruction\[12\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[13\] GND " "Pin \"instruction\[13\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[14\] GND " "Pin \"instruction\[14\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[15\] GND " "Pin \"instruction\[15\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[16\] GND " "Pin \"instruction\[16\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[17\] GND " "Pin \"instruction\[17\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[18\] GND " "Pin \"instruction\[18\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[19\] GND " "Pin \"instruction\[19\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[20\] GND " "Pin \"instruction\[20\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[21\] GND " "Pin \"instruction\[21\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[22\] GND " "Pin \"instruction\[22\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[23\] GND " "Pin \"instruction\[23\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[24\] GND " "Pin \"instruction\[24\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[25\] GND " "Pin \"instruction\[25\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[26\] GND " "Pin \"instruction\[26\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[27\] GND " "Pin \"instruction\[27\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[28\] GND " "Pin \"instruction\[28\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[29\] GND " "Pin \"instruction\[29\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[30\] GND " "Pin \"instruction\[30\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[31\] GND " "Pin \"instruction\[31\]\" is stuck at GND" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1606156186109 "|fpga_riscv32_minimal|instruction[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1606156186109 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606156186847 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606156186847 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "34 " "Design contains 34 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "No output dependent on input pin \"clear\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|clear"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[0\] " "No output dependent on input pin \"alu_res\[0\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[1\] " "No output dependent on input pin \"alu_res\[1\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[2\] " "No output dependent on input pin \"alu_res\[2\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[3\] " "No output dependent on input pin \"alu_res\[3\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[4\] " "No output dependent on input pin \"alu_res\[4\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[5\] " "No output dependent on input pin \"alu_res\[5\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[6\] " "No output dependent on input pin \"alu_res\[6\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[7\] " "No output dependent on input pin \"alu_res\[7\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[8\] " "No output dependent on input pin \"alu_res\[8\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[9\] " "No output dependent on input pin \"alu_res\[9\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[10\] " "No output dependent on input pin \"alu_res\[10\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[11\] " "No output dependent on input pin \"alu_res\[11\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[12\] " "No output dependent on input pin \"alu_res\[12\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[13\] " "No output dependent on input pin \"alu_res\[13\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[14\] " "No output dependent on input pin \"alu_res\[14\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[15\] " "No output dependent on input pin \"alu_res\[15\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[16\] " "No output dependent on input pin \"alu_res\[16\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[17\] " "No output dependent on input pin \"alu_res\[17\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[18\] " "No output dependent on input pin \"alu_res\[18\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[19\] " "No output dependent on input pin \"alu_res\[19\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[20\] " "No output dependent on input pin \"alu_res\[20\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[21\] " "No output dependent on input pin \"alu_res\[21\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[22\] " "No output dependent on input pin \"alu_res\[22\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[23\] " "No output dependent on input pin \"alu_res\[23\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[24\] " "No output dependent on input pin \"alu_res\[24\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[25\] " "No output dependent on input pin \"alu_res\[25\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[26\] " "No output dependent on input pin \"alu_res\[26\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[27\] " "No output dependent on input pin \"alu_res\[27\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[28\] " "No output dependent on input pin \"alu_res\[28\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[29\] " "No output dependent on input pin \"alu_res\[29\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[30\] " "No output dependent on input pin \"alu_res\[30\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "alu_res\[31\] " "No output dependent on input pin \"alu_res\[31\]\"" {  } { { "components/fpga-riscv32-minimal.vhd" "" { Text "/home/edilcn/Documents/fpga-riscv32-minimal/components/fpga-riscv32-minimal.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606156187628 "|fpga_riscv32_minimal|alu_res[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606156187628 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606156187636 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606156187636 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606156187636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606156187650 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 15:29:47 2020 " "Processing ended: Mon Nov 23 15:29:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606156187650 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606156187650 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606156187650 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606156187650 ""}
