Project Information                        c:\max2work\8633\v63dr\d1v63drb.rpt

MAX+plus II Compiler Report File
Version 6.1 02/28/96
Compiled: 10/28/98 10:29:37

Copyright (c) 1996 by Altera Corporation.  All rights reserved.  This text
contains proprietary, confidential information of Altera Corporation, and
may be used, copied, and/or disclosed only pursuant to the terms of a
valid software license agreement with Altera Corporation.  This copyright
notice must be retained as part of this text at all times.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

d1v63drb  EPM7128LC84      27       41       0      108     54          84 %

User Pins:                 27       41       0  



Project Information                        c:\max2work\8633\v63dr\d1v63drb.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Line 6, File c:\max2work\8633\v63dr\hdecodwb.tdf:
   Symbolic name "window" was declared but never used
Warning: Line 17, File c:\max2work\8633\v63dr\ramdrw.tdf:
   Symbolic name "klikb" was declared but never used
Warning: Line 9, File c:\max2work\8633\v63dr\ramdrw.tdf:
   Symbolic name "field2" was declared but never used
Warning: Line 8, File c:\max2work\8633\v63dr\ramdrw.tdf:
   Symbolic name "bbcklik" was declared but never used
Warning: Line 9, File c:\max2work\8633\v63dr\ramdrw.tdf:
   Symbolic name "s1" was declared but never used
Warning: GLOBAL primitive on node 'MRES' feeds logic -- non-global signal usage may result
Warning: Can't run "Multichip Partitioner": all network licenses are in use


Project Information                        c:\max2work\8633\v63dr\d1v63drb.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'CLK' chosen for auto global Clock
INFO: Signal 'MRES' chosen for auto global Clear
INFO: Signal 'PAGE1' chosen for auto global Output Enable


Project Information                        c:\max2work\8633\v63dr\d1v63drb.rpt

** PIN/LC/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

d1v63drb@61                       ABU0
d1v63drb@60                       ABU1
d1v63drb@58                       ABU2
d1v63drb@57                       ABU3
d1v63drb@56                       ABU4
d1v63drb@55                       ABU5
d1v63drb@54                       ABU6
d1v63drb@52                       ABU7
d1v63drb@51                       ABU8
d1v63drb@50                       ABU9
d1v63drb@49                       ABU10
d1v63drb@48                       ABU11
d1v63drb@46                       ABU12
d1v63drb@45                       ABU13
d1v63drb@44                       ABU14
d1v63drb@28                       ADDEN
d1v63drb@27                       ADJUST
d1v63drb@2                        A0
d1v63drb@14                       BBCKLIK
d1v63drb@29                       CHECKSUM
d1v63drb@83                       CLK
d1v63drb@76                       D0
d1v63drb@75                       D1
d1v63drb@74                       D2
d1v63drb@73                       D3
d1v63drb@70                       D4
d1v63drb@69                       D5
d1v63drb@68                       D6
d1v63drb@67                       D7
d1v63drb@65                       D8
d1v63drb@64                       D9
d1v63drb@63                       D10
d1v63drb@71                       FIELD2
d1v63drb@79                       HINT
d1v63drb@34                       HLOAD1
d1v63drb@9                        H0
d1v63drb@10                       H1
d1v63drb@11                       H2
d1v63drb@12                       H3
d1v63drb@4                        H4
d1v63drb@16                       H5
d1v63drb@17                       H6
d1v63drb@18                       H7
d1v63drb@20                       H8
d1v63drb@21                       H9
d1v63drb@22                       H10
d1v63drb@6                        KLIK
d1v63drb@62                       MOVEBIT
d1v63drb@1                        MRES
d1v63drb@8                        NOTH5
d1v63drb@84                       PAGE1
d1v63drb@31                       RAMDATA
d1v63drb@24                       SOUND
d1v63drb@81                       SYS_H
d1v63drb@77                       SYSSEL
d1v63drb@33                       S0
d1v63drb@5                        S1
d1v63drb@15                       TEST
d1v63drb@35                       TXTBLK0
d1v63drb@36                       TXTBLK1
d1v63drb@37                       TXTNR0
d1v63drb@39                       TXTNR1
d1v63drb@40                       TXTNR2
d1v63drb@41                       TXTNR3
d1v63drb@23                       WINDOW
d1v63drb@25                       3OR4
d1v63drb@30                       3OR4BUF
d1v63drb@80                       16X9


Project Information                        c:\max2work\8633\v63dr\d1v63drb.rpt

** FILE HIERARCHY **



|3dffs:35|
|3dffs:22|
|resetgen:45|
|hdecodwb:69|
|txtadr3:78|
|lcntwdr:80|
|ramdrw:81|
|klkcntdr:82|


Device-Specific Information:               c:\max2work\8633\v63dr\d1v63drb.rpt
d1v63drb

***** Logic for device 'd1v63drb' compiled without errors.




Device: EPM7128LC84
Turbo: ON
Security: OFF


Device-Specific Information:               c:\max2work\8633\v63dr\d1v63drb.rpt
d1v63drb

** ERROR SUMMARY **

Info: Chip 'd1v63drb' in device 'EPM7128LC84' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                                             
                                                                             
                                                                    S        
                       N                       P        S           Y        
                       O     K              M  A        Y  1  H     S        
                       T  G  L        V     R  G  C  G  S  6  I  V  S        
              H  H  H  H  N  I  S  H  C  A  E  E  L  N  _  X  N  C  E  D  D  
              2  1  0  5  D  K  1  4  C  0  S  1  K  D  H  9  T  C  L  0  1  
            -----------------------------------------------------------------_ 
          /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
      H3 | 12                                                              74 | D2 
     VCC | 13                                                              73 | D3 
 BBCKLIK | 14                                                              72 | GND 
    TEST | 15                                                              71 | FIELD2 
      H5 | 16                                                              70 | D4 
      H6 | 17                                                              69 | D5 
      H7 | 18                                                              68 | D6 
     GND | 19                                                              67 | D7 
      H8 | 20                                                              66 | VCC 
      H9 | 21                                                              65 | D8 
     H10 | 22                         EPM7128LC84                          64 | D9 
  WINDOW | 23                                                              63 | D10 
   SOUND | 24                                                              62 | MOVEBIT 
    3OR4 | 25                                                              61 | ABU0 
     VCC | 26                                                              60 | ABU1 
  ADJUST | 27                                                              59 | GND 
   ADDEN | 28                                                              58 | ABU2 
CHECKSUM | 29                                                              57 | ABU3 
 3OR4BUF | 30                                                              56 | ABU4 
 RAMDATA | 31                                                              55 | ABU5 
     GND | 32                                                              54 | ABU6 
         |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
           ------------------------------------------------------------------ 
              S  H  T  T  T  V  T  T  T  G  V  A  A  A  G  A  A  A  A  A  V  
              0  L  X  X  X  C  X  X  X  N  C  B  B  B  N  B  B  B  B  B  C  
                 O  T  T  T  C  T  T  T  D  C  U  U  U  D  U  U  U  U  U  C  
                 A  B  B  N     N  N  N        1  1  1     1  1  9  8  7     
                 D  L  L  R     R  R  R        4  3  2     1  0              
                 1  K  K  0     1  2  3                                      
                    0  1                                                     
                                                                             


N.C. = Not Connected.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:               c:\max2work\8633\v63dr\d1v63drb.rpt
d1v63drb

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    12/16( 75%)   8/ 8(100%)  13/16( 81%)  31/36( 86%) 
B:    LC17 - LC32    11/16( 68%)   8/ 8(100%)   4/16( 25%)  35/36( 97%) 
C:    LC33 - LC48     9/16( 56%)   8/ 8(100%)  15/16( 93%)  20/36( 55%) 
D:    LC49 - LC64    13/16( 81%)   8/ 8(100%)  11/16( 68%)  31/36( 86%) 
E:    LC65 - LC80    16/16(100%)   8/ 8(100%)   0/16(  0%)  31/36( 86%) 
F:    LC81 - LC96    16/16(100%)   8/ 8(100%)   1/16(  6%)  25/36( 69%) 
G:   LC97 - LC112    16/16(100%)   8/ 8(100%)   2/16( 12%)  26/36( 72%) 
H:  LC113 - LC128    15/16( 93%)   8/ 8(100%)  16/16(100%)  26/36( 72%) 


Total dedicated input pins used:                 4/4    (100%)
Total I/O pins used:                            64/64   (100%)
Total logic cells used:                        108/128  ( 84%)
Total shareable expanders used:                 54/128  ( 42%)
Total Turbo logic cells used:                  108/128  ( 84%)
Total shareable expanders not available (n/a):   8/128  (  6%)

Total input pins required:                      27
Total output pins required:                     41
Total bidirectional pins required:               0
Total logic cells required:                    108
Total flipflops required:                       90
Total shareable expanders in database:          53

Synthesized logic cells:                         0/ 128 (  0%)



Device-Specific Information:               c:\max2work\8633\v63dr\d1v63drb.rpt
d1v63drb

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  27   (43)  (C)      INPUT              0      0   0    0    0    0    1  ADJUST
   2      -   -       INPUT              0      0   0    0    0    1    0  A0
  14   (32)  (B)      INPUT              0      0   0    0    0    1    2  BBCKLIK
  83      -   -       INPUT              0      0   0    0    0    0    0  CLK
  76  (120)  (H)      INPUT              0      0   0    0    0    1    0  D0
  75  (118)  (H)      INPUT              0      0   0    0    0    1    0  D1
  74  (117)  (H)      INPUT              0      0   0    0    0    1    0  D2
  73  (115)  (H)      INPUT              0      0   0    0    0    1    0  D3
  70  (109)  (G)      INPUT              0      0   0    0    0    1    0  D4
  69  (107)  (G)      INPUT              0      0   0    0    0    2    0  D5
  68  (105)  (G)      INPUT              0      0   0    0    0    1    0  D6
  67  (104)  (G)      INPUT              0      0   0    0    0    1    0  D7
  65  (101)  (G)      INPUT              0      0   0    0    0    1    0  D8
  64   (99)  (G)      INPUT              0      0   0    0    0    1    0  D9
  63   (97)  (G)      INPUT              0      0   0    0    0    1    0  D10
  71  (112)  (G)      INPUT              0      0   0    0    0    0    7  FIELD2
   6   (13)  (A)      INPUT              0      0   0    0    0    1    2  KLIK
  62   (96)  (F)      INPUT              0      0   0    0    0    0    1  MOVEBIT
   1      -   -       INPUT              0      0   0    0    0    1    2  MRES
  84      -   -       INPUT              0      0   0    0    0    0    0  PAGE1
  24   (46)  (C)      INPUT              0      0   0    0    0    0    1  SOUND
  81  (128)  (H)      INPUT              0      0   0    0    0    0    1  SYS_H
  77  (123)  (H)      INPUT              0      0   0    0    0    5    7  SYSSEL
  33   (64)  (D)      INPUT              0      0   0    0    0    1    0  S0
   5   (14)  (A)      INPUT              0      0   0    0    0    0    1  S1
  25   (45)  (C)      INPUT              0      0   0    0    0    1    0  3OR4
  80  (126)  (H)      INPUT              0      0   0    0    0    1    2  16X9


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:               c:\max2work\8633\v63dr\d1v63drb.rpt
d1v63drb

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  61     94    F        TRI     t        0      0   0    0    3    0    0  ABU0
  60     93    F        TRI     t        0      0   0    0    3    0    0  ABU1
  58     91    F        TRI     t        0      0   0    0    3    0    0  ABU2
  57     88    F        TRI     t        0      0   0    0    3    0    0  ABU3
  56     86    F        TRI     t        0      0   0    0    3    0    0  ABU4
  55     85    F        TRI     t        0      0   0    0    3    0    0  ABU5
  54     83    F        TRI     t        0      0   0    0    3    0    0  ABU6
  52     80    E        TRI     t        0      0   0    0    3    0    0  ABU7
  51     77    E        TRI     t        0      0   0    0    3    0    0  ABU8
  50     75    E        TRI     t        0      0   0    0    3    0    0  ABU9
  49     73    E        TRI     t        0      0   0    0    3    0    0  ABU10
  48     72    E        TRI     t        0      0   0    0    2    0    0  ABU11
  46     69    E        TRI     t        0      0   0    0    2    0    0  ABU12
  45     67    E        TRI     t        0      0   0    0    2    0    0  ABU13
  44     65    E        TRI     t        0      0   0    0    4    0    0  ABU14
  28     40    C         FF  +  t        7      1   0    0   13    0    0  ADDEN (|hdecodwb:69|:55)
  29     38    C         FF  +  t        0      0   0    0   13    0    0  CHECKSUM (|hdecodwb:69|:56)
  79    125    H     OUTPUT     t        0      0   0    1    3    0    0  HINT
  34     61    D         FF  +  t        0      0   0    0   11    1   15  HLOAD1 (|hdecodwb:69|:58)
   9      8    A         FF  +  t        0      0   0    1    2   17   11  H0 (|lcntwdr:80|:67)
  10      6    A         FF  +  t        0      0   0    1    3   16   11  H1 (|lcntwdr:80|:66)
  11      5    A         FF  +  t        2      0   1    2   12   15   11  H2 (|lcntwdr:80|:65)
  12      3    A         FF  +  t        1      0   0    2   12   15   11  H3 (|lcntwdr:80|:64)
   4     16    A         FF  +  t        0      0   0    2   12   15   11  H4 (|lcntwdr:80|:63)
  16     27    B         FF  +  t        1      0   1    2   12    0    0  H5 (|lcntwdr:80|:62)
  17     25    B         FF  +  t        1      0   0    1   12   15   11  H6 (|lcntwdr:80|:61)
  18     24    B         FF  +  t        0      0   0    1   12   15   11  H7 (|lcntwdr:80|:60)
  20     21    B         FF  +  t        0      0   0    1   10   15   11  H8 (|lcntwdr:80|:59)
  21     19    B         FF  +  t        0      0   0    1   12   14   11  H9 (|lcntwdr:80|:58)
  22     17    B         FF  +  t        0      0   0    1   12   14   11  H10 (|lcntwdr:80|:57)
   8     11    A         FF  +  t !      0      0   0    2   12   15   11  NOTH5 (|lcntwdr:80|:62)
  31     35    C         FF  +  t        0      0   0    0   13    0    0  RAMDATA (|hdecodwb:69|ramdata)
  15     29    B     OUTPUT     t        0      0   0    2    2    0    0  TEST
  35     59    D         FF     t        0      0   0    1    1    1    0  TXTBLK0 (|3dffs:22|sa)
  36     57    D     OUTPUT     t        0      0   0    1    1    0    0  TXTBLK1
  37     56    D         FF     t        0      0   0    0    7    4    0  TXTNR0 (|txtadr3:78|:40)
  39     53    D         FF     t        0      0   0    0    2    3    0  TXTNR1 (|txtadr3:78|:39)
  40     51    D         FF     t        0      0   0    0    3    2    0  TXTNR2 (|txtadr3:78|:38)
  41     49    D         FF     t        0      0   0    0    4    1    0  TXTNR3 (|txtadr3:78|:37)
  23     48    C         FF  +  t        4      0   0    1   13   15   11  WINDOW (|lcntwdr:80|:68)
  30     37    C         FF     t        0      0   0    1    1    2    2  3OR4BUF (|3dffs:35|sa)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:               c:\max2work\8633\v63dr\d1v63drb.rpt
d1v63drb

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -    119    H       DFFE  +  t        7      0   1    0   11    0    1  |hdecodwb:69|frameareset
 (74)   117    H       DFFE  +  t        8      0   0    0   11    0    1  |hdecodwb:69|framereset
   -    114    H       DFFE  +  t        0      0   0    0   11    0    1  |hdecodwb:69|hsync
   -     33    C       DFFE  +  t        0      0   0    0   12    1    0  |hdecodwb:69|pause
 (75)   118    H       DFFE  +  t        0      0   0    0   11    1    2  |hdecodwb:69.hint (|hdecodwb:69|:54)
   -     42    C       DFFE  +  t        4      0   0    0   13    0   14  |hdecodwb:69.count (|hdecodwb:69|:57)
   -     26    B       DFFE  +  t        0      0   0    1   13    0   15  |hdecodwb:69.ramadj (|hdecodwb:69|:59)
   -      4    A       DFFE  +  t        6      1   0    0   12    1    0  |hdecodwb:69.frameb (|hdecodwb:69|:60)
   -      7    A       DFFE  +  t        4      0   0    0   12    1    0  |hdecodwb:69.framea (|hdecodwb:69|:61)
   -    124    H       DFFE  +  t        0      0   0    0   11    5    1  |hdecodwb:69.upint (|hdecodwb:69|:62)
   -     63    D       DFFE     t        0      0   0    2    8    0   10  |klkcntdr:82|d0
   -     58    D       DFFE     t        2      0   1    2    8    0   10  |klkcntdr:82|d1
   -    121    H       DFFE     t        1      0   1    1    4    0   10  |klkcntdr:82|d2
   -     62    D       DFFE     t        4      0   1    2    8    0    9  |klkcntdr:82|d3
   -    106    G       TFFE     t        1      0   1    2    8    0    9  |klkcntdr:82|d4
   -     60    D       TFFE     t        0      0   0    1    7    0    9  |klkcntdr:82|d5
 (33)    64    D       TFFE     t        5      0   0    2    8    0    8  |klkcntdr:82|d6
   -     28    B       TFFE     t        1      0   0    3    9    1    1  |klkcntdr:82|klik2
   -     50    D       DFFE     t        0      0   0    0    8    0    7  |klkcntdr:82|rammemo
   -     22    B       TFFE     t        1      0   0    3    9    2    1  |klkcntdr:82.klik1 (|klkcntdr:82|:36)
   -    102    G       DFFE  +  t        0      0   0    1    0   12    0  |lcntwdr:80|hclr
 (27)    43    C       DFFE  +  t        0      0   0    1   11    1    0  |lcntwdr:80|rstwindow
 (73)   115    H       DFFE  +  t        0      0   0    0    1    0    1  |ramdrw:81|adjust1
   -    122    H       TFFE  +  t        0      0   0    0    2    1   13  |ramdrw:81|hsound0
   -    113    H       TFFE  +  t        0      0   0    0    3    1   12  |ramdrw:81|hsound1
   -    116    H       TFFE  +  t        0      0   0    0    4    1   11  |ramdrw:81|hsound2
 (77)   123    H       TFFE  +  t        0      0   0    0    5    1   10  |ramdrw:81|hsound3
   -    127    H       TFFE  +  t        0      0   0    0    6    1    9  |ramdrw:81|hsound4
   -     82    F       TFFE  +  t        0      0   0    0    7    1    8  |ramdrw:81|hsound5
   -     92    F       TFFE  +  t        0      0   0    0    8    1    7  |ramdrw:81|hsound6
   -     89    F       TFFE  +  t        0      0   0    0    9    1    6  |ramdrw:81|hsound7
   -     90    F       TFFE  +  t        1      0   0    0   16    1    6  |ramdrw:81|hsound8
   -     95    F       TFFE  +  t        0      0   0    0   13    1    6  |ramdrw:81|hsound9
   -     81    F       TFFE  +  t        0      0   0    0   16    1    5  |ramdrw:81|hsound10
   -     84    F       TFFE  +  t        0      0   0    0   16    1    5  |ramdrw:81|hsound11
   -     87    F       TFFE  +  t        0      0   0    0   14    1    4  |ramdrw:81|hsound12
 (62)    96    F       TFFE  +  t        0      0   0    0   16    1    4  |ramdrw:81|hsound13
   -    111    G       TFFE     t        0      0   0    0    1    0    9  |ramdrw:81|offset0
   -    103    G       TFFE     t        0      0   0    0   13    0    9  |ramdrw:81|offset1
   -    108    G       TFFE     t        0      0   0    0    1    0    9  |ramdrw:81|offset2
 (70)   109    G       TFFE     t        0      0   0    0    1    0   12  |ramdrw:81|offset3
   -    110    G       DFFE     t        1      0   1    0   13    0   12  |ramdrw:81|offset4
   -    100    G       TFFE     t        0      0   0    0   13    0   12  |ramdrw:81|offset5
 (71)   112    G       TFFE     t        0      0   0    0   13    0   12  |ramdrw:81|offset6
 (63)    97    G       TFFE     t        0      0   0    0    6    0   11  |ramdrw:81|offset7
 (65)   101    G       TFFE     t        0      0   0    0    7    0   10  |ramdrw:81|offset8
 (67)   104    G       TFFE     t        0      0   0    0   13    0   10  |ramdrw:81|offset9
 (69)   107    G       TFFE     t        0      0   0    0    9    0    9  |ramdrw:81|offset10
   -      1    A       DFFE  +  t        0      0   0    0    4    1   11  |ramdrw:81|ramtekst0
  (6)    13    A       DFFE  +  t        0      0   0    0    5    1   10  |ramdrw:81|ramtekst1
   -     15    A       TFFE  +  t        0      0   0    0    6    1    9  |ramdrw:81|ramtekst2
   -     66    E       TFFE  +  t        0      0   0    0    7    1    8  |ramdrw:81|ramtekst3
   -     68    E       TFFE  +  t        0      0   0    0    8    1    7  |ramdrw:81|ramtekst4
   -     70    E       TFFE  +  t        0      0   0    0    9    1    6  |ramdrw:81|ramtekst5
   -     74    E       TFFE  +  t        0      0   0    0   10    1    5  |ramdrw:81|ramtekst6
   -     79    E       TFFE  +  t        0      0   0    0   11    1    4  |ramdrw:81|ramtekst7
   -     78    E       TFFE  +  t        0      0   0    0   12    1    3  |ramdrw:81|ramtekst8
   -     71    E       TFFE  +  t        0      0   0    0   13    1    2  |ramdrw:81|ramtekst9
   -     76    E       TFFE  +  t        0      0   0    0   14    1    1  |ramdrw:81|ramtekst10
   -     98    G       DFFE     t        0      0   0    1   12    0    1  |ramdrw:81|rst
 (64)    99    G       TFFE     t        0      0   0    0   14    0   10  |ramdrw:81|updown
 (68)   105    G       DFFE     t        0      0   0    0   13    0    1  RAMRST (|ramdrw:81|:61)
 (81)   128    H       TFFE     t        0      0   0    1    3    1    2  |resetgen:45|d0
 (80)   126    H       TFFE     t        0      0   0    1    3    1    2  |resetgen:45|d1
   -     12    A       DFFE     t        0      0   0    1    1    2    0  |3dffs:22.s1b (|3dffs:22|sb)
   -     30    B       DFFE     t        0      0   0    1    1    3    2  |3dffs:35.s1b (|3dffs:35|sb)
   -     44    C       DFFE     t        0      0   0    1    1    1   14  |3dffs:35.s0b (|3dffs:35|sc)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:               c:\max2work\8633\v63dr\d1v63drb.rpt
d1v63drb

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                 Logic cells placed in LAB 'A'
        +----------------------- LC4 |hdecodwb:69.frameb
        | +--------------------- LC7 |hdecodwb:69.framea
        | | +------------------- LC8 H0
        | | | +----------------- LC6 H1
        | | | | +--------------- LC5 H2
        | | | | | +------------- LC3 H3
        | | | | | | +----------- LC16 H4
        | | | | | | | +--------- LC11 NOTH5
        | | | | | | | | +------- LC1 |ramdrw:81|ramtekst0
        | | | | | | | | | +----- LC13 |ramdrw:81|ramtekst1
        | | | | | | | | | | +--- LC15 |ramdrw:81|ramtekst2
        | | | | | | | | | | | +- LC12 |3dffs:22.s1b
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'A':
LC8  -> * * * * * * * * - - - - | * * * * - - - * | <-- H0
LC6  -> * * - * * * * * - - - - | * * * * - - - * | <-- H1
LC5  -> * * - - * * * * - - - - | * * * * - - - * | <-- H2
LC3  -> * * - - * * * * - - - - | * * * * - - - * | <-- H3
LC16 -> * * - - * * * * - - - - | * * * * - - - * | <-- H4
LC11 -> * * - - * * * * - - - - | * * * * - - - * | <-- NOTH5
LC1  -> - - - - - - - - * * * - | * - - - * * - - | <-- |ramdrw:81|ramtekst0
LC13 -> - - - - - - - - - * * - | * - - - * * - - | <-- |ramdrw:81|ramtekst1
LC15 -> - - - - - - - - - - * - | * - - - * * - - | <-- |ramdrw:81|ramtekst2

Pin
2    -> - - - - - - - - - - - - | - - - * - - - - | <-- A0
83   -> - - - - - - - - - - - - | - - - - - - - - | <-- CLK
76   -> - - * - - - - - - - - - | * - - - - - - - | <-- D0
75   -> - - - * - - - - - - - - | * - - - - - - - | <-- D1
74   -> - - - - * - - - - - - - | * - - - - - - - | <-- D2
73   -> - - - - - * - - - - - - | * - - - - - - - | <-- D3
70   -> - - - - - - * - - - - - | * - - - - - - - | <-- D4
69   -> - - - - - - - * - - - - | * * - - - - - - | <-- D5
1    -> - - - - - - - - - - - - | - - - - - - - * | <-- MRES
84   -> - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
77   -> - - - - * * * * - - - - | * * - * - - * - | <-- SYSSEL
5    -> - - - - - - - - - - - * | * - - - - - - - | <-- S1
LC119-> - * - - - - - - - - - - | * - - - - - - - | <-- |hdecodwb:69|frameareset
LC117-> * - - - - - - - - - - - | * - - - - - - - | <-- |hdecodwb:69|framereset
LC124-> - - - - - - - - - - - * | * - - * - - - - | <-- |hdecodwb:69.upint
LC61 -> - - - - - - - - * * * - | * * * - * - - - | <-- HLOAD1
LC25 -> * * - - * * * * - - - - | * * * * - - - * | <-- H6
LC24 -> * * - - * * * * - - - - | * * * * - - - * | <-- H7
LC21 -> * * - - * * * * - - - - | * * * * - - - * | <-- H8
LC19 -> * * - - * * * * - - - - | * * * * - - - * | <-- H9
LC17 -> * * - - * * * * - - - - | * * * * - - - * | <-- H10
LC102-> - - * * * * * * - - - - | * * - - - - - - | <-- |lcntwdr:80|hclr
LC111-> - - - - - - - - * - - - | * - - - - - * - | <-- |ramdrw:81|offset0
LC103-> - - - - - - - - - * - - | * - - - - - * - | <-- |ramdrw:81|offset1
LC108-> - - - - - - - - - - * - | * - - - - - * - | <-- |ramdrw:81|offset2
LC48 -> - - - - - - - - * * * - | * - - - * * - - | <-- WINDOW


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               c:\max2work\8633\v63dr\d1v63drb.rpt
d1v63drb

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                               Logic cells placed in LAB 'B'
        +--------------------- LC26 |hdecodwb:69.ramadj
        | +------------------- LC27 H5
        | | +----------------- LC25 H6
        | | | +--------------- LC24 H7
        | | | | +------------- LC21 H8
        | | | | | +----------- LC19 H9
        | | | | | | +--------- LC17 H10
        | | | | | | | +------- LC28 |klkcntdr:82|klik2
        | | | | | | | | +----- LC22 |klkcntdr:82.klik1
        | | | | | | | | | +--- LC29 TEST
        | | | | | | | | | | +- LC30 |3dffs:35.s1b
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'B':
LC25 -> * * * * * * * - - - - | * * * * - - - * | <-- H6
LC24 -> * * * * * * * - - - - | * * * * - - - * | <-- H7
LC21 -> * * * * * * * - - - - | * * * * - - - * | <-- H8
LC19 -> * * * * - * * - - - - | * * * * - - - * | <-- H9
LC17 -> * * * * - * * - - - - | * * * * - - - * | <-- H10
LC28 -> - - - - - - - * - * - | - * - - - - - - | <-- |klkcntdr:82|klik2
LC22 -> - - - - - - - - * * - | - * - - * - - - | <-- |klkcntdr:82.klik1
LC30 -> * - - - - - - - - - - | - * * - - - - - | <-- |3dffs:35.s1b

Pin
27   -> * - - - - - - - - - - | - * - - - - - - | <-- ADJUST
2    -> - - - - - - - - - - - | - - - * - - - - | <-- A0
14   -> - - - - - - - * * * - | - * - - - - - - | <-- BBCKLIK
83   -> - - - - - - - - - - - | - - - - - - - - | <-- CLK
69   -> - * - - - - - - - - - | * * - - - - - - | <-- D5
68   -> - - * - - - - - - - - | - * - - - - - - | <-- D6
67   -> - - - * - - - - - - - | - * - - - - - - | <-- D7
65   -> - - - - * - - - - - - | - * - - - - - - | <-- D8
64   -> - - - - - * - - - - - | - * - - - - - - | <-- D9
63   -> - - - - - - * - - - - | - * - - - - - - | <-- D10
6    -> - - - - - - - * * * - | - * - - - - - - | <-- KLIK
1    -> - - - - - - - - - - - | - - - - - - - * | <-- MRES
84   -> - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
24   -> - - - - - - - - - - * | - * - - - - - - | <-- SOUND
77   -> - * - - - - - * * - - | * * - * - - * - | <-- SYSSEL
LC114-> * - - - - - - - - - - | - * - - - - - - | <-- |hdecodwb:69|hsync
LC61 -> - - - - - - - * * - * | * * * - * - - - | <-- HLOAD1
LC8  -> * * * * * * * - - - - | * * * * - - - * | <-- H0
LC6  -> * * * * * * * - - - - | * * * * - - - * | <-- H1
LC5  -> * * * * * * * - - - - | * * * * - - - * | <-- H2
LC3  -> * * * * * * * - - - - | * * * * - - - * | <-- H3
LC16 -> * * * * * * * - - - - | * * * * - - - * | <-- H4
LC63 -> - - - - - - - * * - - | - * - * - - * * | <-- |klkcntdr:82|d0
LC58 -> - - - - - - - * * - - | - * - * - - * * | <-- |klkcntdr:82|d1
LC121-> - - - - - - - * * - - | - * - * - - * * | <-- |klkcntdr:82|d2
LC62 -> - - - - - - - * * - - | - * - * - - * - | <-- |klkcntdr:82|d3
LC106-> - - - - - - - * * - - | - * - * - - * - | <-- |klkcntdr:82|d4
LC60 -> - - - - - - - * * - - | - * - * - - * - | <-- |klkcntdr:82|d5
LC64 -> - - - - - - - * * - - | - * - * - - * - | <-- |klkcntdr:82|d6
LC102-> - * * * * * * - - - - | * * - - - - - - | <-- |lcntwdr:80|hclr
LC11 -> * * * * * * * - - - - | * * * * - - - * | <-- NOTH5


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               c:\max2work\8633\v63dr\d1v63drb.rpt
d1v63drb

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                           Logic cells placed in LAB 'C'
        +----------------- LC40 ADDEN
        | +--------------- LC38 CHECKSUM
        | | +------------- LC33 |hdecodwb:69|pause
        | | | +----------- LC42 |hdecodwb:69.count
        | | | | +--------- LC43 |lcntwdr:80|rstwindow
        | | | | | +------- LC35 RAMDATA
        | | | | | | +----- LC48 WINDOW
        | | | | | | | +--- LC44 |3dffs:35.s0b
        | | | | | | | | +- LC37 3OR4BUF
        | | | | | | | | | 
        | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'C':
LC33 -> - - - - - * - - - | - - * - - - - - | <-- |hdecodwb:69|pause
LC43 -> - - - - - - * - - | - - * - - - - - | <-- |lcntwdr:80|rstwindow
LC44 -> - - - - - - * - - | - - * - - - * - | <-- |3dffs:35.s0b
LC37 -> * * * * - - - - - | - - * - - - - - | <-- 3OR4BUF

Pin
2    -> - - - - - - - - - | - - - * - - - - | <-- A0
83   -> - - - - - - - - - | - - - - - - - - | <-- CLK
62   -> - - - - - - - * - | - - * - - - - - | <-- MOVEBIT
1    -> - - - - - - - - - | - - - - - - - * | <-- MRES
84   -> - - - - - - - - - | - - - - - - - - | <-- PAGE1
25   -> - - - - - - - - * | - - * - - - - - | <-- 3OR4
80   -> - - - - * - * - - | - - * - - - * - | <-- 16X9
LC61 -> - - - - - - - * * | * * * - * - - - | <-- HLOAD1
LC8  -> * * * * * * * - - | * * * * - - - * | <-- H0
LC6  -> * * * * * * * - - | * * * * - - - * | <-- H1
LC5  -> * * * * * * * - - | * * * * - - - * | <-- H2
LC3  -> * * * * * * * - - | * * * * - - - * | <-- H3
LC16 -> * * * * * * * - - | * * * * - - - * | <-- H4
LC25 -> * * * * * * * - - | * * * * - - - * | <-- H6
LC24 -> * * * * * * * - - | * * * * - - - * | <-- H7
LC21 -> * * * * * * * - - | * * * * - - - * | <-- H8
LC19 -> * * * * * * * - - | * * * * - - - * | <-- H9
LC17 -> * * * * * * * - - | * * * * - - - * | <-- H10
LC11 -> * * * * * * * - - | * * * * - - - * | <-- NOTH5
LC30 -> * * - * - * - - - | - * * - - - - - | <-- |3dffs:35.s1b


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               c:\max2work\8633\v63dr\d1v63drb.rpt
d1v63drb

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                   Logic cells placed in LAB 'D'
        +------------------------- LC61 HLOAD1
        | +----------------------- LC63 |klkcntdr:82|d0
        | | +--------------------- LC58 |klkcntdr:82|d1
        | | | +------------------- LC62 |klkcntdr:82|d3
        | | | | +----------------- LC60 |klkcntdr:82|d5
        | | | | | +--------------- LC64 |klkcntdr:82|d6
        | | | | | | +------------- LC50 |klkcntdr:82|rammemo
        | | | | | | | +----------- LC59 TXTBLK0
        | | | | | | | | +--------- LC57 TXTBLK1
        | | | | | | | | | +------- LC56 TXTNR0
        | | | | | | | | | | +----- LC53 TXTNR1
        | | | | | | | | | | | +--- LC51 TXTNR2
        | | | | | | | | | | | | +- LC49 TXTNR3
        | | | | | | | | | | | | | 
        | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'D':
LC63 -> - * * * * * * - - - - - - | - * - * - - * * | <-- |klkcntdr:82|d0
LC58 -> - * * * * * * - - - - - - | - * - * - - * * | <-- |klkcntdr:82|d1
LC62 -> - * * * * * * - - - - - - | - * - * - - * - | <-- |klkcntdr:82|d3
LC60 -> - * * * * * * - - - - - - | - * - * - - * - | <-- |klkcntdr:82|d5
LC64 -> - * * * - * * - - - - - - | - * - * - - * - | <-- |klkcntdr:82|d6
LC50 -> - * * * * * - - - - - - - | - - - * - - * * | <-- |klkcntdr:82|rammemo
LC59 -> - - - - - - - - - * - - - | - - - * - - - - | <-- TXTBLK0
LC56 -> - - - - - - - - - * * * * | - - - * - - - - | <-- TXTNR0
LC53 -> - - - - - - - - - * * * * | - - - * - - - - | <-- TXTNR1
LC51 -> - - - - - - - - - * - * * | - - - * - - - - | <-- TXTNR2
LC49 -> - - - - - - - - - * - - * | - - - * - - - - | <-- TXTNR3

Pin
2    -> - - - - - - - - * - - - - | - - - * - - - - | <-- A0
83   -> - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
71   -> - * * * * * - - - - - - - | - - - * - - * * | <-- FIELD2
1    -> - - - - - - - - - - - - - | - - - - - - - * | <-- MRES
84   -> - - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
77   -> - * * * - * - - - - - - - | * * - * - - * - | <-- SYSSEL
33   -> - - - - - - - * - - - - - | - - - * - - - - | <-- S0
LC124-> - - - - - - - * - * * * * | * - - * - - - - | <-- |hdecodwb:69.upint
LC8  -> * - - - - - - - - - - - - | * * * * - - - * | <-- H0
LC6  -> * - - - - - - - - - - - - | * * * * - - - * | <-- H1
LC5  -> * - - - - - - - - - - - - | * * * * - - - * | <-- H2
LC3  -> * - - - - - - - - - - - - | * * * * - - - * | <-- H3
LC16 -> * - - - - - - - - - - - - | * * * * - - - * | <-- H4
LC25 -> * - - - - - - - - - - - - | * * * * - - - * | <-- H6
LC24 -> * - - - - - - - - - - - - | * * * * - - - * | <-- H7
LC21 -> * - - - - - - - - - - - - | * * * * - - - * | <-- H8
LC19 -> * - - - - - - - - - - - - | * * * * - - - * | <-- H9
LC17 -> * - - - - - - - - - - - - | * * * * - - - * | <-- H10
LC121-> - * * * * * * - - - - - - | - * - * - - * * | <-- |klkcntdr:82|d2
LC106-> - * * * * * * - - - - - - | - * - * - - * - | <-- |klkcntdr:82|d4
LC11 -> * - - - - - - - - - - - - | * * * * - - - * | <-- NOTH5
LC105-> - - - - - - * - - - - - - | - - - * - - - - | <-- RAMRST
LC12 -> - - - - - - - - * * - - - | - - - * - - - - | <-- |3dffs:22.s1b


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               c:\max2work\8633\v63dr\d1v63drb.rpt
d1v63drb

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                         Logic cells placed in LAB 'E'
        +------------------------------- LC80 ABU7
        | +----------------------------- LC77 ABU8
        | | +--------------------------- LC75 ABU9
        | | | +------------------------- LC73 ABU10
        | | | | +----------------------- LC72 ABU11
        | | | | | +--------------------- LC69 ABU12
        | | | | | | +------------------- LC67 ABU13
        | | | | | | | +----------------- LC65 ABU14
        | | | | | | | | +--------------- LC66 |ramdrw:81|ramtekst3
        | | | | | | | | | +------------- LC68 |ramdrw:81|ramtekst4
        | | | | | | | | | | +----------- LC70 |ramdrw:81|ramtekst5
        | | | | | | | | | | | +--------- LC74 |ramdrw:81|ramtekst6
        | | | | | | | | | | | | +------- LC79 |ramdrw:81|ramtekst7
        | | | | | | | | | | | | | +----- LC78 |ramdrw:81|ramtekst8
        | | | | | | | | | | | | | | +--- LC71 |ramdrw:81|ramtekst9
        | | | | | | | | | | | | | | | +- LC76 |ramdrw:81|ramtekst10
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'E':
LC66 -> - - - - - - - - * * * * * * * * | - - - - * * - - | <-- |ramdrw:81|ramtekst3
LC68 -> - - - - - - - - - * * * * * * * | - - - - * * - - | <-- |ramdrw:81|ramtekst4
LC70 -> - - - - - - - - - - * * * * * * | - - - - * * - - | <-- |ramdrw:81|ramtekst5
LC74 -> - - - - - - - - - - - * * * * * | - - - - * * - - | <-- |ramdrw:81|ramtekst6
LC79 -> * - - - - - - - - - - - * * * * | - - - - * - - - | <-- |ramdrw:81|ramtekst7
LC78 -> - * - - - - - - - - - - - * * * | - - - - * - - - | <-- |ramdrw:81|ramtekst8
LC71 -> - - * - - - - - - - - - - - * * | - - - - * - - - | <-- |ramdrw:81|ramtekst9
LC76 -> - - - * - - - - - - - - - - - * | - - - - * - - - | <-- |ramdrw:81|ramtekst10

Pin
2    -> - - - - - - - - - - - - - - - - | - - - * - - - - | <-- A0
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
1    -> - - - - - - - - - - - - - - - - | - - - - - - - * | <-- MRES
84   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
LC4  -> - - - - - - - * - - - - - - - - | - - - - * - - - | <-- |hdecodwb:69.frameb
LC7  -> - - - - - - - * - - - - - - - - | - - - - * - - - | <-- |hdecodwb:69.framea
LC61 -> - - - - - - - - * * * * * * * * | * * * - * - - - | <-- HLOAD1
LC22 -> - - - - - - - * - - - - - - - - | - * - - * - - - | <-- |klkcntdr:82.klik1
LC89 -> * - - - - - - - - - - - - - - - | - - - - * * - - | <-- |ramdrw:81|hsound7
LC90 -> - * - - - - - - - - - - - - - - | - - - - * * - - | <-- |ramdrw:81|hsound8
LC95 -> - - * - - - - - - - - - - - - - | - - - - * * - - | <-- |ramdrw:81|hsound9
LC81 -> - - - * - - - - - - - - - - - - | - - - - * * - - | <-- |ramdrw:81|hsound10
LC84 -> - - - - * - - - - - - - - - - - | - - - - * * - - | <-- |ramdrw:81|hsound11
LC87 -> - - - - - * - - - - - - - - - - | - - - - * * - - | <-- |ramdrw:81|hsound12
LC96 -> - - - - - - * - - - - - - - - - | - - - - * * - - | <-- |ramdrw:81|hsound13
LC109-> - - - - - - - - * - - - - - - - | - - - - * - * - | <-- |ramdrw:81|offset3
LC110-> - - - - - - - - - * - - - - - - | - - - - * - * - | <-- |ramdrw:81|offset4
LC100-> - - - - - - - - - - * - - - - - | - - - - * - * - | <-- |ramdrw:81|offset5
LC112-> - - - - - - - - - - - * - - - - | - - - - * - * - | <-- |ramdrw:81|offset6
LC97 -> - - - - - - - - - - - - * - - - | - - - - * - * - | <-- |ramdrw:81|offset7
LC101-> - - - - - - - - - - - - - * - - | - - - - * - * - | <-- |ramdrw:81|offset8
LC104-> - - - - - - - - - - - - - - * - | - - - - * - * - | <-- |ramdrw:81|offset9
LC107-> - - - - - - - - - - - - - - - * | - - - - * - * - | <-- |ramdrw:81|offset10
LC1  -> - - - - - - - - * * * * * * * * | * - - - * * - - | <-- |ramdrw:81|ramtekst0
LC13 -> - - - - - - - - * * * * * * * * | * - - - * * - - | <-- |ramdrw:81|ramtekst1
LC15 -> - - - - - - - - * * * * * * * * | * - - - * * - - | <-- |ramdrw:81|ramtekst2
LC48 -> * * * * * * * * * * * * * * * * | * - - - * * - - | <-- WINDOW


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               c:\max2work\8633\v63dr\d1v63drb.rpt
d1v63drb

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                         Logic cells placed in LAB 'F'
        +------------------------------- LC94 ABU0
        | +----------------------------- LC93 ABU1
        | | +--------------------------- LC91 ABU2
        | | | +------------------------- LC88 ABU3
        | | | | +----------------------- LC86 ABU4
        | | | | | +--------------------- LC85 ABU5
        | | | | | | +------------------- LC83 ABU6
        | | | | | | | +----------------- LC82 |ramdrw:81|hsound5
        | | | | | | | | +--------------- LC92 |ramdrw:81|hsound6
        | | | | | | | | | +------------- LC89 |ramdrw:81|hsound7
        | | | | | | | | | | +----------- LC90 |ramdrw:81|hsound8
        | | | | | | | | | | | +--------- LC95 |ramdrw:81|hsound9
        | | | | | | | | | | | | +------- LC81 |ramdrw:81|hsound10
        | | | | | | | | | | | | | +----- LC84 |ramdrw:81|hsound11
        | | | | | | | | | | | | | | +--- LC87 |ramdrw:81|hsound12
        | | | | | | | | | | | | | | | +- LC96 |ramdrw:81|hsound13
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'F':
LC82 -> - - - - - * - * * * * * * * * * | - - - - - * - - | <-- |ramdrw:81|hsound5
LC92 -> - - - - - - * - * * * * * * * * | - - - - - * - - | <-- |ramdrw:81|hsound6
LC89 -> - - - - - - - - - * * * * * * * | - - - - * * - - | <-- |ramdrw:81|hsound7
LC90 -> - - - - - - - - - - * * * * * * | - - - - * * - - | <-- |ramdrw:81|hsound8
LC95 -> - - - - - - - - - - * * * * * * | - - - - * * - - | <-- |ramdrw:81|hsound9
LC81 -> - - - - - - - - - - * - * * * * | - - - - * * - - | <-- |ramdrw:81|hsound10
LC84 -> - - - - - - - - - - * - * * * * | - - - - * * - - | <-- |ramdrw:81|hsound11
LC87 -> - - - - - - - - - - * - * * * * | - - - - * * - - | <-- |ramdrw:81|hsound12
LC96 -> - - - - - - - - - - * - * * - * | - - - - * * - - | <-- |ramdrw:81|hsound13

Pin
2    -> - - - - - - - - - - - - - - - - | - - - * - - - - | <-- A0
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
1    -> - - - - - - - - - - - - - - - - | - - - - - - - * | <-- MRES
84   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
LC42 -> - - - - - - - * * * * * * * * * | - - - - - * - * | <-- |hdecodwb:69.count
LC26 -> - - - - - - - * * * * * * * * * | - - - - - * - * | <-- |hdecodwb:69.ramadj
LC115-> - - - - - - - - - - - * - - - - | - - - - - * - - | <-- |ramdrw:81|adjust1
LC122-> * - - - - - - * * * * * * * * * | - - - - - * - * | <-- |ramdrw:81|hsound0
LC113-> - * - - - - - * * * * * * * * * | - - - - - * - * | <-- |ramdrw:81|hsound1
LC116-> - - * - - - - * * * * * * * * * | - - - - - * - * | <-- |ramdrw:81|hsound2
LC123-> - - - * - - - * * * * * * * * * | - - - - - * - * | <-- |ramdrw:81|hsound3
LC127-> - - - - * - - * * * * * * * * * | - - - - - * - - | <-- |ramdrw:81|hsound4
LC1  -> * - - - - - - - - - - - - - - - | * - - - * * - - | <-- |ramdrw:81|ramtekst0
LC13 -> - * - - - - - - - - - - - - - - | * - - - * * - - | <-- |ramdrw:81|ramtekst1
LC15 -> - - * - - - - - - - - - - - - - | * - - - * * - - | <-- |ramdrw:81|ramtekst2
LC66 -> - - - * - - - - - - - - - - - - | - - - - * * - - | <-- |ramdrw:81|ramtekst3
LC68 -> - - - - * - - - - - - - - - - - | - - - - * * - - | <-- |ramdrw:81|ramtekst4
LC70 -> - - - - - * - - - - - - - - - - | - - - - * * - - | <-- |ramdrw:81|ramtekst5
LC74 -> - - - - - - * - - - - - - - - - | - - - - * * - - | <-- |ramdrw:81|ramtekst6
LC48 -> * * * * * * * - - - - - - - - - | * - - - * * - - | <-- WINDOW


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               c:\max2work\8633\v63dr\d1v63drb.rpt
d1v63drb

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'G':

                                         Logic cells placed in LAB 'G'
        +------------------------------- LC106 |klkcntdr:82|d4
        | +----------------------------- LC102 |lcntwdr:80|hclr
        | | +--------------------------- LC111 |ramdrw:81|offset0
        | | | +------------------------- LC103 |ramdrw:81|offset1
        | | | | +----------------------- LC108 |ramdrw:81|offset2
        | | | | | +--------------------- LC109 |ramdrw:81|offset3
        | | | | | | +------------------- LC110 |ramdrw:81|offset4
        | | | | | | | +----------------- LC100 |ramdrw:81|offset5
        | | | | | | | | +--------------- LC112 |ramdrw:81|offset6
        | | | | | | | | | +------------- LC97 |ramdrw:81|offset7
        | | | | | | | | | | +----------- LC101 |ramdrw:81|offset8
        | | | | | | | | | | | +--------- LC104 |ramdrw:81|offset9
        | | | | | | | | | | | | +------- LC107 |ramdrw:81|offset10
        | | | | | | | | | | | | | +----- LC98 |ramdrw:81|rst
        | | | | | | | | | | | | | | +--- LC99 |ramdrw:81|updown
        | | | | | | | | | | | | | | | +- LC105 RAMRST
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'G'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'G':
LC106-> * - - - - - - - - - - - - - - - | - * - * - - * - | <-- |klkcntdr:82|d4
LC111-> - - * * - - * * * - - * - * * * | * - - - - - * - | <-- |ramdrw:81|offset0
LC103-> - - - * - - * * * - - * - * * * | * - - - - - * - | <-- |ramdrw:81|offset1
LC108-> - - - * * - * * * - - * - * * * | * - - - - - * - | <-- |ramdrw:81|offset2
LC109-> - - - * - * * * * * * * * * * * | - - - - * - * - | <-- |ramdrw:81|offset3
LC110-> - - - * - - * * * * * * * * * * | - - - - * - * - | <-- |ramdrw:81|offset4
LC100-> - - - * - - * * * * * * * * * * | - - - - * - * - | <-- |ramdrw:81|offset5
LC112-> - - - * - - * * * * * * * * * * | - - - - * - * - | <-- |ramdrw:81|offset6
LC97 -> - - - * - - * * * * * * * * * * | - - - - * - * - | <-- |ramdrw:81|offset7
LC101-> - - - * - - * * * - * * * * * * | - - - - * - * - | <-- |ramdrw:81|offset8
LC104-> - - - * - - * * * - - * * * * * | - - - - * - * - | <-- |ramdrw:81|offset9
LC107-> - - - * - - * * * - - * * * * * | - - - - * - * - | <-- |ramdrw:81|offset10
LC98 -> - - - - - - - - - - - - - - * - | - - - - - - * - | <-- |ramdrw:81|rst
LC99 -> - - - * - - * * * * * * * - * * | - - - - - - * - | <-- |ramdrw:81|updown

Pin
2    -> - - - - - - - - - - - - - - - - | - - - * - - - - | <-- A0
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
71   -> * - - - - - - - - - - - - - - - | - - - * - - * * | <-- FIELD2
1    -> - - - - - - - - - - - - - - - - | - - - - - - - * | <-- MRES
84   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
81   -> - * - - - - - - - - - - - - - - | - - - - - - * - | <-- SYS_H
77   -> * - - - - - - - - - - - - - - - | * * - * - - * - | <-- SYSSEL
80   -> - - - - - - - - - - - - - * - - | - - * - - - * - | <-- 16X9
LC63 -> * - - - - - - - - - - - - - - - | - * - * - - * * | <-- |klkcntdr:82|d0
LC58 -> * - - - - - - - - - - - - - - - | - * - * - - * * | <-- |klkcntdr:82|d1
LC121-> * - - - - - - - - - - - - - - - | - * - * - - * * | <-- |klkcntdr:82|d2
LC62 -> * - - - - - - - - - - - - - - - | - * - * - - * - | <-- |klkcntdr:82|d3
LC60 -> * - - - - - - - - - - - - - - - | - * - * - - * - | <-- |klkcntdr:82|d5
LC64 -> * - - - - - - - - - - - - - - - | - * - * - - * - | <-- |klkcntdr:82|d6
LC50 -> * - - - - - - - - - - - - - - - | - - - * - - * * | <-- |klkcntdr:82|rammemo
LC44 -> - - * * * * * * * * * * * * * * | - - * - - - * - | <-- |3dffs:35.s0b


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               c:\max2work\8633\v63dr\d1v63drb.rpt
d1v63drb

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'H':

                                       Logic cells placed in LAB 'H'
        +----------------------------- LC119 |hdecodwb:69|frameareset
        | +--------------------------- LC117 |hdecodwb:69|framereset
        | | +------------------------- LC114 |hdecodwb:69|hsync
        | | | +----------------------- LC118 |hdecodwb:69.hint
        | | | | +--------------------- LC124 |hdecodwb:69.upint
        | | | | | +------------------- LC125 HINT
        | | | | | | +----------------- LC121 |klkcntdr:82|d2
        | | | | | | | +--------------- LC115 |ramdrw:81|adjust1
        | | | | | | | | +------------- LC122 |ramdrw:81|hsound0
        | | | | | | | | | +----------- LC113 |ramdrw:81|hsound1
        | | | | | | | | | | +--------- LC116 |ramdrw:81|hsound2
        | | | | | | | | | | | +------- LC123 |ramdrw:81|hsound3
        | | | | | | | | | | | | +----- LC127 |ramdrw:81|hsound4
        | | | | | | | | | | | | | +--- LC128 |resetgen:45|d0
        | | | | | | | | | | | | | | +- LC126 |resetgen:45|d1
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'H'
LC      | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'H':
LC118-> - - - - - * - - - - - - - * * | - - - - - - - * | <-- |hdecodwb:69.hint
LC121-> - - - - - - * - - - - - - - - | - * - * - - * * | <-- |klkcntdr:82|d2
LC122-> - - - - - - - - * * * * * - - | - - - - - * - * | <-- |ramdrw:81|hsound0
LC113-> - - - - - - - - - * * * * - - | - - - - - * - * | <-- |ramdrw:81|hsound1
LC116-> - - - - - - - - - - * * * - - | - - - - - * - * | <-- |ramdrw:81|hsound2
LC123-> - - - - - - - - - - - * * - - | - - - - - * - * | <-- |ramdrw:81|hsound3
LC128-> - - - - - * - - - - - - - * * | - - - - - - - * | <-- |resetgen:45|d0
LC126-> - - - - - * - - - - - - - * * | - - - - - - - * | <-- |resetgen:45|d1

Pin
2    -> - - - - - - - - - - - - - - - | - - - * - - - - | <-- A0
83   -> - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
71   -> - - - - - - * - - - - - - - - | - - - * - - * * | <-- FIELD2
1    -> - - - - - * - - - - - - - * * | - - - - - - - * | <-- MRES
84   -> - - - - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
LC42 -> - - - - - - - - * * * * * - - | - - - - - * - * | <-- |hdecodwb:69.count
LC26 -> - - - - - - - * * * * * * - - | - - - - - * - * | <-- |hdecodwb:69.ramadj
LC8  -> * * * * * - - - - - - - - - - | * * * * - - - * | <-- H0
LC6  -> * * * * * - - - - - - - - - - | * * * * - - - * | <-- H1
LC5  -> * * * * * - - - - - - - - - - | * * * * - - - * | <-- H2
LC3  -> * * * * * - - - - - - - - - - | * * * * - - - * | <-- H3
LC16 -> * * * * * - - - - - - - - - - | * * * * - - - * | <-- H4
LC25 -> * * * * * - - - - - - - - - - | * * * * - - - * | <-- H6
LC24 -> * * * * * - - - - - - - - - - | * * * * - - - * | <-- H7
LC21 -> * * * * * - - - - - - - - - - | * * * * - - - * | <-- H8
LC19 -> * * * * * - - - - - - - - - - | * * * * - - - * | <-- H9
LC17 -> * * * * * - - - - - - - - - - | * * * * - - - * | <-- H10
LC63 -> - - - - - - * - - - - - - - - | - * - * - - * * | <-- |klkcntdr:82|d0
LC58 -> - - - - - - * - - - - - - - - | - * - * - - * * | <-- |klkcntdr:82|d1
LC50 -> - - - - - - * - - - - - - - - | - - - * - - * * | <-- |klkcntdr:82|rammemo
LC11 -> * * * * * - - - - - - - - - - | * * * * - - - * | <-- NOTH5


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               c:\max2work\8633\v63dr\d1v63drb.rpt
d1v63drb

** EQUATIONS **

ADJUST   : INPUT;
A0       : INPUT;
BBCKLIK  : INPUT;
CLK      : INPUT;
D0       : INPUT;
D1       : INPUT;
D2       : INPUT;
D3       : INPUT;
D4       : INPUT;
D5       : INPUT;
D6       : INPUT;
D7       : INPUT;
D8       : INPUT;
D9       : INPUT;
D10      : INPUT;
FIELD2   : INPUT;
KLIK     : INPUT;
MOVEBIT  : INPUT;
MRES     : INPUT;
PAGE1    : INPUT;
SOUND    : INPUT;
SYS_H    : INPUT;
SYSSEL   : INPUT;
S0       : INPUT;
S1       : INPUT;
3OR4     : INPUT;
16X9     : INPUT;

-- Node name is 'ABU0' 
-- Equation name is 'ABU0', location is LC094, type is output.
ABU0     = TRI(_LC094, GLOBAL(!PAGE1));
_LC094   = LCELL( _EQ001 $  GND);
  _EQ001 =  _LC001 &  WINDOW
         #  _LC122 & !WINDOW;

-- Node name is 'ABU1' 
-- Equation name is 'ABU1', location is LC093, type is output.
ABU1     = TRI(_LC093, GLOBAL(!PAGE1));
_LC093   = LCELL( _EQ002 $  GND);
  _EQ002 =  _LC013 &  WINDOW
         #  _LC113 & !WINDOW;

-- Node name is 'ABU2' 
-- Equation name is 'ABU2', location is LC091, type is output.
ABU2     = TRI(_LC091, GLOBAL(!PAGE1));
_LC091   = LCELL( _EQ003 $  GND);
  _EQ003 =  _LC015 &  WINDOW
         #  _LC116 & !WINDOW;

-- Node name is 'ABU3' 
-- Equation name is 'ABU3', location is LC088, type is output.
ABU3     = TRI(_LC088, GLOBAL(!PAGE1));
_LC088   = LCELL( _EQ004 $  GND);
  _EQ004 =  _LC066 &  WINDOW
         #  _LC123 & !WINDOW;

-- Node name is 'ABU4' 
-- Equation name is 'ABU4', location is LC086, type is output.
ABU4     = TRI(_LC086, GLOBAL(!PAGE1));
_LC086   = LCELL( _EQ005 $  GND);
  _EQ005 =  _LC068 &  WINDOW
         #  _LC127 & !WINDOW;

-- Node name is 'ABU5' 
-- Equation name is 'ABU5', location is LC085, type is output.
ABU5     = TRI(_LC085, GLOBAL(!PAGE1));
_LC085   = LCELL( _EQ006 $  GND);
  _EQ006 =  _LC070 &  WINDOW
         #  _LC082 & !WINDOW;

-- Node name is 'ABU6' 
-- Equation name is 'ABU6', location is LC083, type is output.
ABU6     = TRI(_LC083, GLOBAL(!PAGE1));
_LC083   = LCELL( _EQ007 $  GND);
  _EQ007 =  _LC074 &  WINDOW
         #  _LC092 & !WINDOW;

-- Node name is 'ABU7' 
-- Equation name is 'ABU7', location is LC080, type is output.
ABU7     = TRI(_LC080, GLOBAL(!PAGE1));
_LC080   = LCELL( _EQ008 $  GND);
  _EQ008 =  _LC079 &  WINDOW
         #  _LC089 & !WINDOW;

-- Node name is 'ABU8' 
-- Equation name is 'ABU8', location is LC077, type is output.
ABU8     = TRI(_LC077, GLOBAL(!PAGE1));
_LC077   = LCELL( _EQ009 $  GND);
  _EQ009 =  _LC078 &  WINDOW
         #  _LC090 & !WINDOW;

-- Node name is 'ABU9' 
-- Equation name is 'ABU9', location is LC075, type is output.
ABU9     = TRI(_LC075, GLOBAL(!PAGE1));
_LC075   = LCELL( _EQ010 $  GND);
  _EQ010 =  _LC071 &  WINDOW
         #  _LC095 & !WINDOW;

-- Node name is 'ABU10' 
-- Equation name is 'ABU10', location is LC073, type is output.
ABU10    = TRI(_LC073, GLOBAL(!PAGE1));
_LC073   = LCELL( _EQ011 $  GND);
  _EQ011 =  _LC076 &  WINDOW
         #  _LC081 & !WINDOW;

-- Node name is 'ABU11' 
-- Equation name is 'ABU11', location is LC072, type is output.
ABU11    = TRI(_LC072, GLOBAL(!PAGE1));
_LC072   = LCELL( _EQ012 $  VCC);
  _EQ012 = !_LC084 & !WINDOW;

-- Node name is 'ABU12' 
-- Equation name is 'ABU12', location is LC069, type is output.
ABU12    = TRI(_LC069, GLOBAL(!PAGE1));
_LC069   = LCELL( _EQ013 $  VCC);
  _EQ013 = !_LC087 & !WINDOW;

-- Node name is 'ABU13' 
-- Equation name is 'ABU13', location is LC067, type is output.
ABU13    = TRI(_LC067, GLOBAL(!PAGE1));
_LC067   = LCELL( _EQ014 $  VCC);
  _EQ014 = !_LC096 & !WINDOW;

-- Node name is 'ABU14' 
-- Equation name is 'ABU14', location is LC065, type is output.
ABU14    = TRI(_LC065, GLOBAL(!PAGE1));
_LC065   = LCELL( _EQ015 $  GND);
  _EQ015 =  _LC004 &  _LC022 & !WINDOW
         #  _LC007 &  _LC022 & !WINDOW;

-- Node name is 'ADDEN' = '|hdecodwb:69.addenable' from file "hdecodwb.tdf" line 13, column 2
-- Equation name is 'ADDEN', type is output 
 ADDEN   = DFFE( GND $  VCC, GLOBAL( CLK), !_EQ016,  VCC,  _EQ017);
  _EQ016 =  H0 & !H1 & !H3 & !H7 & !H8 &  H9 &  H10 &  _X001 &  _X002 & 
              _X003 &  _X004 &  _X005 &  _X006 &  _X007;
  _X001  = EXP( H2 & !H4);
  _X002  = EXP(!H2 & !3OR4BUF);
  _X003  = EXP( H2 &  H6);
  _X004  = EXP( H4 &  3OR4BUF);
  _X005  = EXP(!NOTH5 &  3OR4BUF);
  _X006  = EXP( H2 &  NOTH5);
  _X007  = EXP(!H6 &  3OR4BUF);
  _EQ017 =  H0 &  H1 & !H2 &  H3 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 & 
              _LC030 &  NOTH5;

-- Node name is 'CHECKSUM' = '|hdecodwb:69.checksum' from file "hdecodwb.tdf" line 11, column 8
-- Equation name is 'CHECKSUM', type is output 
 CHECKSUM = DFFE( _EQ018 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ018 = !H0 &  H1 &  H2 &  H3 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & 
              _LC030 & !NOTH5 &  3OR4BUF
         # !H0 &  H1 & !H2 & !H3 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & 
              _LC030 & !NOTH5 & !3OR4BUF;

-- Node name is 'HINT' 
-- Equation name is 'HINT', location is LC125, type is output.
 HINT    = LCELL( _EQ019 $  GND);
  _EQ019 =  _LC118 &  _LC126 &  _LC128 &  MRES;

-- Node name is 'HLOAD1' = '|hdecodwb:69.hload1' from file "hdecodwb.tdf" line 11, column 23
-- Equation name is 'HLOAD1', type is output 
 HLOAD1  = DFFE( _EQ020 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ020 =  H0 &  H1 &  H2 &  H3 & !H4 &  H6 &  H7 &  H8 & !H9 &  H10 & 
              NOTH5;

-- Node name is 'H0' = '|lcntwdr:80.h0' from file "lcntwdr.tdf" line 9, column 3
-- Equation name is 'H0', type is output 
 H0      = DFFE( _EQ021 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ021 =  H0 & !_LC102
         # !D0 &  _LC102;

-- Node name is 'H1' = '|lcntwdr:80.h1' from file "lcntwdr.tdf" line 9, column 3
-- Equation name is 'H1', type is output 
 H1      = DFFE( _EQ022 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ022 =  H0 &  H1 & !_LC102
         # !H0 & !H1 & !_LC102
         # !D1 &  _LC102;

-- Node name is 'H2' = '|lcntwdr:80.h2' from file "lcntwdr.tdf" line 9, column 3
-- Equation name is 'H2', type is output 
 H2      = DFFE( _EQ023 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ023 =  H0 &  H1 & !H3 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC102 & 
              NOTH5 &  SYSSEL
         #  D2 &  H2 & !H3 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 &  NOTH5 & 
              SYSSEL
         #  H0 &  H1 & !H2 & !_LC102
         #  H2 & !_LC102 &  _X008
         #  D2 &  _LC102;
  _X008  = EXP( H0 &  H1);

-- Node name is 'H3' = '|lcntwdr:80.h3' from file "lcntwdr.tdf" line 9, column 3
-- Equation name is 'H3', type is output 
 H3      = DFFE( _EQ024 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ024 = !H3 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC102 &  NOTH5 & 
              SYSSEL
         #  H0 &  H1 &  H2 &  H3 & !_LC102
         # !H3 & !_LC102 &  _X009
         # !D3 &  _LC102;
  _X009  = EXP( H0 &  H1 &  H2);

-- Node name is 'H4' = '|lcntwdr:80.h4' from file "lcntwdr.tdf" line 9, column 3
-- Equation name is 'H4', type is output 
 H4      = TFFE( _EQ025, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ025 =  H0 &  H1 &  H2 & !H3 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & 
             !_LC102 &  NOTH5 &  SYSSEL
         #  H0 &  H1 &  H2 &  H3 & !_LC102
         #  D4 & !H4 &  _LC102
         # !D4 &  H4 &  _LC102;

-- Node name is 'H5' = '|lcntwdr~80.h5~1' from file "lcntwdr.tdf" line 9, column 3
-- Equation name is 'H5', type is output 
 H5      = DFFE( _EQ026 $ !NOTH5, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ026 =  H0 &  H1 &  H2 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC102 & 
              NOTH5 &  SYSSEL
         #  H0 &  H1 &  H2 &  H3 &  H4 & !_LC102
         #  D5 &  _LC102 &  NOTH5
         # !D5 &  _LC102 & !NOTH5;

-- Node name is 'H6' = '|lcntwdr:80.h6' from file "lcntwdr.tdf" line 9, column 3
-- Equation name is 'H6', type is output 
 H6      = DFFE( _EQ027 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ027 =  H0 &  H1 &  H2 &  H3 &  H4 &  H6 & !_LC102 & !NOTH5
         # !H6 &  H7 & !H8 &  H9 &  H10 & !_LC102
         # !H6 & !_LC102 &  _X010
         # !D6 &  _LC102;
  _X010  = EXP( H0 &  H1 &  H2 &  H3 &  H4 & !NOTH5);

-- Node name is 'H7' = '|lcntwdr:80.h7' from file "lcntwdr.tdf" line 9, column 3
-- Equation name is 'H7', type is output 
 H7      = TFFE( _EQ028, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ028 =  H0 &  H1 &  H2 &  H3 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & 
             !_LC102 & !NOTH5
         #  H0 &  H1 &  H2 &  H3 &  H4 &  H6 & !_LC102 & !NOTH5
         #  D7 & !H7 &  _LC102
         # !D7 &  H7 &  _LC102;

-- Node name is 'H8' = '|lcntwdr:80.h8' from file "lcntwdr.tdf" line 9, column 3
-- Equation name is 'H8', type is output 
 H8      = TFFE( _EQ029, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ029 =  H0 &  H1 &  H2 &  H3 &  H4 &  H6 &  H7 & !_LC102 & !NOTH5
         #  D8 & !H8 &  _LC102
         # !D8 &  H8 &  _LC102;

-- Node name is 'H9' = '|lcntwdr:80.h9' from file "lcntwdr.tdf" line 9, column 3
-- Equation name is 'H9', type is output 
 H9      = TFFE( _EQ030, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ030 =  H0 &  H1 &  H2 &  H3 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & 
             !_LC102 & !NOTH5
         #  H0 &  H1 &  H2 &  H3 &  H4 &  H6 &  H7 &  H8 & !_LC102 & !NOTH5
         #  D9 & !H9 &  _LC102
         # !D9 &  H9 &  _LC102;

-- Node name is 'H10' = '|lcntwdr:80.h10' from file "lcntwdr.tdf" line 9, column 3
-- Equation name is 'H10', type is output 
 H10     = TFFE( _EQ031, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ031 =  H0 &  H1 &  H2 &  H3 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & 
             !_LC102 & !NOTH5
         #  H0 &  H1 &  H2 &  H3 &  H4 &  H6 &  H7 &  H8 &  H9 & !_LC102 & 
             !NOTH5
         #  D10 & !H10 &  _LC102
         # !D10 &  H10 &  _LC102;

-- Node name is 'NOTH5' = '|lcntwdr:80.h5' from file "lcntwdr.tdf" line 9, column 3
-- Equation name is 'NOTH5', type is output 
NOTH5    = _LC011~NOT;
_LC011~NOT = TFFE( _EQ032, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ032 =  H0 &  H1 &  H2 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC102 & 
              NOTH5 &  SYSSEL
         #  H0 &  H1 &  H2 &  H3 &  H4 & !_LC102
         #  D5 &  _LC102 &  NOTH5
         # !D5 &  _LC102 & !NOTH5;

-- Node name is 'RAMDATA' = '|hdecodwb:69.rambit' from file "hdecodwb.tdf" line 13, column 18
-- Equation name is 'RAMDATA', type is output 
 RAMDATA = DFFE( GND $  VCC, GLOBAL( CLK), !_LC033,  VCC,  _EQ033);
  _EQ033 =  H0 & !H1 &  H2 & !H3 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 & 
              _LC030 &  NOTH5;

-- Node name is '|ramdrw:81|:61' = 'RAMRST' from file "ramdrw.tdf" line 19, column 9
-- Equation name is 'RAMRST', location is LC105, type is buried.
RAMRST   = DFFE( _EQ034 $  GND,  _LC044,  VCC,  VCC,  VCC);
  _EQ034 = !_LC097 &  _LC099 & !_LC100 &  _LC101 &  _LC103 &  _LC104 & 
             !_LC107 & !_LC108 &  _LC109 &  _LC110 & !_LC111 &  _LC112;

-- Node name is 'TEST' 
-- Equation name is 'TEST', location is LC029, type is output.
 TEST    = LCELL( _EQ035 $  GND);
  _EQ035 =  BBCKLIK & !KLIK &  _LC028
         # !BBCKLIK &  KLIK &  _LC022;

-- Node name is 'TXTBLK0' = '|3dffs:22.s2b' from file "3dffs.tdf" line 7, column 2
-- Equation name is 'TXTBLK0', type is output 
 TXTBLK0 = DFFE( S0 $  GND,  _LC124,  VCC,  VCC,  VCC);

-- Node name is 'TXTBLK1' 
-- Equation name is 'TXTBLK1', location is LC057, type is output.
 TXTBLK1 = LCELL( _EQ036 $  VCC);
  _EQ036 = !A0 & !_LC012;

-- Node name is 'TXTNR0' = '|txtadr3:78.txtnr0' from file "txtadr3.tdf" line 8, column 7
-- Equation name is 'TXTNR0', type is output 
 TXTNR0  = TFFE(!_EQ037,  _LC124,  VCC,  VCC,  VCC);
  _EQ037 = !_LC012 & !TXTBLK0 & !TXTNR0 & !TXTNR1 & !TXTNR2 & !TXTNR3;

-- Node name is 'TXTNR1' = '|txtadr3:78.txtnr1' from file "txtadr3.tdf" line 8, column 7
-- Equation name is 'TXTNR1', type is output 
 TXTNR1  = TFFE( TXTNR0,  _LC124,  VCC,  VCC,  VCC);

-- Node name is 'TXTNR2' = '|txtadr3:78.txtnr2' from file "txtadr3.tdf" line 8, column 7
-- Equation name is 'TXTNR2', type is output 
 TXTNR2  = TFFE( _EQ038,  _LC124,  VCC,  VCC,  VCC);
  _EQ038 =  TXTNR0 &  TXTNR1;

-- Node name is 'TXTNR3' = '|txtadr3:78.txtnr3' from file "txtadr3.tdf" line 8, column 7
-- Equation name is 'TXTNR3', type is output 
 TXTNR3  = TFFE( _EQ039,  _LC124,  VCC,  VCC,  VCC);
  _EQ039 =  TXTNR0 &  TXTNR1 &  TXTNR2;

-- Node name is 'WINDOW' = '|lcntwdr:80.window' from file "lcntwdr.tdf" line 10, column 2
-- Equation name is 'WINDOW', type is output 
 WINDOW  = DFFE( GND $  VCC, GLOBAL( CLK), !_LC043,  VCC,  _EQ040);
  _EQ040 = !H0 & !H1 & !H2 & !H4 & !H6 & !H8 &  H9 & !H10 &  _LC044 &  NOTH5 & 
              _X011 &  _X012 &  _X013 &  _X014;
  _X011  = EXP(!H3 &  16X9);
  _X012  = EXP(!H7 &  16X9);
  _X013  = EXP( H3 & !16X9);
  _X014  = EXP( H7 & !16X9);

-- Node name is '3OR4BUF' = '|3dffs:35.s2b' from file "3dffs.tdf" line 7, column 2
-- Equation name is '3OR4BUF', type is output 
 3OR4BUF = DFFE( 3OR4 $  GND,  HLOAD1,  VCC,  VCC,  VCC);

-- Node name is '|hdecodwb:69|:57' = '|hdecodwb:69.count' from file "hdecodwb.tdf" line 13, column 12
-- Equation name is '_LC042', type is buried 
_LC042   = DFFE( GND $  VCC, GLOBAL( CLK), !_EQ041,  VCC,  _EQ042);
  _EQ041 = !H0 &  H1 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !NOTH5 &  _X015 & 
              _X016 &  _X017 &  _X018;
  _X015  = EXP(!H2 &  3OR4BUF);
  _X016  = EXP(!H3 &  3OR4BUF);
  _X017  = EXP( H2 & !3OR4BUF);
  _X018  = EXP( H3 & !3OR4BUF);
  _EQ042 =  H0 & !H1 &  H2 &  H3 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 & 
              _LC030 &  NOTH5;

-- Node name is '|hdecodwb:69|:61' = '|hdecodwb:69.framea' from file "hdecodwb.tdf" line 14, column 10
-- Equation name is '_LC007', type is buried 
_LC007   = DFFE( GND $  VCC, GLOBAL( CLK), !_LC119,  VCC,  _EQ043);
  _EQ043 =  H0 & !H1 & !H6 & !H7 & !H8 &  H9 &  H10 &  _X019 &  _X020 & 
              _X021 &  _X022;
  _X019  = EXP( H2 &  H4);
  _X020  = EXP( H3 & !NOTH5);
  _X021  = EXP(!H2 & !H4);
  _X022  = EXP(!H3 &  NOTH5);

-- Node name is '|hdecodwb:69|frameareset' from file "hdecodwb.tdf" line 12, column 14
-- Equation name is '_LC119', type is buried 
_LC119   = DFFE( _EQ044 $  _EQ045, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ044 = !H0 &  H2 &  H3 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !NOTH5 & 
              _X023 &  _X024 &  _X025 &  _X026 &  _X027 &  _X028
         # !H0 &  H1 &  H2 & !H3 & !H6 & !H7 & !H8 &  H9 &  H10 & !NOTH5 & 
              _X023 &  _X024 &  _X025 &  _X026 &  _X027 &  _X028
         # !H0 &  H1 & !H2 &  H3 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 & 
              _X023 &  _X024 &  _X025 &  _X026 &  _X027 &  _X028
         # !H0 &  H1 & !H2 & !H3 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & 
              _X023 &  _X024 &  _X025 &  _X026 &  _X027 &  _X028;
  _X023  = EXP(!H1 & !H2 &  H3 &  H4);
  _X024  = EXP(!H1 &  H2 & !H3 &  NOTH5);
  _X025  = EXP(!H1 & !H2 & !H3 & !NOTH5);
  _X026  = EXP( H1 &  H3 &  NOTH5);
  _X027  = EXP(!H1 &  H2 & !H4);
  _X028  = EXP(!H4 &  NOTH5);
  _EQ045 = !H0 & !H6 & !H7 & !H8 &  H9 &  H10 &  _X023 &  _X024 &  _X025 & 
              _X026 &  _X027 &  _X028;
  _X023  = EXP(!H1 & !H2 &  H3 &  H4);
  _X024  = EXP(!H1 &  H2 & !H3 &  NOTH5);
  _X025  = EXP(!H1 & !H2 & !H3 & !NOTH5);
  _X026  = EXP( H1 &  H3 &  NOTH5);
  _X027  = EXP(!H1 &  H2 & !H4);
  _X028  = EXP(!H4 &  NOTH5);

-- Node name is '|hdecodwb:69|:60' = '|hdecodwb:69.frameb' from file "hdecodwb.tdf" line 14, column 2
-- Equation name is '_LC004', type is buried 
_LC004   = DFFE( GND $  VCC, GLOBAL( CLK), !_LC117,  VCC,  _EQ046);
  _EQ046 = !H0 & !H1 & !H6 & !H7 & !H8 &  H9 &  H10 &  _X001 &  _X029 & 
              _X030 &  _X031 &  _X032 &  _X033;
  _X001  = EXP( H2 & !H4);
  _X029  = EXP( H2 &  H3 & !NOTH5);
  _X030  = EXP(!H2 &  H4 & !NOTH5);
  _X031  = EXP( H2 & !H3 &  NOTH5);
  _X032  = EXP(!H2 &  H3 &  NOTH5);
  _X033  = EXP(!H3 & !H4);

-- Node name is '|hdecodwb:69|framereset' from file "hdecodwb.tdf" line 12, column 2
-- Equation name is '_LC117', type is buried 
_LC117   = DFFE( _EQ047 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ047 =  _X034 &  _X035 &  _X036 &  _X037 &  _X038 &  _X039 &  _X040 & 
              _X041;
  _X034  = EXP( H0 &  H1 &  H2 & !H3 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & 
             !NOTH5);
  _X035  = EXP(!H0 &  H1 &  H2 &  H3 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & 
             !NOTH5);
  _X036  = EXP( H0 &  H1 &  H2 &  H3 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & 
              NOTH5);
  _X037  = EXP( H0 &  H1 & !H2 &  H3 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 & 
             !NOTH5);
  _X038  = EXP(!H0 &  H1 & !H2 & !H3 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & 
             !NOTH5);
  _X039  = EXP(!H0 &  H1 &  H2 & !H3 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 & 
             !NOTH5);
  _X040  = EXP(!H0 &  H1 & !H2 &  H3 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & 
              NOTH5);
  _X041  = EXP( H0 &  H1 & !H2 & !H3 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & 
              NOTH5);

-- Node name is '|hdecodwb:69|:54' = '|hdecodwb:69.hint' from file "hdecodwb.tdf" line 13, column 26
-- Equation name is '_LC118', type is buried 
_LC118   = DFFE( GND $  VCC, GLOBAL( CLK), !_EQ048,  VCC,  _EQ049);
  _EQ048 =  H0 &  H1 &  H2 &  H3 & !H4 &  H6 & !H7 &  H8 & !H9 &  H10 & 
             !NOTH5;
  _EQ049 =  H0 & !H1 &  H2 &  H3 & !H4 &  H6 &  H7 &  H8 & !H9 &  H10 & 
              NOTH5;

-- Node name is '|hdecodwb:69|hsync' from file "hdecodwb.tdf" line 11, column 2
-- Equation name is '_LC114', type is buried 
_LC114   = DFFE( _EQ050 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ050 =  H0 &  H1 &  H2 &  H3 &  H4 & !H6 &  H7 &  H8 & !H9 &  H10 & 
              NOTH5;

-- Node name is '|hdecodwb:69|pause' from file "hdecodwb.tdf" line 11, column 17
-- Equation name is '_LC033', type is buried 
_LC033   = DFFE( _EQ051 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ051 =  H0 & !H1 &  H2 &  H3 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & 
             !NOTH5 &  3OR4BUF
         #  H0 & !H1 & !H2 & !H3 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & 
             !NOTH5 & !3OR4BUF;

-- Node name is '|hdecodwb:69|:59' = '|hdecodwb:69.ramadj' from file "hdecodwb.tdf" line 13, column 31
-- Equation name is '_LC026', type is buried 
_LC026   = DFFE( GND $  VCC, GLOBAL( CLK), !_LC114,  VCC,  _EQ052);
  _EQ052 = !ADJUST &  H0 & !H1 & !H2 & !H3 &  H4 & !H6 & !H7 & !H8 &  H9 & 
              H10 &  _LC030 &  NOTH5;

-- Node name is '|hdecodwb:69|:62' = '|hdecodwb:69.upint' from file "hdecodwb.tdf" line 12, column 26
-- Equation name is '_LC124', type is buried 
_LC124   = DFFE( _EQ053 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ053 = !H0 & !H1 & !H2 &  H3 &  H4 &  H6 &  H7 &  H8 & !H9 &  H10 & 
             !NOTH5;

-- Node name is '|klkcntdr:82|d0' from file "klkcntdr.tdf" line 8, column 3
-- Equation name is '_LC063', type is buried 
_LC063   = DFFE( _EQ054 $ !_LC050, !FIELD2,  VCC,  VCC,  VCC);
  _EQ054 = !_LC050 &  _LC058 & !_LC060 &  _LC062 &  _LC064 & !_LC106 & 
             !_LC121 & !SYSSEL
         # !_LC050 &  _LC063;

-- Node name is '|klkcntdr:82|d1' from file "klkcntdr.tdf" line 8, column 3
-- Equation name is '_LC058', type is buried 
_LC058   = DFFE( _EQ055 $  _EQ056, !FIELD2,  VCC,  VCC,  VCC);
  _EQ055 = !_LC050 & !_LC058 & !_LC060 &  _LC062 &  _LC063 &  _LC064 & 
              _LC106 & !_LC121 &  SYSSEL &  _X042
         # !_LC050 &  _LC058 & !_LC060 &  _LC062 & !_LC063 &  _LC064 & 
             !_LC106 & !_LC121 & !SYSSEL &  _X042
         # !_LC050 &  _LC058 &  _LC063 &  _X042;
  _X042  = EXP(!_LC058 & !_LC063);
  _EQ056 = !_LC050 &  _X042;
  _X042  = EXP(!_LC058 & !_LC063);

-- Node name is '|klkcntdr:82|d2' from file "klkcntdr.tdf" line 8, column 3
-- Equation name is '_LC121', type is buried 
_LC121   = DFFE( _EQ057 $ !_LC050, !FIELD2,  VCC,  VCC,  VCC);
  _EQ057 = !_LC050 &  _LC058 &  _LC063 &  _LC121
         # !_LC050 & !_LC058 & !_LC121
         # !_LC050 & !_LC063 & !_LC121;

-- Node name is '|klkcntdr:82|d3' from file "klkcntdr.tdf" line 8, column 3
-- Equation name is '_LC062', type is buried 
_LC062   = DFFE( _EQ058 $  _EQ059, !FIELD2,  VCC,  VCC,  VCC);
  _EQ058 = !_LC050 & !_LC058 & !_LC060 &  _LC062 &  _LC063 &  _LC064 & 
              _LC106 & !_LC121 &  SYSSEL &  _X043 &  _X044 &  _X045
         # !_LC050 &  _LC058 & !_LC060 &  _LC062 & !_LC063 &  _LC064 & 
             !_LC106 & !_LC121 & !SYSSEL &  _X043 &  _X044 &  _X045
         # !_LC050 &  _LC058 &  _LC062 &  _LC063 &  _LC121 &  _X043 &  _X044 & 
              _X045;
  _X043  = EXP(!_LC062 & !_LC121);
  _X044  = EXP(!_LC058 & !_LC062);
  _X045  = EXP(!_LC062 & !_LC063);
  _EQ059 = !_LC050 &  _X043 &  _X044 &  _X045;
  _X043  = EXP(!_LC062 & !_LC121);
  _X044  = EXP(!_LC058 & !_LC062);
  _X045  = EXP(!_LC062 & !_LC063);

-- Node name is '|klkcntdr:82|d4' from file "klkcntdr.tdf" line 8, column 3
-- Equation name is '_LC106', type is buried 
_LC106   = TFFE( _EQ060, !FIELD2,  VCC,  VCC,  VCC);
  _EQ060 = !_LC058 & !_LC060 &  _LC062 &  _LC063 &  _LC064 &  _LC106 & 
             !_LC121 &  SYSSEL
         # !_LC050 &  _LC058 &  _LC062 &  _LC063 & !_LC106 &  _LC121
         #  _LC058 &  _LC062 &  _LC063 &  _LC106 &  _LC121
         #  _LC050 &  _LC106;

-- Node name is '|klkcntdr:82|d5' from file "klkcntdr.tdf" line 8, column 3
-- Equation name is '_LC060', type is buried 
_LC060   = TFFE( _EQ061, !FIELD2,  VCC,  VCC,  VCC);
  _EQ061 = !_LC050 &  _LC058 & !_LC060 &  _LC062 &  _LC063 &  _LC106 & 
              _LC121
         #  _LC058 &  _LC060 &  _LC062 &  _LC063 &  _LC106 &  _LC121
         #  _LC050 &  _LC060;

-- Node name is '|klkcntdr:82|d6' from file "klkcntdr.tdf" line 8, column 3
-- Equation name is '_LC064', type is buried 
_LC064   = TFFE(!_EQ062, !FIELD2,  VCC,  VCC,  VCC);
  _EQ062 =  _X046 &  _X047 &  _X048 &  _X049 &  _X050;
  _X046  = EXP(!_LC058 & !_LC060 &  _LC062 &  _LC063 &  _LC064 &  _LC106 & 
             !_LC121 &  SYSSEL);
  _X047  = EXP(!_LC050 &  _LC058 &  _LC060 &  _LC062 &  _LC063 & !_LC064 & 
              _LC106 &  _LC121);
  _X048  = EXP( _LC058 & !_LC060 &  _LC062 & !_LC063 &  _LC064 & !_LC106 & 
             !_LC121 & !SYSSEL);
  _X049  = EXP( _LC058 &  _LC060 &  _LC062 &  _LC063 &  _LC064 &  _LC106 & 
              _LC121);
  _X050  = EXP( _LC050 &  _LC064);

-- Node name is '|klkcntdr:82|:36' = '|klkcntdr:82.klik1' from file "klkcntdr.tdf" line 9, column 2
-- Equation name is '_LC022', type is buried 
_LC022   = TFFE( _EQ063,  HLOAD1, !_EQ064,  VCC,  VCC);
  _EQ063 = !_LC022 & !_LC058 & !_LC060 &  _LC062 &  _LC063 & !_LC064 & 
             !_LC106 &  _LC121 &  SYSSEL &  _X051
         # !_LC022 &  _LC058 & !_LC060 &  _LC062 & !_LC063 & !_LC064 & 
             !_LC106 &  _LC121 &  _X051;
  _X051  = EXP(!BBCKLIK & !KLIK);
  _EQ064 = !_LC058 & !_LC060 & !_LC062 & !_LC063 & !_LC064 &  _LC106 & 
              _LC121 & !SYSSEL;

-- Node name is '|klkcntdr:82|klik2' from file "klkcntdr.tdf" line 9, column 8
-- Equation name is '_LC028', type is buried 
_LC028   = TFFE( _EQ065,  HLOAD1, !_EQ066,  VCC,  VCC);
  _EQ065 =  BBCKLIK & !KLIK & !_LC028 & !_LC058 & !_LC060 & !_LC062 & !_LC063 & 
             !_LC064 &  _LC106 &  _LC121;
  _EQ066 =  _X052;
  _X052  = EXP( _LC058 &  _LC060 & !_LC062 & !_LC063 & !_LC064 & !_LC106 & 
             !_LC121 & !SYSSEL);

-- Node name is '|klkcntdr:82|rammemo' from file "klkcntdr.tdf" line 8, column 10
-- Equation name is '_LC050', type is buried 
_LC050   = DFFE( GND $  VCC,  RAMRST, !_EQ067,  VCC,  VCC);
  _EQ067 = !_LC058 & !_LC060 & !_LC062 & !_LC063 & !_LC064 & !_LC106 & 
             !_LC121;

-- Node name is '|lcntwdr:80|hclr' from file "lcntwdr.tdf" line 9, column 12
-- Equation name is '_LC102', type is buried 
_LC102   = DFFE( SYS_H $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|lcntwdr:80|rstwindow' from file "lcntwdr.tdf" line 11, column 2
-- Equation name is '_LC043', type is buried 
_LC043   = DFFE( _EQ068 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ068 = !H0 & !H1 &  H2 &  H3 &  H4 &  H6 &  H7 &  H8 &  H9 & !H10 & 
              NOTH5 &  16X9
         #  H0 & !H1 & !H2 & !H3 & !H4 &  H6 & !H7 & !H8 & !H9 &  H10 & 
             !NOTH5;

-- Node name is '|ramdrw:81|adjust1' from file "ramdrw.tdf" line 16, column 16
-- Equation name is '_LC115', type is buried 
_LC115   = DFFE( _LC026 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|ramdrw:81|hsound0' from file "ramdrw.tdf" line 16, column 8
-- Equation name is '_LC122', type is buried 
_LC122   = TFFE( _LC042, GLOBAL( CLK), !_LC026,  VCC,  VCC);

-- Node name is '|ramdrw:81|hsound1' from file "ramdrw.tdf" line 16, column 8
-- Equation name is '_LC113', type is buried 
_LC113   = TFFE( _EQ069, GLOBAL( CLK), !_LC026,  VCC,  VCC);
  _EQ069 =  _LC042 &  _LC122;

-- Node name is '|ramdrw:81|hsound2' from file "ramdrw.tdf" line 16, column 8
-- Equation name is '_LC116', type is buried 
_LC116   = TFFE( _EQ070, GLOBAL( CLK), !_LC026,  VCC,  VCC);
  _EQ070 =  _LC042 &  _LC113 &  _LC122;

-- Node name is '|ramdrw:81|hsound3' from file "ramdrw.tdf" line 16, column 8
-- Equation name is '_LC123', type is buried 
_LC123   = TFFE( _EQ071, GLOBAL( CLK), !_LC026,  VCC,  VCC);
  _EQ071 =  _LC042 &  _LC113 &  _LC116 &  _LC122;

-- Node name is '|ramdrw:81|hsound4' from file "ramdrw.tdf" line 16, column 8
-- Equation name is '_LC127', type is buried 
_LC127   = TFFE( _EQ072, GLOBAL( CLK), !_LC026,  VCC,  VCC);
  _EQ072 =  _LC042 &  _LC113 &  _LC116 &  _LC122 &  _LC123;

-- Node name is '|ramdrw:81|hsound5' from file "ramdrw.tdf" line 16, column 8
-- Equation name is '_LC082', type is buried 
_LC082   = TFFE( _EQ073, GLOBAL( CLK), !_LC026,  VCC,  VCC);
  _EQ073 =  _LC042 &  _LC113 &  _LC116 &  _LC122 &  _LC123 &  _LC127;

-- Node name is '|ramdrw:81|hsound6' from file "ramdrw.tdf" line 16, column 8
-- Equation name is '_LC092', type is buried 
_LC092   = TFFE( _EQ074, GLOBAL( CLK), !_LC026,  VCC,  VCC);
  _EQ074 =  _LC042 &  _LC082 &  _LC113 &  _LC116 &  _LC122 &  _LC123 & 
              _LC127;

-- Node name is '|ramdrw:81|hsound7' from file "ramdrw.tdf" line 16, column 8
-- Equation name is '_LC089', type is buried 
_LC089   = TFFE( _EQ075, GLOBAL( CLK), !_LC026,  VCC,  VCC);
  _EQ075 =  _LC042 &  _LC082 &  _LC092 &  _LC113 &  _LC116 &  _LC122 & 
              _LC123 &  _LC127;

-- Node name is '|ramdrw:81|hsound8' from file "ramdrw.tdf" line 16, column 8
-- Equation name is '_LC090', type is buried 
_LC090   = TFFE( _EQ076, GLOBAL( CLK), !_LC026,  VCC,  VCC);
  _EQ076 =  _LC042 &  _LC082 &  _LC089 & !_LC090 &  _LC092 &  _LC113 & 
              _LC116 &  _LC122 &  _LC123 &  _LC127 &  _X053
         #  _LC042 &  _LC082 &  _LC089 &  _LC090 &  _LC092 &  _LC113 & 
              _LC116 &  _LC122 &  _LC123 &  _LC127;
  _X053  = EXP( _LC081 &  _LC084 & !_LC087 &  _LC095 &  _LC096);

-- Node name is '|ramdrw:81|hsound9' from file "ramdrw.tdf" line 16, column 8
-- Equation name is '_LC095', type is buried 
_LC095   = TFFE( _EQ077, GLOBAL( CLK), !_LC026,  VCC,  VCC);
  _EQ077 =  _LC042 &  _LC082 &  _LC089 &  _LC090 &  _LC092 &  _LC113 & 
              _LC116 &  _LC122 &  _LC123 &  _LC127
         # !_LC042 & !_LC095 &  _LC115;

-- Node name is '|ramdrw:81|hsound10' from file "ramdrw.tdf" line 16, column 8
-- Equation name is '_LC081', type is buried 
_LC081   = TFFE( _EQ078, GLOBAL( CLK), !_LC026,  VCC,  VCC);
  _EQ078 =  _LC042 &  _LC081 &  _LC082 &  _LC084 & !_LC087 &  _LC089 & 
             !_LC090 &  _LC092 &  _LC095 &  _LC096 &  _LC113 &  _LC116 & 
              _LC122 &  _LC123 &  _LC127
         #  _LC042 &  _LC082 &  _LC089 &  _LC090 &  _LC092 &  _LC095 & 
              _LC113 &  _LC116 &  _LC122 &  _LC123 &  _LC127;

-- Node name is '|ramdrw:81|hsound11' from file "ramdrw.tdf" line 16, column 8
-- Equation name is '_LC084', type is buried 
_LC084   = TFFE( _EQ079, GLOBAL( CLK), !_LC026,  VCC,  VCC);
  _EQ079 =  _LC042 &  _LC081 &  _LC082 &  _LC084 & !_LC087 &  _LC089 & 
             !_LC090 &  _LC092 &  _LC095 &  _LC096 &  _LC113 &  _LC116 & 
              _LC122 &  _LC123 &  _LC127
         #  _LC042 &  _LC081 &  _LC082 &  _LC089 &  _LC090 &  _LC092 & 
              _LC095 &  _LC113 &  _LC116 &  _LC122 &  _LC123 &  _LC127;

-- Node name is '|ramdrw:81|hsound12' from file "ramdrw.tdf" line 16, column 8
-- Equation name is '_LC087', type is buried 
_LC087   = TFFE( _EQ080, GLOBAL( CLK), !_LC026,  VCC,  VCC);
  _EQ080 =  _LC042 &  _LC081 &  _LC082 &  _LC084 &  _LC089 &  _LC090 & 
              _LC092 &  _LC095 &  _LC113 &  _LC116 &  _LC122 &  _LC123 & 
              _LC127;

-- Node name is '|ramdrw:81|hsound13' from file "ramdrw.tdf" line 16, column 8
-- Equation name is '_LC096', type is buried 
_LC096   = TFFE( _EQ081, GLOBAL( CLK), !_LC026,  VCC,  VCC);
  _EQ081 =  _LC042 &  _LC081 &  _LC082 &  _LC084 & !_LC087 &  _LC089 & 
             !_LC090 &  _LC092 &  _LC095 &  _LC096 &  _LC113 &  _LC116 & 
              _LC122 &  _LC123 &  _LC127
         #  _LC042 &  _LC081 &  _LC082 &  _LC084 &  _LC087 &  _LC089 & 
              _LC090 &  _LC092 &  _LC095 &  _LC113 &  _LC116 &  _LC122 & 
              _LC123 &  _LC127;

-- Node name is '|ramdrw:81|offset0' from file "ramdrw.tdf" line 17, column 8
-- Equation name is '_LC111', type is buried 
_LC111   = TFFE( GND,  _LC044, GLOBAL( MRES),  VCC,  VCC);

-- Node name is '|ramdrw:81|offset1' from file "ramdrw.tdf" line 17, column 8
-- Equation name is '_LC103', type is buried 
_LC103   = TFFE( _EQ082,  _LC044, GLOBAL( MRES),  VCC,  VCC);
  _EQ082 = !_LC097 & !_LC099 & !_LC100 & !_LC101 & !_LC103 & !_LC104 & 
             !_LC107 & !_LC108 & !_LC109 & !_LC110 & !_LC111 & !_LC112;

-- Node name is '|ramdrw:81|offset2' from file "ramdrw.tdf" line 17, column 8
-- Equation name is '_LC108', type is buried 
_LC108   = TFFE( GND,  _LC044, GLOBAL( MRES),  VCC,  VCC);

-- Node name is '|ramdrw:81|offset3' from file "ramdrw.tdf" line 17, column 8
-- Equation name is '_LC109', type is buried 
_LC109   = TFFE( VCC,  _LC044, GLOBAL( MRES),  VCC,  VCC);

-- Node name is '|ramdrw:81|offset4' from file "ramdrw.tdf" line 17, column 8
-- Equation name is '_LC110', type is buried 
_LC110   = DFFE( _EQ083 $  _LC109,  _LC044, GLOBAL( MRES),  VCC,  VCC);
  _EQ083 = !_LC097 & !_LC099 & !_LC100 & !_LC101 & !_LC103 & !_LC104 & 
             !_LC107 & !_LC108 & !_LC109 & !_LC110 & !_LC111 & !_LC112
         # !_LC099 &  _LC110
         #  _LC099 & !_LC110;

-- Node name is '|ramdrw:81|offset5' from file "ramdrw.tdf" line 17, column 8
-- Equation name is '_LC100', type is buried 
_LC100   = TFFE( _EQ084,  _LC044, GLOBAL( MRES),  VCC,  VCC);
  _EQ084 = !_LC097 & !_LC100 & !_LC101 & !_LC103 & !_LC104 & !_LC107 & 
             !_LC108 & !_LC109 & !_LC110 & !_LC111 & !_LC112
         # !_LC099 &  _LC109 &  _LC110
         #  _LC099 & !_LC109 & !_LC110;

-- Node name is '|ramdrw:81|offset6' from file "ramdrw.tdf" line 17, column 8
-- Equation name is '_LC112', type is buried 
_LC112   = TFFE( _EQ085,  _LC044, GLOBAL( MRES),  VCC,  VCC);
  _EQ085 = !_LC097 & !_LC100 & !_LC101 & !_LC103 & !_LC104 & !_LC107 & 
             !_LC108 & !_LC109 & !_LC110 & !_LC111 & !_LC112
         # !_LC099 &  _LC100 &  _LC109 &  _LC110
         #  _LC099 & !_LC100 & !_LC109 & !_LC110;

-- Node name is '|ramdrw:81|offset7' from file "ramdrw.tdf" line 17, column 8
-- Equation name is '_LC097', type is buried 
_LC097   = TFFE( _EQ086,  _LC044, GLOBAL( MRES),  VCC,  VCC);
  _EQ086 = !_LC099 &  _LC100 &  _LC109 &  _LC110 &  _LC112
         #  _LC099 & !_LC100 & !_LC109 & !_LC110 & !_LC112;

-- Node name is '|ramdrw:81|offset8' from file "ramdrw.tdf" line 17, column 8
-- Equation name is '_LC101', type is buried 
_LC101   = TFFE( _EQ087,  _LC044, GLOBAL( MRES),  VCC,  VCC);
  _EQ087 =  _LC097 & !_LC099 &  _LC100 &  _LC109 &  _LC110 &  _LC112
         # !_LC097 &  _LC099 & !_LC100 & !_LC109 & !_LC110 & !_LC112;

-- Node name is '|ramdrw:81|offset9' from file "ramdrw.tdf" line 17, column 8
-- Equation name is '_LC104', type is buried 
_LC104   = TFFE( _EQ088,  _LC044, GLOBAL( MRES),  VCC,  VCC);
  _EQ088 = !_LC097 & !_LC100 & !_LC101 & !_LC103 & !_LC104 & !_LC107 & 
             !_LC108 & !_LC109 & !_LC110 & !_LC111 & !_LC112
         #  _LC097 & !_LC099 &  _LC100 &  _LC101 &  _LC109 &  _LC110 & 
              _LC112
         # !_LC097 &  _LC099 & !_LC100 & !_LC101 & !_LC109 & !_LC110 & 
             !_LC112;

-- Node name is '|ramdrw:81|offset10' from file "ramdrw.tdf" line 17, column 8
-- Equation name is '_LC107', type is buried 
_LC107   = TFFE( _EQ089,  _LC044, GLOBAL( MRES),  VCC,  VCC);
  _EQ089 =  _LC097 & !_LC099 &  _LC100 &  _LC101 &  _LC104 &  _LC109 & 
              _LC110 &  _LC112
         # !_LC097 &  _LC099 & !_LC100 & !_LC101 & !_LC104 & !_LC109 & 
             !_LC110 & !_LC112;

-- Node name is '|ramdrw:81|ramtekst0' from file "ramdrw.tdf" line 18, column 10
-- Equation name is '_LC001', type is buried 
_LC001   = DFFE( _EQ090 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ090 = !HLOAD1 & !_LC001 &  WINDOW
         # !HLOAD1 &  _LC001 & !WINDOW
         #  HLOAD1 &  _LC111;

-- Node name is '|ramdrw:81|ramtekst1' from file "ramdrw.tdf" line 18, column 10
-- Equation name is '_LC013', type is buried 
_LC013   = DFFE( _EQ091 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ091 = !HLOAD1 & !_LC001 &  _LC013 &  WINDOW
         # !HLOAD1 &  _LC001 & !_LC013 &  WINDOW
         # !HLOAD1 &  _LC013 & !WINDOW
         #  HLOAD1 &  _LC103;

-- Node name is '|ramdrw:81|ramtekst2' from file "ramdrw.tdf" line 18, column 10
-- Equation name is '_LC015', type is buried 
_LC015   = TFFE( _EQ092, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ092 = !HLOAD1 &  _LC001 &  _LC013 &  WINDOW
         #  HLOAD1 & !_LC015 &  _LC108
         #  HLOAD1 &  _LC015 & !_LC108;

-- Node name is '|ramdrw:81|ramtekst3' from file "ramdrw.tdf" line 18, column 10
-- Equation name is '_LC066', type is buried 
_LC066   = TFFE( _EQ093, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ093 = !HLOAD1 &  _LC001 &  _LC013 &  _LC015 &  WINDOW
         #  HLOAD1 & !_LC066 &  _LC109
         #  HLOAD1 &  _LC066 & !_LC109;

-- Node name is '|ramdrw:81|ramtekst4' from file "ramdrw.tdf" line 18, column 10
-- Equation name is '_LC068', type is buried 
_LC068   = TFFE( _EQ094, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ094 = !HLOAD1 &  _LC001 &  _LC013 &  _LC015 &  _LC066 &  WINDOW
         #  HLOAD1 & !_LC068 &  _LC110
         #  HLOAD1 &  _LC068 & !_LC110;

-- Node name is '|ramdrw:81|ramtekst5' from file "ramdrw.tdf" line 18, column 10
-- Equation name is '_LC070', type is buried 
_LC070   = TFFE( _EQ095, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ095 = !HLOAD1 &  _LC001 &  _LC013 &  _LC015 &  _LC066 &  _LC068 & 
              WINDOW
         #  HLOAD1 & !_LC070 &  _LC100
         #  HLOAD1 &  _LC070 & !_LC100;

-- Node name is '|ramdrw:81|ramtekst6' from file "ramdrw.tdf" line 18, column 10
-- Equation name is '_LC074', type is buried 
_LC074   = TFFE( _EQ096, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ096 = !HLOAD1 &  _LC001 &  _LC013 &  _LC015 &  _LC066 &  _LC068 & 
              _LC070 &  WINDOW
         #  HLOAD1 & !_LC074 &  _LC112
         #  HLOAD1 &  _LC074 & !_LC112;

-- Node name is '|ramdrw:81|ramtekst7' from file "ramdrw.tdf" line 18, column 10
-- Equation name is '_LC079', type is buried 
_LC079   = TFFE( _EQ097, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ097 = !HLOAD1 &  _LC001 &  _LC013 &  _LC015 &  _LC066 &  _LC068 & 
              _LC070 &  _LC074 &  WINDOW
         #  HLOAD1 & !_LC079 &  _LC097
         #  HLOAD1 &  _LC079 & !_LC097;

-- Node name is '|ramdrw:81|ramtekst8' from file "ramdrw.tdf" line 18, column 10
-- Equation name is '_LC078', type is buried 
_LC078   = TFFE( _EQ098, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ098 = !HLOAD1 &  _LC001 &  _LC013 &  _LC015 &  _LC066 &  _LC068 & 
              _LC070 &  _LC074 &  _LC079 &  WINDOW
         #  HLOAD1 & !_LC078 &  _LC101
         #  HLOAD1 &  _LC078 & !_LC101;

-- Node name is '|ramdrw:81|ramtekst9' from file "ramdrw.tdf" line 18, column 10
-- Equation name is '_LC071', type is buried 
_LC071   = TFFE( _EQ099, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ099 = !HLOAD1 &  _LC001 &  _LC013 &  _LC015 &  _LC066 &  _LC068 & 
              _LC070 &  _LC074 &  _LC078 &  _LC079 &  WINDOW
         #  HLOAD1 & !_LC071 &  _LC104
         #  HLOAD1 &  _LC071 & !_LC104;

-- Node name is '|ramdrw:81|ramtekst10' from file "ramdrw.tdf" line 18, column 10
-- Equation name is '_LC076', type is buried 
_LC076   = TFFE( _EQ100, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ100 = !HLOAD1 &  _LC001 &  _LC013 &  _LC015 &  _LC066 &  _LC068 & 
              _LC070 &  _LC071 &  _LC074 &  _LC078 &  _LC079 &  WINDOW
         #  HLOAD1 & !_LC076 &  _LC107
         #  HLOAD1 &  _LC076 & !_LC107;

-- Node name is '|ramdrw:81|rst' from file "ramdrw.tdf" line 18, column 18
-- Equation name is '_LC098', type is buried 
_LC098   = DFFE( _EQ101 $  GND,  _LC044,  VCC,  VCC,  VCC);
  _EQ101 = !_LC097 & !_LC100 & !_LC101 &  _LC103 &  _LC104 & !_LC107 & 
             !_LC108 & !_LC109 &  _LC110 & !_LC111 &  _LC112 &  16X9
         # !_LC097 & !_LC100 &  _LC101 &  _LC103 & !_LC104 & !_LC107 & 
             !_LC108 &  _LC109 &  _LC110 & !_LC111 &  _LC112 & !16X9;

-- Node name is '|ramdrw:81|updown' from file "ramdrw.tdf" line 19, column 2
-- Equation name is '_LC099', type is buried 
_LC099   = TFFE( _EQ102,  _LC044, !_LC098,  VCC,  VCC);
  _EQ102 =  _LC097 & !_LC099 &  _LC100 &  _LC101 &  _LC103 &  _LC104 & 
             !_LC107 & !_LC108 & !_LC109 & !_LC110 & !_LC111 & !_LC112;

-- Node name is '|resetgen:45|d0' from file "resetgen.tdf" line 7, column 3
-- Equation name is '_LC128', type is buried 
_LC128   = TFFE( _EQ103,  _LC118, GLOBAL( MRES),  VCC,  VCC);
  _EQ103 = !_LC126 &  _LC128 &  MRES
         # !_LC128 &  MRES;

-- Node name is '|resetgen:45|d1' from file "resetgen.tdf" line 7, column 3
-- Equation name is '_LC126', type is buried 
_LC126   = TFFE( _EQ104,  _LC118, GLOBAL( MRES),  VCC,  VCC);
  _EQ104 = !_LC126 &  _LC128 &  MRES;

-- Node name is '|3dffs:22|sb' = '|3dffs:22.s1b' from file "3dffs.tdf" line 7, column 5
-- Equation name is '_LC012', type is buried 
_LC012   = DFFE( S1 $  GND,  _LC124,  VCC,  VCC,  VCC);

-- Node name is '|3dffs:35|sc' = '|3dffs:35.s0b' from file "3dffs.tdf" line 7, column 8
-- Equation name is '_LC044', type is buried 
_LC044   = DFFE( MOVEBIT $  GND,  HLOAD1,  VCC,  VCC,  VCC);

-- Node name is '|3dffs:35|sb' = '|3dffs:35.s1b' from file "3dffs.tdf" line 7, column 5
-- Equation name is '_LC030', type is buried 
_LC030   = DFFE( SOUND $  GND,  HLOAD1,  VCC,  VCC,  VCC);



--     Shareable expanders that are duplicated in multiple LABs:
--    _X001 occurs in LABs A-C-----




Project Information                        c:\max2work\8633\v63dr\d1v63drb.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic I/O Cell Registers        = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interface Menu Commands
-----------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:02
   Database Builder                       00:00:02
   Logic Synthesizer                      00:00:03
   Partitioner                            00:00:01
   Fitter                                 00:00:05
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:14


Memory Allocated
-----------------

Peak memory allocated during compilation  = 4,595K
