// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module CSRFile(
  input         clock,
                reset,
                io_ungated_clock,
                io_interrupts_debug,
                io_interrupts_mtip,
                io_interrupts_msip,
                io_interrupts_meip,
                io_interrupts_seip,
                io_hartid,
  input  [11:0] io_rw_addr,
  input  [2:0]  io_rw_cmd,
  input  [63:0] io_rw_wdata,
  input  [31:0] io_decode_0_inst,
  input         io_exception,
                io_retire,
  input  [63:0] io_cause,
  input  [39:0] io_pc,
                io_tval,
  input         io_gva,
                io_fcsr_flags_valid,
  input  [4:0]  io_fcsr_flags_bits,
  input  [31:0] io_inst_0,
  input         io_vector_set_vs_dirty,
                io_vector_set_vconfig_valid,
  input  [7:0]  io_vector_set_vconfig_bits_vl,
  input         io_vector_set_vconfig_bits_vtype_vill,
                io_vector_set_vconfig_bits_vtype_vma,
                io_vector_set_vconfig_bits_vtype_vta,
  input  [2:0]  io_vector_set_vconfig_bits_vtype_vsew,
  input         io_vector_set_vconfig_bits_vtype_vlmul_sign,
  input  [1:0]  io_vector_set_vconfig_bits_vtype_vlmul_mag,
  input         io_vector_set_vstart_valid,
                io_vector_set_vxsat,
  output [63:0] io_rw_rdata,
  output        io_decode_0_fp_illegal,
                io_decode_0_vector_illegal,
                io_decode_0_fp_csr,
                io_decode_0_read_illegal,
                io_decode_0_write_illegal,
                io_decode_0_write_flush,
                io_decode_0_system_illegal,
                io_decode_0_virtual_access_illegal,
                io_decode_0_virtual_system_illegal,
                io_csr_stall,
                io_eret,
                io_singleStep,
                io_status_debug,
                io_status_cease,
                io_status_wfi,
  output [31:0] io_status_isa,
  output [1:0]  io_status_dprv,
  output        io_status_dv,
  output [1:0]  io_status_prv,
  output        io_status_v,
                io_status_sd,
                io_status_mpv,
                io_status_gva,
                io_status_tsr,
                io_status_tw,
                io_status_tvm,
                io_status_mxr,
                io_status_sum,
                io_status_mprv,
  output [1:0]  io_status_fs,
                io_status_mpp,
                io_status_vs,
  output        io_status_spp,
                io_status_mpie,
                io_status_spie,
                io_status_mie,
                io_status_sie,
                io_hstatus_spvp,
  output [3:0]  io_ptbr_mode,
  output [43:0] io_ptbr_ppn,
  output [39:0] io_evec,
  output [63:0] io_time,
  output [2:0]  io_fcsr_rm,
  output        io_interrupt,
  output [63:0] io_interrupt_cause,
  output        io_bp_0_control_action,
                io_bp_0_control_chain,
  output [1:0]  io_bp_0_control_tmatch,
  output        io_bp_0_control_m,
                io_bp_0_control_s,
                io_bp_0_control_u,
                io_bp_0_control_x,
                io_bp_0_control_w,
                io_bp_0_control_r,
  output [38:0] io_bp_0_address,
  output        io_pmp_0_cfg_l,
  output [1:0]  io_pmp_0_cfg_a,
  output        io_pmp_0_cfg_x,
                io_pmp_0_cfg_w,
                io_pmp_0_cfg_r,
  output [29:0] io_pmp_0_addr,
  output [31:0] io_pmp_0_mask,
  output        io_pmp_1_cfg_l,
  output [1:0]  io_pmp_1_cfg_a,
  output        io_pmp_1_cfg_x,
                io_pmp_1_cfg_w,
                io_pmp_1_cfg_r,
  output [29:0] io_pmp_1_addr,
  output [31:0] io_pmp_1_mask,
  output        io_pmp_2_cfg_l,
  output [1:0]  io_pmp_2_cfg_a,
  output        io_pmp_2_cfg_x,
                io_pmp_2_cfg_w,
                io_pmp_2_cfg_r,
  output [29:0] io_pmp_2_addr,
  output [31:0] io_pmp_2_mask,
  output        io_pmp_3_cfg_l,
  output [1:0]  io_pmp_3_cfg_a,
  output        io_pmp_3_cfg_x,
                io_pmp_3_cfg_w,
                io_pmp_3_cfg_r,
  output [29:0] io_pmp_3_addr,
  output [31:0] io_pmp_3_mask,
  output        io_pmp_4_cfg_l,
  output [1:0]  io_pmp_4_cfg_a,
  output        io_pmp_4_cfg_x,
                io_pmp_4_cfg_w,
                io_pmp_4_cfg_r,
  output [29:0] io_pmp_4_addr,
  output [31:0] io_pmp_4_mask,
  output        io_pmp_5_cfg_l,
  output [1:0]  io_pmp_5_cfg_a,
  output        io_pmp_5_cfg_x,
                io_pmp_5_cfg_w,
                io_pmp_5_cfg_r,
  output [29:0] io_pmp_5_addr,
  output [31:0] io_pmp_5_mask,
  output        io_pmp_6_cfg_l,
  output [1:0]  io_pmp_6_cfg_a,
  output        io_pmp_6_cfg_x,
                io_pmp_6_cfg_w,
                io_pmp_6_cfg_r,
  output [29:0] io_pmp_6_addr,
  output [31:0] io_pmp_6_mask,
  output        io_pmp_7_cfg_l,
  output [1:0]  io_pmp_7_cfg_a,
  output        io_pmp_7_cfg_x,
                io_pmp_7_cfg_w,
                io_pmp_7_cfg_r,
  output [29:0] io_pmp_7_addr,
  output [31:0] io_pmp_7_mask,
  output        io_inhibit_cycle,
                io_trace_0_valid,
  output [39:0] io_trace_0_iaddr,
  output [31:0] io_trace_0_insn,
  output        io_trace_0_exception,
  output [7:0]  io_vector_vconfig_vl,
  output        io_vector_vconfig_vtype_vill,
                io_vector_vconfig_vtype_vma,
                io_vector_vconfig_vtype_vta,
  output [2:0]  io_vector_vconfig_vtype_vsew,
  output        io_vector_vconfig_vtype_vlmul_sign,
  output [1:0]  io_vector_vconfig_vtype_vlmul_mag,
  output [6:0]  io_vector_vstart,
  output [1:0]  io_vector_vxrm,
  output [63:0] io_mepc,
                io_mtval,
                io_mtvec,
                io_mcause,
                io_mip,
                io_mie,
                io_mscratch,
                io_mideleg,
                io_medeleg,
                io_minstret,
                io_sstatus,
                io_sepc,
                io_stval,
                io_stvec,
                io_scause,
                io_satp,
                io_sscratch,
                io_vtype,
                io_vcsr,
                io_vl,
                io_vstart,
                io_customCSRs_0_value
);

  wire [63:0] _io_rw_rdata_WIRE;	// @[Mux.scala:27:73]
  reg         io_status_cease_r;	// @[Reg.scala:35:20]
  wire        _io_status_sd_output;	// @[CSR.scala:984:58]
  wire        _io_singleStep_output;	// @[CSR.scala:982:34]
  reg  [1:0]  reg_mstatus_prv;	// @[CSR.scala:410:28]
  reg         reg_mstatus_v;	// @[CSR.scala:410:28]
  reg         reg_mstatus_mpv;	// @[CSR.scala:410:28]
  reg         reg_mstatus_gva;	// @[CSR.scala:410:28]
  reg         reg_mstatus_tsr;	// @[CSR.scala:410:28]
  reg         reg_mstatus_tw;	// @[CSR.scala:410:28]
  reg         reg_mstatus_tvm;	// @[CSR.scala:410:28]
  reg         reg_mstatus_mxr;	// @[CSR.scala:410:28]
  reg         reg_mstatus_sum;	// @[CSR.scala:410:28]
  reg         reg_mstatus_mprv;	// @[CSR.scala:410:28]
  reg  [1:0]  reg_mstatus_fs;	// @[CSR.scala:410:28]
  reg  [1:0]  reg_mstatus_mpp;	// @[CSR.scala:410:28]
  reg  [1:0]  reg_mstatus_vs;	// @[CSR.scala:410:28]
  reg         reg_mstatus_spp;	// @[CSR.scala:410:28]
  reg         reg_mstatus_mpie;	// @[CSR.scala:410:28]
  reg         reg_mstatus_spie;	// @[CSR.scala:410:28]
  reg         reg_mstatus_mie;	// @[CSR.scala:410:28]
  reg         reg_mstatus_sie;	// @[CSR.scala:410:28]
  reg         reg_dcsr_ebreakm;	// @[CSR.scala:418:25]
  reg         reg_dcsr_ebreaks;	// @[CSR.scala:418:25]
  reg         reg_dcsr_ebreaku;	// @[CSR.scala:418:25]
  reg  [2:0]  reg_dcsr_cause;	// @[CSR.scala:418:25]
  reg         reg_dcsr_v;	// @[CSR.scala:418:25]
  reg         reg_dcsr_step;	// @[CSR.scala:418:25]
  reg  [1:0]  reg_dcsr_prv;	// @[CSR.scala:418:25]
  reg         reg_debug;	// @[CSR.scala:490:26]
  reg  [39:0] reg_dpc;	// @[CSR.scala:491:20]
  reg  [63:0] reg_dscratch0;	// @[CSR.scala:492:26]
  reg         reg_singleStepped;	// @[CSR.scala:494:30]
  reg         reg_bp_0_control_dmode;	// @[CSR.scala:500:19]
  reg         reg_bp_0_control_action;	// @[CSR.scala:500:19]
  reg         reg_bp_0_control_chain;	// @[CSR.scala:500:19]
  reg  [1:0]  reg_bp_0_control_tmatch;	// @[CSR.scala:500:19]
  reg         reg_bp_0_control_m;	// @[CSR.scala:500:19]
  reg         reg_bp_0_control_s;	// @[CSR.scala:500:19]
  reg         reg_bp_0_control_u;	// @[CSR.scala:500:19]
  reg         reg_bp_0_control_x;	// @[CSR.scala:500:19]
  reg         reg_bp_0_control_w;	// @[CSR.scala:500:19]
  reg         reg_bp_0_control_r;	// @[CSR.scala:500:19]
  reg  [38:0] reg_bp_0_address;	// @[CSR.scala:500:19]
  reg         reg_pmp_0_cfg_l;	// @[CSR.scala:501:20]
  reg  [1:0]  reg_pmp_0_cfg_a;	// @[CSR.scala:501:20]
  reg         reg_pmp_0_cfg_x;	// @[CSR.scala:501:20]
  reg         reg_pmp_0_cfg_w;	// @[CSR.scala:501:20]
  reg         reg_pmp_0_cfg_r;	// @[CSR.scala:501:20]
  reg  [29:0] reg_pmp_0_addr;	// @[CSR.scala:501:20]
  reg         reg_pmp_1_cfg_l;	// @[CSR.scala:501:20]
  reg  [1:0]  reg_pmp_1_cfg_a;	// @[CSR.scala:501:20]
  reg         reg_pmp_1_cfg_x;	// @[CSR.scala:501:20]
  reg         reg_pmp_1_cfg_w;	// @[CSR.scala:501:20]
  reg         reg_pmp_1_cfg_r;	// @[CSR.scala:501:20]
  reg  [29:0] reg_pmp_1_addr;	// @[CSR.scala:501:20]
  reg         reg_pmp_2_cfg_l;	// @[CSR.scala:501:20]
  reg  [1:0]  reg_pmp_2_cfg_a;	// @[CSR.scala:501:20]
  reg         reg_pmp_2_cfg_x;	// @[CSR.scala:501:20]
  reg         reg_pmp_2_cfg_w;	// @[CSR.scala:501:20]
  reg         reg_pmp_2_cfg_r;	// @[CSR.scala:501:20]
  reg  [29:0] reg_pmp_2_addr;	// @[CSR.scala:501:20]
  reg         reg_pmp_3_cfg_l;	// @[CSR.scala:501:20]
  reg  [1:0]  reg_pmp_3_cfg_a;	// @[CSR.scala:501:20]
  reg         reg_pmp_3_cfg_x;	// @[CSR.scala:501:20]
  reg         reg_pmp_3_cfg_w;	// @[CSR.scala:501:20]
  reg         reg_pmp_3_cfg_r;	// @[CSR.scala:501:20]
  reg  [29:0] reg_pmp_3_addr;	// @[CSR.scala:501:20]
  reg         reg_pmp_4_cfg_l;	// @[CSR.scala:501:20]
  reg  [1:0]  reg_pmp_4_cfg_a;	// @[CSR.scala:501:20]
  reg         reg_pmp_4_cfg_x;	// @[CSR.scala:501:20]
  reg         reg_pmp_4_cfg_w;	// @[CSR.scala:501:20]
  reg         reg_pmp_4_cfg_r;	// @[CSR.scala:501:20]
  reg  [29:0] reg_pmp_4_addr;	// @[CSR.scala:501:20]
  reg         reg_pmp_5_cfg_l;	// @[CSR.scala:501:20]
  reg  [1:0]  reg_pmp_5_cfg_a;	// @[CSR.scala:501:20]
  reg         reg_pmp_5_cfg_x;	// @[CSR.scala:501:20]
  reg         reg_pmp_5_cfg_w;	// @[CSR.scala:501:20]
  reg         reg_pmp_5_cfg_r;	// @[CSR.scala:501:20]
  reg  [29:0] reg_pmp_5_addr;	// @[CSR.scala:501:20]
  reg         reg_pmp_6_cfg_l;	// @[CSR.scala:501:20]
  reg  [1:0]  reg_pmp_6_cfg_a;	// @[CSR.scala:501:20]
  reg         reg_pmp_6_cfg_x;	// @[CSR.scala:501:20]
  reg         reg_pmp_6_cfg_w;	// @[CSR.scala:501:20]
  reg         reg_pmp_6_cfg_r;	// @[CSR.scala:501:20]
  reg  [29:0] reg_pmp_6_addr;	// @[CSR.scala:501:20]
  reg         reg_pmp_7_cfg_l;	// @[CSR.scala:501:20]
  reg  [1:0]  reg_pmp_7_cfg_a;	// @[CSR.scala:501:20]
  reg         reg_pmp_7_cfg_x;	// @[CSR.scala:501:20]
  reg         reg_pmp_7_cfg_w;	// @[CSR.scala:501:20]
  reg         reg_pmp_7_cfg_r;	// @[CSR.scala:501:20]
  reg  [29:0] reg_pmp_7_addr;	// @[CSR.scala:501:20]
  reg  [63:0] reg_mie;	// @[CSR.scala:503:20]
  reg  [63:0] reg_mideleg;	// @[CSR.scala:505:18]
  wire [63:0] read_mideleg = reg_mideleg & 64'h222;	// @[CSR.scala:505:18, :506:38]
  reg  [63:0] reg_medeleg;	// @[CSR.scala:509:18]
  wire [63:0] read_medeleg = reg_medeleg & 64'hF0B55D;	// @[CSR.scala:509:18, :510:38]
  reg         reg_mip_seip;	// @[CSR.scala:512:20]
  reg         reg_mip_stip;	// @[CSR.scala:512:20]
  reg         reg_mip_ssip;	// @[CSR.scala:512:20]
  reg  [39:0] reg_mepc;	// @[CSR.scala:513:21]
  reg  [63:0] reg_mcause;	// @[CSR.scala:514:27]
  reg  [39:0] reg_mtval;	// @[CSR.scala:515:22]
  reg  [63:0] reg_mscratch;	// @[CSR.scala:517:25]
  reg  [31:0] reg_mtvec;	// @[CSR.scala:520:31]
  reg  [31:0] reg_mcounteren;	// @[CSR.scala:535:18]
  reg  [31:0] reg_scounteren;	// @[CSR.scala:539:18]
  reg         reg_hstatus_spvp;	// @[CSR.scala:556:28]
  reg  [1:0]  reg_vsstatus_vs;	// @[CSR.scala:566:25]
  reg         reg_vsstatus_spp;	// @[CSR.scala:566:25]
  reg  [39:0] reg_vsepc;	// @[CSR.scala:568:22]
  reg  [39:0] reg_sepc;	// @[CSR.scala:573:21]
  reg  [63:0] reg_scause;	// @[CSR.scala:574:23]
  reg  [39:0] reg_stval;	// @[CSR.scala:575:22]
  reg  [63:0] reg_sscratch;	// @[CSR.scala:576:25]
  reg  [38:0] reg_stvec;	// @[CSR.scala:577:22]
  reg  [3:0]  reg_satp_mode;	// @[CSR.scala:578:21]
  reg  [43:0] reg_satp_ppn;	// @[CSR.scala:578:21]
  reg         reg_wfi;	// @[CSR.scala:579:54]
  reg  [4:0]  reg_fflags;	// @[CSR.scala:581:23]
  reg  [2:0]  reg_frm;	// @[CSR.scala:582:20]
  reg  [7:0]  reg_vconfig_vl;	// @[CSR.scala:583:43]
  reg         reg_vconfig_vtype_vill;	// @[CSR.scala:583:43]
  reg         reg_vconfig_vtype_vma;	// @[CSR.scala:583:43]
  reg         reg_vconfig_vtype_vta;	// @[CSR.scala:583:43]
  reg  [2:0]  reg_vconfig_vtype_vsew;	// @[CSR.scala:583:43]
  reg         reg_vconfig_vtype_vlmul_sign;	// @[CSR.scala:583:43]
  reg  [1:0]  reg_vconfig_vtype_vlmul_mag;	// @[CSR.scala:583:43]
  reg  [6:0]  reg_vstart;	// @[CSR.scala:584:42]
  reg         reg_vxsat;	// @[CSR.scala:585:41]
  reg  [1:0]  reg_vxrm;	// @[CSR.scala:586:40]
  reg  [2:0]  reg_mcountinhibit;	// @[CSR.scala:588:34]
  reg  [5:0]  small_0;	// @[Counters.scala:45:41]
  reg  [57:0] large_0;	// @[Counters.scala:50:31]
  wire [63:0] value = {large_0, small_0};	// @[Cat.scala:33:92, Counters.scala:45:41, :50:31]
  reg  [5:0]  small_1;	// @[Counters.scala:45:41]
  reg  [57:0] large_1;	// @[Counters.scala:50:31]
  wire [63:0] value_1 = {large_1, small_1};	// @[Cat.scala:33:92, Counters.scala:45:41, :50:31]
  wire        mip_seip = reg_mip_seip | io_interrupts_seip;	// @[CSR.scala:512:20, :604:57]
  wire [63:0] _GEN = {52'h0, io_interrupts_meip, 1'h0, mip_seip, 1'h0, io_interrupts_mtip, 1'h0, reg_mip_stip, 1'h0, io_interrupts_msip, 1'h0, reg_mip_ssip, 1'h0};	// @[CSR.scala:512:20, :604:57, :612:56, :976:17]
  wire [15:0] _GEN_0 = {4'h0, io_interrupts_meip, 1'h0, mip_seip, 1'h0, io_interrupts_mtip, 1'h0, reg_mip_stip, 1'h0, io_interrupts_msip, 1'h0, reg_mip_ssip, 1'h0} & reg_mie[15:0];	// @[CSR.scala:503:20, :512:20, :604:57, :612:56, :1598:23]
  wire [15:0] _GEN_1 = ~(reg_mstatus_prv[1]) | reg_mstatus_mie ? ~(~_GEN_0 | read_mideleg[15:0]) : 16'h0;	// @[CSR.scala:410:28, :506:38, :612:56, :618:{25,51,62,83,85,105}, Mux.scala:27:73]
  wire [10:0] _GEN_2 = reg_mstatus_v | reg_mstatus_prv == 2'h0 | reg_mstatus_prv == 2'h1 & reg_mstatus_sie ? _GEN_0[11:1] & read_mideleg[11:1] : 11'h0;	// @[CSR.scala:410:28, :418:25, :506:38, :612:56, :619:{25,68,78,98,110,151}, Mux.scala:27:73]
  wire [29:0] _GEN_3 = {reg_pmp_0_addr[28:0], reg_pmp_0_cfg_a[0]};	// @[CSR.scala:501:20, PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_4 = {reg_pmp_1_addr[28:0], reg_pmp_1_cfg_a[0]};	// @[CSR.scala:501:20, PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_5 = {reg_pmp_2_addr[28:0], reg_pmp_2_cfg_a[0]};	// @[CSR.scala:501:20, PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_6 = {reg_pmp_3_addr[28:0], reg_pmp_3_cfg_a[0]};	// @[CSR.scala:501:20, PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_7 = {reg_pmp_4_addr[28:0], reg_pmp_4_cfg_a[0]};	// @[CSR.scala:501:20, PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_8 = {reg_pmp_5_addr[28:0], reg_pmp_5_cfg_a[0]};	// @[CSR.scala:501:20, PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_9 = {reg_pmp_6_addr[28:0], reg_pmp_6_cfg_a[0]};	// @[CSR.scala:501:20, PMP.scala:57:31, :58:23]
  wire [29:0] _GEN_10 = {reg_pmp_7_addr[28:0], reg_pmp_7_cfg_a[0]};	// @[CSR.scala:501:20, PMP.scala:57:31, :58:23]
  reg  [63:0] reg_misa;	// @[CSR.scala:647:25]
  wire [31:0] _read_mtvec_T_5 = reg_mtvec & {24'hFFFFFF, ~(reg_mtvec[0] ? 8'hFE : 8'h2)};	// @[Bitwise.scala:77:12, CSR.scala:402:47, :520:31, :1651:{39,41}, package.scala:166:{35,37,41}]
  wire [63:0] read_mtvec = {32'h0, _read_mtvec_T_5};	// @[CSR.scala:402:47, Cat.scala:33:92, package.scala:166:35]
  wire [38:0] _read_stvec_T_5 = reg_stvec & {31'h7FFFFFFF, ~(reg_stvec[0] ? 8'hFE : 8'h2)};	// @[CSR.scala:577:22, :1598:23, :1651:{39,41}, PMP.scala:58:16, package.scala:166:{35,37,41}]
  wire [63:0] read_stvec = {{25{_read_stvec_T_5[38]}}, _read_stvec_T_5};	// @[Bitwise.scala:77:12, Cat.scala:33:92, package.scala:124:38, :166:35]
  wire [39:0] _GEN_11 = {38'h0, ~(reg_misa[2]), 1'h1};	// @[CSR.scala:530:26, :647:25, :1650:{31,36,45}]
  wire [39:0] _T_30 = ~(~reg_mepc | _GEN_11);	// @[CSR.scala:513:21, :1650:{26,28,31}]
  wire [39:0] _T_44 = ~(~reg_dpc | _GEN_11);	// @[CSR.scala:491:20, :1650:{26,28,31}]
  wire [63:0] sie_mask = reg_mideleg & 64'h222;	// @[CSR.scala:505:18, :506:38, :743:18]
  wire [39:0] _T_61 = ~(~reg_sepc | _GEN_11);	// @[CSR.scala:573:21, :1650:{26,28,31}]
  reg  [63:0] reg_custom_0;	// @[CSR.scala:793:43]
  wire [11:0] decoded_decoded_invInputs = ~io_rw_addr;	// @[pla.scala:78:21]
  wire [10:0] _decoded_decoded_T = {decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], decoded_decoded_invInputs[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :91:29]
  wire [11:0] _decoded_decoded_T_2 = {decoded_decoded_invInputs[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], decoded_decoded_invInputs[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_4 = {io_rw_addr[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], decoded_decoded_invInputs[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_6 = {decoded_decoded_invInputs[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], io_rw_addr[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], decoded_decoded_invInputs[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_8 = {io_rw_addr[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], io_rw_addr[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], decoded_decoded_invInputs[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [10:0] _decoded_decoded_T_10 = {io_rw_addr[1], decoded_decoded_invInputs[2], io_rw_addr[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], decoded_decoded_invInputs[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [9:0]  _decoded_decoded_T_12 = {io_rw_addr[2], io_rw_addr[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], decoded_decoded_invInputs[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [9:0]  _decoded_decoded_T_14 = {decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_16 = {decoded_decoded_invInputs[0], decoded_decoded_invInputs[1], io_rw_addr[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_18 = {io_rw_addr[0], decoded_decoded_invInputs[1], io_rw_addr[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [10:0] _decoded_decoded_T_20 = {io_rw_addr[1], io_rw_addr[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_22 = {decoded_decoded_invInputs[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], io_rw_addr[6], decoded_decoded_invInputs[7], io_rw_addr[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_24 = {io_rw_addr[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], io_rw_addr[6], decoded_decoded_invInputs[7], io_rw_addr[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_26 = {decoded_decoded_invInputs[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], io_rw_addr[6], decoded_decoded_invInputs[7], io_rw_addr[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_28 = {io_rw_addr[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], io_rw_addr[6], decoded_decoded_invInputs[7], io_rw_addr[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [9:0]  _decoded_decoded_T_30 = {io_rw_addr[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], io_rw_addr[6], decoded_decoded_invInputs[7], io_rw_addr[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [4:0]  _decoded_decoded_T_32 = {io_rw_addr[7], io_rw_addr[8], decoded_decoded_invInputs[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_34 = {decoded_decoded_invInputs[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_36 = {io_rw_addr[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_38 = {decoded_decoded_invInputs[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_40 = {io_rw_addr[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_42 = {decoded_decoded_invInputs[0], decoded_decoded_invInputs[1], io_rw_addr[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_44 = {io_rw_addr[0], decoded_decoded_invInputs[1], io_rw_addr[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [10:0] _decoded_decoded_T_46 = {io_rw_addr[1], io_rw_addr[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [10:0] _decoded_decoded_T_48 = {decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], io_rw_addr[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_108 = {decoded_decoded_invInputs[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], io_rw_addr[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_110 = {io_rw_addr[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], io_rw_addr[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_112 = {decoded_decoded_invInputs[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], io_rw_addr[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_114 = {io_rw_addr[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], io_rw_addr[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [9:0]  _decoded_decoded_T_116 = {io_rw_addr[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], io_rw_addr[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [10:0] _decoded_decoded_T_118 = {decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_122 = {decoded_decoded_invInputs[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_124 = {io_rw_addr[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_126 = {decoded_decoded_invInputs[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_128 = {io_rw_addr[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_130 = {decoded_decoded_invInputs[0], decoded_decoded_invInputs[1], io_rw_addr[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_132 = {io_rw_addr[0], decoded_decoded_invInputs[1], io_rw_addr[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_134 = {decoded_decoded_invInputs[0], io_rw_addr[1], io_rw_addr[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_136 = {io_rw_addr[0], io_rw_addr[1], io_rw_addr[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_156 = {io_rw_addr[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_158 = {decoded_decoded_invInputs[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_162 = {decoded_decoded_invInputs[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_164 = {io_rw_addr[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [10:0] _decoded_decoded_T_166 = {io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], io_rw_addr[5], decoded_decoded_invInputs[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [5:0]  _decoded_decoded_T_168 = {io_rw_addr[6], io_rw_addr[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], decoded_decoded_invInputs[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [10:0] _decoded_decoded_T_170 = {decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], io_rw_addr[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [11:0] _decoded_decoded_T_172 = {decoded_decoded_invInputs[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], decoded_decoded_invInputs[10], io_rw_addr[11]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [63:0] _reg_bp_0_control_WIRE_1 = ((io_rw_cmd[1] ? _io_rw_rdata_WIRE : 64'h0) | io_rw_wdata) & ~((&(io_rw_cmd[1:0])) ? io_rw_wdata : 64'h0);	// @[CSR.scala:1628:{9,13,30,39,41,45,49,55}, Mux.scala:27:73]
  wire        system_insn = io_rw_cmd == 3'h4;	// @[CSR.scala:648:32, :858:31]
  wire [11:0] _GEN_12 = ~io_rw_addr;	// @[pla.scala:78:21]
  wire        insn_call = system_insn & (&{_GEN_12[0], _GEN_12[1], _GEN_12[2], _GEN_12[3], _GEN_12[4], _GEN_12[5], _GEN_12[6], _GEN_12[7], _GEN_12[8], _GEN_12[9], _GEN_12[10], _GEN_12[11]});	// @[CSR.scala:858:31, :875:83, Cat.scala:33:92, pla.scala:78:21, :91:29, :98:74]
  wire        insn_break = system_insn & (&{io_rw_addr[0], _GEN_12[1], _GEN_12[2], _GEN_12[3], _GEN_12[4], _GEN_12[5], _GEN_12[6], _GEN_12[7], _GEN_12[8], _GEN_12[9], _GEN_12[10], _GEN_12[11]});	// @[CSR.scala:858:31, :875:83, Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29, :98:74]
  wire        insn_ret = system_insn & (|{&{_GEN_12[2], _GEN_12[3], _GEN_12[4], _GEN_12[5], _GEN_12[6], _GEN_12[7], io_rw_addr[8], _GEN_12[10], _GEN_12[11]}, &{io_rw_addr[10], _GEN_12[11]}});	// @[CSR.scala:858:31, :875:83, Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  wire [29:0] _GEN_13 = ~(io_decode_0_inst[31:2]);	// @[pla.scala:78:21]
  wire [9:0]  _decoded_T_20 = {io_decode_0_inst[22], _GEN_13[21], _GEN_13[22], _GEN_13[23], _GEN_13[24], _GEN_13[25], io_decode_0_inst[28], _GEN_13[27], _GEN_13[28], _GEN_13[29]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [16:0] _decoded_T_22 = {io_decode_0_inst[0], io_decode_0_inst[1], _GEN_13[0], _GEN_13[1], io_decode_0_inst[4], io_decode_0_inst[5], io_decode_0_inst[6], _GEN_13[5], _GEN_13[6], _GEN_13[7], io_decode_0_inst[25], _GEN_13[24], _GEN_13[25], io_decode_0_inst[28], _GEN_13[27], _GEN_13[28], _GEN_13[29]};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29]
  wire [1:0]  _decoded_orMatrixOutputs_T_10 = {&{io_decode_0_inst[0], _GEN_13[20], _GEN_13[21], _GEN_13[22], _GEN_13[23], _GEN_13[24], _GEN_13[25], io_decode_0_inst[28], _GEN_13[28], _GEN_13[29]}, &{io_decode_0_inst[30], _GEN_13[29]}};	// @[Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29, :98:74]
  wire        is_counter = io_decode_0_inst[31:20] > 12'hBFF & io_decode_0_inst[31:20] < 12'hC20 | io_decode_0_inst[31:20] > 12'hC7F & io_decode_0_inst[31:20] < 12'hCA0;	// @[CSR.scala:879:27, :886:81, package.scala:205:{47,55,60}]
  wire        allow_sfence_vma = reg_mstatus_prv[1] | ~(~reg_mstatus_v & reg_mstatus_tvm);	// @[CSR.scala:410:28, :888:61, :889:{70,73,77}]
  wire [31:0] _GEN_14 = {27'h0, io_decode_0_inst[24:20]};	// @[CSR.scala:879:27, :893:28, :894:70]
  wire [31:0] _io_decode_0_virtual_access_illegal_T_3 = (reg_mcounteren & 32'h7) >> _GEN_14;	// @[CSR.scala:535:18, :536:32, :894:70]
  wire [31:0] _io_decode_0_virtual_access_illegal_T_11 = (reg_scounteren & 32'h7) >> _GEN_14;	// @[CSR.scala:536:32, :539:18, :540:38, :894:70, :895:75]
  wire [31:0] _io_decode_0_virtual_access_illegal_T_6 = 32'h0 >> _GEN_14;	// @[CSR.scala:402:47, :894:70, :896:63]
  wire        _io_decode_0_fp_illegal_output = reg_mstatus_fs == 2'h0 | reg_mstatus_v | ~(reg_misa[5]);	// @[CSR.scala:410:28, :647:25, :897:{39,91,94,103}]
  wire        _io_decode_0_vector_illegal_output = reg_mstatus_vs == 2'h0 | reg_mstatus_v & reg_vsstatus_vs == 2'h0 | ~(reg_misa[21]);	// @[CSR.scala:410:28, :566:25, :647:25, :899:{43,68,87,95,98,107}]
  wire [8:0]  _GEN_15 = ~(io_decode_0_inst[31:23]);	// @[CSR.scala:879:27, pla.scala:78:21]
  wire [8:0]  _io_decode_0_fp_csr_T = {_GEN_15[0], _GEN_15[1], _GEN_15[2], _GEN_15[3], _GEN_15[4], _GEN_15[5], _GEN_15[6], _GEN_15[7], _GEN_15[8]};	// @[Cat.scala:33:92, pla.scala:78:21, :91:29]
  wire        _io_decode_0_virtual_access_illegal_T_24 = io_decode_0_inst[31:20] == 12'h180;	// @[CSR.scala:879:27, :881:93]
  wire        csr_exists =
    io_decode_0_inst[31:20] == 12'h7A0 | io_decode_0_inst[31:20] == 12'h7A1 | io_decode_0_inst[31:20] == 12'h7A2 | io_decode_0_inst[31:20] == 12'h7A3 | io_decode_0_inst[31:20] == 12'h301 | io_decode_0_inst[31:20] == 12'h300 | io_decode_0_inst[31:20] == 12'h305 | io_decode_0_inst[31:20] == 12'h344 | io_decode_0_inst[31:20] == 12'h304 | io_decode_0_inst[31:20] == 12'h340 | io_decode_0_inst[31:20] == 12'h341 | io_decode_0_inst[31:20] == 12'h343 | io_decode_0_inst[31:20] == 12'h342 | io_decode_0_inst[31:20] == 12'hF14 | io_decode_0_inst[31:20] == 12'h7B0 | io_decode_0_inst[31:20] == 12'h7B1 | io_decode_0_inst[31:20] == 12'h7B2 | io_decode_0_inst[31:20] == 12'h1 | io_decode_0_inst[31:20] == 12'h2 | io_decode_0_inst[31:20] == 12'h3 | io_decode_0_inst[31:20] == 12'h9 | io_decode_0_inst[31:20] == 12'hA | io_decode_0_inst[31:20] == 12'hF | io_decode_0_inst[31:20] == 12'h8 | io_decode_0_inst[31:20] == 12'hC21 | io_decode_0_inst[31:20] == 12'hC20 | io_decode_0_inst[31:20] == 12'hC22 | io_decode_0_inst[31:20] == 12'h320 | io_decode_0_inst[31:20] == 12'hB00 | io_decode_0_inst[31:20] == 12'hB02 | io_decode_0_inst[31:20] == 12'h323 | io_decode_0_inst[31:20] == 12'hB03 | io_decode_0_inst[31:20] == 12'hC03 | io_decode_0_inst[31:20] == 12'h324 | io_decode_0_inst[31:20] == 12'hB04 | io_decode_0_inst[31:20] == 12'hC04 | io_decode_0_inst[31:20] == 12'h325 | io_decode_0_inst[31:20] == 12'hB05 | io_decode_0_inst[31:20] == 12'hC05 | io_decode_0_inst[31:20] == 12'h326 | io_decode_0_inst[31:20] == 12'hB06 | io_decode_0_inst[31:20] == 12'hC06 | io_decode_0_inst[31:20] == 12'h327 | io_decode_0_inst[31:20] == 12'hB07 | io_decode_0_inst[31:20] == 12'hC07 | io_decode_0_inst[31:20] == 12'h328 | io_decode_0_inst[31:20] == 12'hB08 | io_decode_0_inst[31:20] == 12'hC08 | io_decode_0_inst[31:20] == 12'h329 | io_decode_0_inst[31:20] == 12'hB09 | io_decode_0_inst[31:20] == 12'hC09 | io_decode_0_inst[31:20] == 12'h32A | io_decode_0_inst[31:20] == 12'hB0A | io_decode_0_inst[31:20] == 12'hC0A | io_decode_0_inst[31:20] == 12'h32B
    | io_decode_0_inst[31:20] == 12'hB0B | io_decode_0_inst[31:20] == 12'hC0B | io_decode_0_inst[31:20] == 12'h32C | io_decode_0_inst[31:20] == 12'hB0C | io_decode_0_inst[31:20] == 12'hC0C | io_decode_0_inst[31:20] == 12'h32D | io_decode_0_inst[31:20] == 12'hB0D | io_decode_0_inst[31:20] == 12'hC0D | io_decode_0_inst[31:20] == 12'h32E | io_decode_0_inst[31:20] == 12'hB0E | io_decode_0_inst[31:20] == 12'hC0E | io_decode_0_inst[31:20] == 12'h32F | io_decode_0_inst[31:20] == 12'hB0F | io_decode_0_inst[31:20] == 12'hC0F | io_decode_0_inst[31:20] == 12'h330 | io_decode_0_inst[31:20] == 12'hB10 | io_decode_0_inst[31:20] == 12'hC10 | io_decode_0_inst[31:20] == 12'h331 | io_decode_0_inst[31:20] == 12'hB11 | io_decode_0_inst[31:20] == 12'hC11 | io_decode_0_inst[31:20] == 12'h332 | io_decode_0_inst[31:20] == 12'hB12 | io_decode_0_inst[31:20] == 12'hC12 | io_decode_0_inst[31:20] == 12'h333 | io_decode_0_inst[31:20] == 12'hB13 | io_decode_0_inst[31:20] == 12'hC13 | io_decode_0_inst[31:20] == 12'h334 | io_decode_0_inst[31:20] == 12'hB14 | io_decode_0_inst[31:20] == 12'hC14 | io_decode_0_inst[31:20] == 12'h335 | io_decode_0_inst[31:20] == 12'hB15 | io_decode_0_inst[31:20] == 12'hC15 | io_decode_0_inst[31:20] == 12'h336 | io_decode_0_inst[31:20] == 12'hB16 | io_decode_0_inst[31:20] == 12'hC16 | io_decode_0_inst[31:20] == 12'h337 | io_decode_0_inst[31:20] == 12'hB17 | io_decode_0_inst[31:20] == 12'hC17 | io_decode_0_inst[31:20] == 12'h338 | io_decode_0_inst[31:20] == 12'hB18 | io_decode_0_inst[31:20] == 12'hC18 | io_decode_0_inst[31:20] == 12'h339 | io_decode_0_inst[31:20] == 12'hB19 | io_decode_0_inst[31:20] == 12'hC19 | io_decode_0_inst[31:20] == 12'h33A | io_decode_0_inst[31:20] == 12'hB1A | io_decode_0_inst[31:20] == 12'hC1A | io_decode_0_inst[31:20] == 12'h33B | io_decode_0_inst[31:20] == 12'hB1B | io_decode_0_inst[31:20] == 12'hC1B | io_decode_0_inst[31:20] == 12'h33C | io_decode_0_inst[31:20] == 12'hB1C | io_decode_0_inst[31:20] == 12'hC1C | io_decode_0_inst[31:20] == 12'h33D | io_decode_0_inst[31:20] == 12'hB1D
    | io_decode_0_inst[31:20] == 12'hC1D | io_decode_0_inst[31:20] == 12'h33E | io_decode_0_inst[31:20] == 12'hB1E | io_decode_0_inst[31:20] == 12'hC1E | io_decode_0_inst[31:20] == 12'h33F | io_decode_0_inst[31:20] == 12'hB1F | io_decode_0_inst[31:20] == 12'hC1F | io_decode_0_inst[31:20] == 12'h306 | io_decode_0_inst[31:20] == 12'hC00 | io_decode_0_inst[31:20] == 12'hC02 | io_decode_0_inst[31:20] == 12'h100 | io_decode_0_inst[31:20] == 12'h144 | io_decode_0_inst[31:20] == 12'h104 | io_decode_0_inst[31:20] == 12'h140 | io_decode_0_inst[31:20] == 12'h142 | io_decode_0_inst[31:20] == 12'h143 | _io_decode_0_virtual_access_illegal_T_24 | io_decode_0_inst[31:20] == 12'h141 | io_decode_0_inst[31:20] == 12'h105 | io_decode_0_inst[31:20] == 12'h106 | io_decode_0_inst[31:20] == 12'h303 | io_decode_0_inst[31:20] == 12'h302 | io_decode_0_inst[31:20] == 12'h3A0 | io_decode_0_inst[31:20] == 12'h3A2 | io_decode_0_inst[31:20] == 12'h3B0 | io_decode_0_inst[31:20] == 12'h3B1 | io_decode_0_inst[31:20] == 12'h3B2 | io_decode_0_inst[31:20] == 12'h3B3 | io_decode_0_inst[31:20] == 12'h3B4 | io_decode_0_inst[31:20] == 12'h3B5 | io_decode_0_inst[31:20] == 12'h3B6 | io_decode_0_inst[31:20] == 12'h3B7 | io_decode_0_inst[31:20] == 12'h3B8 | io_decode_0_inst[31:20] == 12'h3B9 | io_decode_0_inst[31:20] == 12'h3BA | io_decode_0_inst[31:20] == 12'h3BB | io_decode_0_inst[31:20] == 12'h3BC | io_decode_0_inst[31:20] == 12'h3BD | io_decode_0_inst[31:20] == 12'h3BE | io_decode_0_inst[31:20] == 12'h3BF | io_decode_0_inst[31:20] == 12'h7C1 | io_decode_0_inst[31:20] == 12'hF12 | io_decode_0_inst[31:20] == 12'hF11 | io_decode_0_inst[31:20] == 12'hF13;	// @[CSR.scala:879:27, :881:{93,111}, :914:25, package.scala:205:{47,60}]
  wire        _io_decode_0_system_illegal_T = reg_mstatus_prv < io_decode_0_inst[29:28];	// @[CSR.scala:175:36, :410:28, :879:27, :902:42]
  wire [5:0]  _GEN_16 = ~(io_decode_0_inst[31:26]);	// @[CSR.scala:879:27, pla.scala:78:21]
  wire [7:0]  _GEN_17 = ~(io_decode_0_inst[31:24]);	// @[CSR.scala:879:27, pla.scala:78:21]
  wire [11:0] io_decode_0_write_flush_addr_m = io_decode_0_inst[31:20] | 12'h300;	// @[CSR.scala:879:27, :914:25]
  wire [63:0] _GEN_18 = {60'h0, {2'h0, reg_mstatus_prv[0] & reg_mstatus_v ? 2'h2 : reg_mstatus_prv} - 4'h8};	// @[CSR.scala:410:28, :927:105, :941:{8,40,45,65}]
  wire [63:0] cause = insn_call ? _GEN_18 : insn_break ? 64'h3 : io_cause;	// @[CSR.scala:875:83, :941:8, :942:14]
  wire        _causeIsDebugTrigger_T_2 = cause[7:0] == 8'hE;	// @[CSR.scala:941:8, :943:25, :944:53]
  wire        causeIsDebugInt = cause[63] & _causeIsDebugTrigger_T_2;	// @[CSR.scala:941:8, :944:{30,39,53}]
  wire        causeIsDebugTrigger = ~(cause[63]) & _causeIsDebugTrigger_T_2;	// @[CSR.scala:941:8, :944:{30,53}, :945:{29,44}]
  wire [3:0]  _causeIsDebugBreak_T_4 = {reg_dcsr_ebreakm, 1'h0, reg_dcsr_ebreaks, reg_dcsr_ebreaku} >> reg_mstatus_prv;	// @[CSR.scala:410:28, :418:25, :946:134, Cat.scala:33:92]
  wire        trapToDebug = reg_singleStepped | causeIsDebugInt | causeIsDebugTrigger | ~(cause[63]) & insn_break & _causeIsDebugBreak_T_4[0] | reg_debug;	// @[CSR.scala:490:26, :494:30, :875:83, :941:8, :944:{30,39}, :945:44, :946:{27,56,134}, :947:119]
  wire [63:0] _GEN_19 = {56'h0, cause[7:0]};	// @[CSR.scala:941:8, :943:25, :951:100]
  wire [63:0] _delegate_T_3 = read_mideleg >> _GEN_19;	// @[CSR.scala:506:38, :951:100]
  wire [63:0] _delegate_T_5 = read_medeleg >> _GEN_19;	// @[CSR.scala:510:38, :951:{100,126}]
  wire        delegate = ~(reg_mstatus_prv[1]) & (cause[63] ? _delegate_T_3[0] : _delegate_T_5[0]);	// @[CSR.scala:410:28, :618:51, :941:8, :944:30, :951:{66,72,100,126}]
  wire [63:0] _delegateVS_T_2 = 64'h0 >> _GEN_19;	// @[CSR.scala:951:100, :952:80]
  wire [63:0] _delegateVS_T_4 = 64'h0 >> _GEN_19;	// @[CSR.scala:951:100, :952:106]
  wire        delegateVS = reg_mstatus_v & delegate & (cause[63] ? _delegateVS_T_2[0] : _delegateVS_T_4[0]);	// @[CSR.scala:410:28, :941:8, :944:30, :951:66, :952:{46,52,80,106}]
  wire [39:0] _GEN_20 = delegate ? (delegateVS ? 40'h0 : {_read_stvec_T_5[38], _read_stvec_T_5}) : {8'h0, _read_mtvec_T_5};	// @[CSR.scala:951:66, :952:46, :959:{19,33}, Cat.scala:33:92, package.scala:124:38, :166:35]
  wire        _exception_T = insn_call | insn_break;	// @[CSR.scala:875:83, :981:24]
  assign _io_singleStep_output = reg_dcsr_step & ~reg_debug;	// @[CSR.scala:418:25, :490:26, :909:45, :982:34]
  assign _io_status_sd_output = (&reg_mstatus_fs) | (&reg_mstatus_vs);	// @[CSR.scala:410:28, :984:{32,58,74}]
  wire [39:0] _io_mepc_T_4 = ~(~reg_mepc | _GEN_11);	// @[CSR.scala:513:21, :1650:{26,28,31}]
  wire [39:0] _io_sepc_T_4 = ~(~reg_sepc | _GEN_11);	// @[CSR.scala:573:21, :1650:{26,28,31}]
  wire        _io_trace_0_exception_output = _exception_T | io_exception;	// @[CSR.scala:981:24, :1027:43]
  wire        _GEN_21 = delegateVS | delegate;	// @[CSR.scala:410:28, :951:66, :952:46, :1063:37, :1072:35, :1087:23]
  wire [1:0]  _GEN_22 = {~_GEN_21, 1'h1};	// @[CSR.scala:410:28, :530:26, :1063:37, :1071:15, :1072:35, :1084:15, :1087:23, :1096:15]
  wire        _T_435 = io_rw_addr[10] & io_rw_addr[7];	// @[CSR.scala:1139:{43,48,61}]
  wire [1:0]  _GEN_23 = {1'h0, reg_mstatus_v ? reg_vsstatus_spp : reg_mstatus_spp};	// @[CSR.scala:410:28, :566:25, :1122:48, :1123:29, :1127:17, :1135:17, :1139:66]
  wire [1:0]  ret_prv = io_rw_addr[9] ? (_T_435 ? reg_dcsr_prv : reg_mstatus_mpp) : _GEN_23;	// @[CSR.scala:410:28, :418:25, :1122:{43,48}, :1123:29, :1139:{48,66}, :1140:15, :1144:65]
  wire        _io_csr_stall_output = reg_wfi | io_status_cease_r;	// @[CSR.scala:579:54, :1166:27, Reg.scala:35:20]
  wire [31:0] _io_rw_rdata_T_14 = (&_decoded_decoded_T_162) ? {16'h4000, reg_dcsr_ebreakm, 1'h0, reg_dcsr_ebreaks, reg_dcsr_ebreaku, 3'h0, reg_dcsr_cause, reg_dcsr_v, 2'h0, reg_dcsr_step, reg_dcsr_prv} : 32'h0;	// @[CSR.scala:402:47, :415:44, :418:25, :669:27, Cat.scala:33:92, Mux.scala:27:73, pla.scala:98:74]
  wire [4:0]  _io_rw_rdata_T_17 = (&_decoded_decoded_T) ? reg_fflags : 5'h0;	// @[CSR.scala:581:23, Cat.scala:33:92, Mux.scala:27:73, pla.scala:98:74]
  wire [2:0]  _io_rw_rdata_T_18 = (&_decoded_decoded_T_2) ? reg_frm : 3'h0;	// @[CSR.scala:415:44, :582:20, Cat.scala:33:92, Mux.scala:27:73, pla.scala:98:74]
  wire [7:0]  _io_rw_rdata_T_19 = (&_decoded_decoded_T_4) ? {reg_frm, reg_fflags} : 8'h0;	// @[CSR.scala:581:23, :582:20, Cat.scala:33:92, Mux.scala:27:73, pla.scala:98:74]
  wire [1:0]  _io_rw_rdata_T_21 = (&_decoded_decoded_T_10) ? reg_vxrm : 2'h0;	// @[CSR.scala:586:40, Cat.scala:33:92, Mux.scala:27:73, pla.scala:98:74]
  wire [2:0]  _io_rw_rdata_T_22 = (&_decoded_decoded_T_12) ? {reg_vxrm, reg_vxsat} : 3'h0;	// @[CSR.scala:415:44, :585:41, :586:40, Cat.scala:33:92, Mux.scala:27:73, pla.scala:98:74]
  wire [6:0]  _io_rw_rdata_T_23 = (&_decoded_decoded_T_6) ? reg_vstart : 7'h0;	// @[CSR.scala:584:42, Cat.scala:33:92, Mux.scala:27:73, pla.scala:98:74]
  wire [7:0]  _io_rw_rdata_T_25 = (&{decoded_decoded_invInputs[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], io_rw_addr[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], decoded_decoded_invInputs[8], decoded_decoded_invInputs[9], io_rw_addr[10], io_rw_addr[11]}) ? reg_vconfig_vl : 8'h0;	// @[CSR.scala:583:43, Cat.scala:33:92, Mux.scala:27:73, pla.scala:78:21, :90:45, :91:29, :98:74]
  wire [2:0]  _io_rw_rdata_T_27 = (&_decoded_decoded_T_48) ? reg_mcountinhibit : 3'h0;	// @[CSR.scala:415:44, :588:34, Cat.scala:33:92, Mux.scala:27:73, pla.scala:98:74]
  wire [2:0]  _GEN_24 = (&_decoded_decoded_T_46) ? reg_mcounteren[2:0] : 3'h0;	// @[CSR.scala:415:44, :535:18, :536:32, Cat.scala:33:92, Mux.scala:27:73, pla.scala:98:74]
  wire [2:0]  _GEN_25 = (&_decoded_decoded_T_20) ? reg_scounteren[2:0] : 3'h0;	// @[CSR.scala:415:44, :539:18, :540:38, Cat.scala:33:92, Mux.scala:27:73, pla.scala:98:74]
  wire [29:0] _io_rw_rdata_T_134 = (&_decoded_decoded_T_122) ? reg_pmp_0_addr : 30'h0;	// @[CSR.scala:501:20, Cat.scala:33:92, Mux.scala:27:73, pla.scala:98:74]
  wire [29:0] _io_rw_rdata_T_135 = (&_decoded_decoded_T_124) ? reg_pmp_1_addr : 30'h0;	// @[CSR.scala:501:20, Cat.scala:33:92, Mux.scala:27:73, pla.scala:98:74]
  wire [29:0] _io_rw_rdata_T_136 = (&_decoded_decoded_T_126) ? reg_pmp_2_addr : 30'h0;	// @[CSR.scala:501:20, Cat.scala:33:92, Mux.scala:27:73, pla.scala:98:74]
  wire [29:0] _io_rw_rdata_T_137 = (&_decoded_decoded_T_128) ? reg_pmp_3_addr : 30'h0;	// @[CSR.scala:501:20, Cat.scala:33:92, Mux.scala:27:73, pla.scala:98:74]
  wire [29:0] _io_rw_rdata_T_138 = (&_decoded_decoded_T_130) ? reg_pmp_4_addr : 30'h0;	// @[CSR.scala:501:20, Cat.scala:33:92, Mux.scala:27:73, pla.scala:98:74]
  wire [29:0] _io_rw_rdata_T_139 = (&_decoded_decoded_T_132) ? reg_pmp_5_addr : 30'h0;	// @[CSR.scala:501:20, Cat.scala:33:92, Mux.scala:27:73, pla.scala:98:74]
  wire [29:0] _io_rw_rdata_T_140 = (&_decoded_decoded_T_134) ? reg_pmp_6_addr : 30'h0;	// @[CSR.scala:501:20, Cat.scala:33:92, Mux.scala:27:73, pla.scala:98:74]
  wire [29:0] _io_rw_rdata_T_141 = (&_decoded_decoded_T_136) ? reg_pmp_7_addr : 30'h0;	// @[CSR.scala:501:20, Cat.scala:33:92, Mux.scala:27:73, pla.scala:98:74]
  wire [14:0] _GEN_26 = ((&_decoded_decoded_T_116) ? {4'h0, io_interrupts_meip, 1'h0, mip_seip, 1'h0, io_interrupts_mtip, 1'h0, reg_mip_stip, 1'h0, io_interrupts_msip, 1'h0, reg_mip_ssip} : 15'h0) | _io_rw_rdata_T_14[15:1];	// @[CSR.scala:512:20, :604:57, :608:22, :1598:23, Cat.scala:33:92, Mux.scala:27:73, pla.scala:98:74]
  wire [3:0]  _GEN_27 = _GEN_26[3:0] | _io_rw_rdata_T_17[4:1];	// @[Mux.scala:27:73]
  wire [2:0]  _GEN_28 = _GEN_26[6:4] | _io_rw_rdata_T_19[7:5];	// @[Mux.scala:27:73]
  wire [1:0]  _GEN_29 = _GEN_27[1:0] | _io_rw_rdata_T_18[2:1] | _io_rw_rdata_T_19[2:1];	// @[Mux.scala:27:73]
  wire [1:0]  _GEN_30 = _GEN_27[3:2] | _io_rw_rdata_T_19[4:3] | _io_rw_rdata_T_23[4:3] | _io_rw_rdata_T_25[4:3];	// @[Mux.scala:27:73]
  wire [63:0] _GEN_31 =
    ((&{decoded_decoded_invInputs[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], decoded_decoded_invInputs[8], decoded_decoded_invInputs[9], io_rw_addr[10], io_rw_addr[11]}) ? value : 64'h0) | ((&_decoded_decoded_T_14) ? {_io_status_sd_output, 43'h2000, reg_mstatus_mxr, reg_mstatus_sum, 3'h0, reg_mstatus_fs, 2'h0, reg_mstatus_vs, reg_mstatus_spp, 2'h0, reg_mstatus_spie, 3'h0, reg_mstatus_sie, 1'h0} : 64'h0) | ((&_decoded_decoded_T_30) ? _GEN & sie_mask : 64'h0) | ((&_decoded_decoded_T_16) ? reg_mie & sie_mask : 64'h0) | ((&_decoded_decoded_T_22) ? reg_sscratch : 64'h0) | ((&_decoded_decoded_T_26) ? reg_scause : 64'h0) | ((&_decoded_decoded_T_28) ? {{24{reg_stval[39]}}, reg_stval} : 64'h0) | ((&_decoded_decoded_T_32) ? {reg_satp_mode, 16'h0, reg_satp_ppn} : 64'h0) | ((&_decoded_decoded_T_24) ? {{24{_T_61[39]}}, _T_61} : 64'h0) | ((&_decoded_decoded_T_18) ? read_stvec : 64'h0) | ((&_decoded_decoded_T_40) ? read_mideleg : 64'h0) | ((&_decoded_decoded_T_38) ? read_medeleg : 64'h0) | ((&_decoded_decoded_T_118) ? {reg_pmp_7_cfg_l, 2'h0, reg_pmp_7_cfg_a, reg_pmp_7_cfg_x, reg_pmp_7_cfg_w, reg_pmp_7_cfg_r, reg_pmp_6_cfg_l, 2'h0, reg_pmp_6_cfg_a, reg_pmp_6_cfg_x, reg_pmp_6_cfg_w, reg_pmp_6_cfg_r, reg_pmp_5_cfg_l, 2'h0, reg_pmp_5_cfg_a, reg_pmp_5_cfg_x, reg_pmp_5_cfg_w, reg_pmp_5_cfg_r, reg_pmp_4_cfg_l, 2'h0, reg_pmp_4_cfg_a, reg_pmp_4_cfg_x, reg_pmp_4_cfg_w, reg_pmp_4_cfg_r, reg_pmp_3_cfg_l, 2'h0, reg_pmp_3_cfg_a, reg_pmp_3_cfg_x, reg_pmp_3_cfg_w, reg_pmp_3_cfg_r, reg_pmp_2_cfg_l, 2'h0, reg_pmp_2_cfg_a, reg_pmp_2_cfg_x, reg_pmp_2_cfg_w, reg_pmp_2_cfg_r, reg_pmp_1_cfg_l, 2'h0, reg_pmp_1_cfg_a, reg_pmp_1_cfg_x, reg_pmp_1_cfg_w, reg_pmp_1_cfg_r, reg_pmp_0_cfg_l, 2'h0, reg_pmp_0_cfg_a, reg_pmp_0_cfg_x, reg_pmp_0_cfg_w, reg_pmp_0_cfg_r} : 64'h0) | ((&_decoded_decoded_T_168) ? reg_custom_0 : 64'h0)
    | {32'h0,
       _io_rw_rdata_T_14[31:30],
       _io_rw_rdata_T_134[29:16] | _io_rw_rdata_T_135[29:16] | _io_rw_rdata_T_136[29:16] | _io_rw_rdata_T_137[29:16] | _io_rw_rdata_T_138[29:16] | _io_rw_rdata_T_139[29:16] | _io_rw_rdata_T_140[29:16] | _io_rw_rdata_T_141[29:16],
       _GEN_26[14:7] | _io_rw_rdata_T_134[15:8] | _io_rw_rdata_T_135[15:8] | _io_rw_rdata_T_136[15:8] | _io_rw_rdata_T_137[15:8] | _io_rw_rdata_T_138[15:8] | _io_rw_rdata_T_139[15:8] | _io_rw_rdata_T_140[15:8] | _io_rw_rdata_T_141[15:8],
       _GEN_28[2] | _io_rw_rdata_T_25[7] | _io_rw_rdata_T_134[7] | _io_rw_rdata_T_135[7] | _io_rw_rdata_T_136[7] | _io_rw_rdata_T_137[7] | _io_rw_rdata_T_138[7] | _io_rw_rdata_T_139[7] | _io_rw_rdata_T_140[7] | _io_rw_rdata_T_141[7],
       _GEN_28[1:0] | _io_rw_rdata_T_23[6:5] | _io_rw_rdata_T_25[6:5] | _io_rw_rdata_T_134[6:5] | _io_rw_rdata_T_135[6:5] | _io_rw_rdata_T_136[6:5] | _io_rw_rdata_T_137[6:5] | _io_rw_rdata_T_138[6:5] | _io_rw_rdata_T_139[6:5] | _io_rw_rdata_T_140[6:5] | _io_rw_rdata_T_141[6:5],
       _GEN_30[1] | (&{io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], io_rw_addr[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], decoded_decoded_invInputs[8], decoded_decoded_invInputs[9], io_rw_addr[10], io_rw_addr[11]}) | _io_rw_rdata_T_134[4] | _io_rw_rdata_T_135[4] | _io_rw_rdata_T_136[4] | _io_rw_rdata_T_137[4] | _io_rw_rdata_T_138[4] | _io_rw_rdata_T_139[4] | _io_rw_rdata_T_140[4] | _io_rw_rdata_T_141[4],
       _GEN_30[0] | _io_rw_rdata_T_134[3] | _io_rw_rdata_T_135[3] | _io_rw_rdata_T_136[3] | _io_rw_rdata_T_137[3] | _io_rw_rdata_T_138[3] | _io_rw_rdata_T_139[3] | _io_rw_rdata_T_140[3] | _io_rw_rdata_T_141[3],
       _GEN_29[1] | _io_rw_rdata_T_22[2] | _io_rw_rdata_T_23[2] | _io_rw_rdata_T_25[2] | _io_rw_rdata_T_27[2] | _GEN_24[2] | _GEN_25[2] | _io_rw_rdata_T_134[2] | _io_rw_rdata_T_135[2] | _io_rw_rdata_T_136[2] | _io_rw_rdata_T_137[2] | _io_rw_rdata_T_138[2] | _io_rw_rdata_T_139[2] | _io_rw_rdata_T_140[2] | _io_rw_rdata_T_141[2],
       _GEN_29[0] | _io_rw_rdata_T_21[1] | _io_rw_rdata_T_22[1] | _io_rw_rdata_T_23[1] | _io_rw_rdata_T_25[1] | _io_rw_rdata_T_27[1] | _GEN_24[1] | _GEN_25[1] | _io_rw_rdata_T_134[1] | _io_rw_rdata_T_135[1] | _io_rw_rdata_T_136[1] | _io_rw_rdata_T_137[1] | _io_rw_rdata_T_138[1] | _io_rw_rdata_T_139[1] | _io_rw_rdata_T_140[1] | _io_rw_rdata_T_141[1],
       (&{io_rw_addr[2], decoded_decoded_invInputs[3], io_rw_addr[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], io_rw_addr[11]}) & io_hartid | _io_rw_rdata_T_14[0] | _io_rw_rdata_T_17[0] | _io_rw_rdata_T_18[0] | _io_rw_rdata_T_19[0] | (&_decoded_decoded_T_8) & reg_vxsat | _io_rw_rdata_T_21[0] | _io_rw_rdata_T_22[0] | _io_rw_rdata_T_23[0] | _io_rw_rdata_T_25[0] | _io_rw_rdata_T_27[0] | _GEN_24[0] | _GEN_25[0] | _io_rw_rdata_T_134[0] | _io_rw_rdata_T_135[0] | _io_rw_rdata_T_136[0] | _io_rw_rdata_T_137[0] | _io_rw_rdata_T_138[0] | _io_rw_rdata_T_139[0] | _io_rw_rdata_T_140[0] | _io_rw_rdata_T_141[0] | (&{decoded_decoded_invInputs[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], io_rw_addr[11]})} | ((&{io_rw_addr[0], io_rw_addr[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], io_rw_addr[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], io_rw_addr[8], io_rw_addr[9], io_rw_addr[10], io_rw_addr[11]}) ? 64'h20181004 : 64'h0);	// @[Bitwise.scala:77:12, CSR.scala:402:47, :410:28, :415:44, :501:20, :503:20, :506:38, :510:38, :574:23, :575:22, :576:25, :578:21, :585:41, :612:56, :743:18, :746:28, :747:29, :762:37, :764:58, :770:43, :793:43, :984:58, :1650:26, Cat.scala:33:92, Mux.scala:27:73, package.scala:124:38, pla.scala:78:21, :90:45, :91:29, :98:74]
  assign _io_rw_rdata_WIRE =
    ((&_decoded_decoded_T_156) ? {4'h2, reg_bp_0_control_dmode, 46'h40000000000, reg_bp_0_control_action, reg_bp_0_control_chain, 2'h0, reg_bp_0_control_tmatch, reg_bp_0_control_m, 1'h0, reg_bp_0_control_s, reg_bp_0_control_u, reg_bp_0_control_x, reg_bp_0_control_w, reg_bp_0_control_r} : 64'h0) | ((&_decoded_decoded_T_158) ? {{25{reg_bp_0_address[38]}}, reg_bp_0_address} : 64'h0) | ((&_decoded_decoded_T_36) ? reg_misa : 64'h0) | ((&_decoded_decoded_T_34) ? {_io_status_sd_output, 23'h0, reg_mstatus_mpv, reg_mstatus_gva, 15'h1400, reg_mstatus_tsr, reg_mstatus_tw, reg_mstatus_tvm, reg_mstatus_mxr, reg_mstatus_sum, reg_mstatus_mprv, 2'h0, reg_mstatus_fs, reg_mstatus_mpp, reg_mstatus_vs, reg_mstatus_spp, reg_mstatus_mpie, 1'h0, reg_mstatus_spie, 1'h0, reg_mstatus_mie, 1'h0, reg_mstatus_sie, 1'h0} : 64'h0) | ((&_decoded_decoded_T_44) ? read_mtvec : 64'h0) | ((&_decoded_decoded_T_42) ? reg_mie : 64'h0) | ((&_decoded_decoded_T_108) ? reg_mscratch : 64'h0) | ((&_decoded_decoded_T_110) ? {{24{_T_30[39]}}, _T_30} : 64'h0) | ((&_decoded_decoded_T_114) ? {{24{reg_mtval[39]}}, reg_mtval} : 64'h0) | ((&_decoded_decoded_T_112) ? reg_mcause : 64'h0) | ((&_decoded_decoded_T_164) ? {{24{_T_44[39]}}, _T_44} : 64'h0) | ((&_decoded_decoded_T_166) ? reg_dscratch0 : 64'h0) | ((&{io_rw_addr[0], decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], io_rw_addr[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], decoded_decoded_invInputs[8], decoded_decoded_invInputs[9], io_rw_addr[10], io_rw_addr[11]}) ? {reg_vconfig_vtype_vill, 55'h0, reg_vconfig_vtype_vma, reg_vconfig_vtype_vta, reg_vconfig_vtype_vsew, reg_vconfig_vtype_vlmul_sign, reg_vconfig_vtype_vlmul_mag} : 64'h0) | ((&_decoded_decoded_T_170) ? value_1 : 64'h0) | ((&_decoded_decoded_T_172) ? value : 64'h0)
    | ((&{decoded_decoded_invInputs[1], decoded_decoded_invInputs[2], decoded_decoded_invInputs[3], decoded_decoded_invInputs[4], decoded_decoded_invInputs[5], decoded_decoded_invInputs[6], decoded_decoded_invInputs[7], decoded_decoded_invInputs[8], decoded_decoded_invInputs[9], io_rw_addr[10], io_rw_addr[11]}) ? value_1 : 64'h0) | _GEN_31;	// @[Bitwise.scala:77:12, CSR.scala:410:28, :492:26, :500:19, :503:20, :514:27, :515:22, :517:25, :583:43, :647:25, :648:32, :654:48, :700:41, :984:58, :1475:67, :1650:26, Cat.scala:33:92, Mux.scala:27:73, :47:70, package.scala:124:38, :155:13, pla.scala:78:21, :90:45, :91:29, :98:74]
  wire        csr_wen = io_rw_cmd == 3'h6 | (&io_rw_cmd) | io_rw_cmd == 3'h5;	// @[Mux.scala:47:70, package.scala:16:47, :73:59]
  wire        set_vs_dirty = io_vector_set_vstart_valid | (csr_wen ? (&_decoded_decoded_T_12) | (&_decoded_decoded_T_8) | (&_decoded_decoded_T_10) | (&_decoded_decoded_T_6) | io_vector_set_vxsat | io_vector_set_vs_dirty : io_vector_set_vxsat | io_vector_set_vs_dirty);	// @[CSR.scala:1196:33, :1221:26, :1223:20, :1229:18, :1515:{40,55}, :1516:{40,55}, :1517:{40,55}, :1518:40, :1519:22, :1532:33, :1533:20, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
  wire [6:0]  nextSmall_1 = {1'h0, small_1} + {6'h0, ~_io_csr_stall_output};	// @[CSR.scala:592:56, :1166:27, Counters.scala:45:41, :46:33]
  always @(posedge io_ungated_clock) begin
    if (reset) begin
      reg_wfi <= 1'h0;	// @[CSR.scala:579:54]
      small_1 <= 6'h0;	// @[Counters.scala:45:41]
      large_1 <= 58'h0;	// @[Counters.scala:50:31]
    end
    else begin
      reg_wfi <= ~((|{_GEN_0[11], _GEN_0[9], _GEN_0[7], _GEN_0[5], _GEN_0[3], _GEN_0[1]}) | io_interrupts_debug | _io_trace_0_exception_output) & (system_insn & (&{io_rw_addr[2], _GEN_12[3], _GEN_12[4], _GEN_12[5], _GEN_12[6], _GEN_12[7], io_rw_addr[8], _GEN_12[9], _GEN_12[10], _GEN_12[11]}) & ~_io_singleStep_output & ~reg_debug | reg_wfi);	// @[CSR.scala:490:26, :579:54, :612:56, :624:36, :858:31, :909:45, :982:34, :1027:43, :1030:{36,51,61}, :1031:{28,55,69,79}, Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29, :98:74]
      if (csr_wen & (&_decoded_decoded_T_170)) begin	// @[CSR.scala:1229:18, :1646:31, Cat.scala:33:92, Counters.scala:47:19, :67:11, package.scala:73:59, pla.scala:98:74]
        small_1 <= _reg_bp_0_control_WIRE_1[5:0];	// @[CSR.scala:1628:39, Counters.scala:45:41, :67:11]
        large_1 <= _reg_bp_0_control_WIRE_1[63:6];	// @[CSR.scala:1628:39, Counters.scala:50:31, :68:28]
      end
      else begin	// @[CSR.scala:1229:18, :1646:31, Counters.scala:47:19, :67:11]
        if (reg_mcountinhibit[0]) begin	// @[CSR.scala:588:34, :589:40]
        end
        else	// @[CSR.scala:589:40]
          small_1 <= nextSmall_1[5:0];	// @[Counters.scala:45:41, :46:33, :47:27]
        if (nextSmall_1[6] & ~(reg_mcountinhibit[0]))	// @[CSR.scala:588:34, :589:40, Counters.scala:46:33, :47:9, :51:{20,33}]
          large_1 <= large_1 + 58'h1;	// @[Counters.scala:50:31, :51:55]
      end
    end
  end // always @(posedge)
  wire [47:0] _GEN_32 = ((io_rw_cmd[1] ? {reg_bp_0_control_dmode, 46'h40000000000, reg_bp_0_control_action} : 48'h0) | io_rw_wdata[59:12]) & ~((&(io_rw_cmd[1:0])) ? io_rw_wdata[59:12] : 48'h0);	// @[CSR.scala:500:19, :1475:67, :1628:{9,13,30,39,41,45,49,55}]
  wire        dMode = _GEN_32[47] & reg_debug;	// @[CSR.scala:490:26, :1475:96, :1476:38, :1628:39]
  wire [6:0]  nextSmall = {1'h0, small_0} + {6'h0, io_retire};	// @[Counters.scala:45:41, :46:33]
  wire        _GEN_33 = insn_ret & ~(io_rw_addr[9]) & ~reg_mstatus_v;	// @[CSR.scala:410:28, :875:83, :888:94, :1042:20, :1120:19, :1122:{32,43,48}, :1123:29, :1124:25]
  wire        _GEN_34 = ~(io_rw_addr[9]) | _T_435;	// @[CSR.scala:1042:20, :1122:{32,43,48}, :1139:{48,66}, :1144:65]
  wire        _GEN_35 = ~insn_ret | _GEN_34;	// @[CSR.scala:875:83, :1042:20, :1120:19, :1122:48, :1139:66, :1144:65]
  wire [39:0] _epc_T_1 = ~io_pc | 40'h1;	// @[CSR.scala:1649:{28,31}]
  wire        _GEN_36 = _io_trace_0_exception_output & trapToDebug & ~reg_debug;	// @[CSR.scala:490:26, :909:45, :947:119, :1027:43, :1042:20, :1043:24, :1044:25, :1046:19]
  wire        _GEN_37 = ~_io_trace_0_exception_output | trapToDebug | ~delegateVS;	// @[CSR.scala:566:25, :947:119, :952:46, :1027:43, :1042:20, :1043:24, :1053:31]
  wire        _GEN_38 = trapToDebug | delegateVS;	// @[CSR.scala:556:28, :947:119, :952:46, :1043:24, :1053:31, :1063:37, :1072:35]
  wire        _GEN_39 = ~_io_trace_0_exception_output | _GEN_38 | ~delegate;	// @[CSR.scala:556:28, :566:25, :573:21, :951:66, :1027:43, :1042:20, :1043:24, :1053:31, :1063:37, :1072:35]
  wire        _GEN_40 = ~_io_trace_0_exception_output | trapToDebug | _GEN_21;	// @[CSR.scala:410:28, :566:25, :947:119, :1027:43, :1042:20, :1043:24, :1063:37, :1072:35, :1087:23]
  wire [8:0]  _GEN_41 = ((io_rw_cmd[1] ? {reg_mip_seip, 3'h0, reg_mip_stip, 3'h0, reg_mip_ssip} : 9'h0) | io_rw_wdata[9:1]) & ~((&(io_rw_cmd[1:0])) ? io_rw_wdata[9:1] : 9'h0);	// @[CSR.scala:415:44, :512:20, :1276:59, :1628:{9,13,30,39,41,45,49,55}, Mux.scala:27:73]
  wire [39:0] _GEN_42 = ~(_reg_bp_0_control_WIRE_1[39:0]) | 40'h1;	// @[CSR.scala:1628:39, :1649:{28,31}]
  wire        _GEN_43 = csr_wen & (&_decoded_decoded_T_32) & (_reg_bp_0_control_WIRE_1[63:60] == 4'h0 | _reg_bp_0_control_WIRE_1[63:60] == 4'h8);	// @[CSR.scala:578:21, :1229:18, :1358:38, :1360:40, :1361:67, :1362:27, :1598:23, :1628:39, Cat.scala:33:92, Mux.scala:47:70, package.scala:16:47, :73:59, pla.scala:98:74]
  wire        _T_1960 = ~reg_bp_0_control_dmode | reg_debug;	// @[CSR.scala:490:26, :500:19, :1456:{39,57}]
  wire        _GEN_44 = csr_wen & _T_1960 & (&_decoded_decoded_T_156);	// @[CSR.scala:500:19, :1229:18, :1456:{57,72}, :1468:44, :1469:24, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
  wire        _GEN_45 = csr_wen & (&_decoded_decoded_T_118) & ~reg_pmp_0_cfg_l;	// @[CSR.scala:501:20, :1229:18, :1488:{60,76}, :1490:17, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
  wire        _GEN_46 = csr_wen & (&_decoded_decoded_T_118) & ~reg_pmp_1_cfg_l;	// @[CSR.scala:501:20, :1229:18, :1488:{60,76}, :1490:17, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
  wire        _GEN_47 = csr_wen & (&_decoded_decoded_T_118) & ~reg_pmp_2_cfg_l;	// @[CSR.scala:501:20, :1229:18, :1488:{60,76}, :1490:17, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
  wire        _GEN_48 = csr_wen & (&_decoded_decoded_T_118) & ~reg_pmp_3_cfg_l;	// @[CSR.scala:501:20, :1229:18, :1488:{60,76}, :1490:17, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
  wire        _GEN_49 = csr_wen & (&_decoded_decoded_T_118) & ~reg_pmp_4_cfg_l;	// @[CSR.scala:501:20, :1229:18, :1488:{60,76}, :1490:17, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
  wire        _GEN_50 = csr_wen & (&_decoded_decoded_T_118) & ~reg_pmp_5_cfg_l;	// @[CSR.scala:501:20, :1229:18, :1488:{60,76}, :1490:17, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
  wire        _GEN_51 = csr_wen & (&_decoded_decoded_T_118) & ~reg_pmp_6_cfg_l;	// @[CSR.scala:501:20, :1229:18, :1488:{60,76}, :1490:17, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
  wire        _GEN_52 = csr_wen & (&_decoded_decoded_T_118) & ~reg_pmp_7_cfg_l;	// @[CSR.scala:501:20, :1229:18, :1488:{60,76}, :1490:17, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
  wire        _GEN_53 = _GEN_39 & reg_mstatus_sie;	// @[CSR.scala:410:28, :573:21, :1042:20, :1043:24]
  wire        _GEN_54 = _GEN_33 | (_GEN_39 ? reg_mstatus_spie : reg_mstatus_sie);	// @[CSR.scala:410:28, :573:21, :1042:20, :1043:24, :1120:19, :1122:48, :1123:29, :1124:25, :1125:26]
  wire        _GEN_55 = ~_GEN_33 & (_GEN_39 ? reg_mstatus_spp : reg_mstatus_prv[0]);	// @[CSR.scala:410:28, :573:21, :1042:20, :1043:24, :1065:24, :1120:19, :1122:48, :1123:29, :1124:25, :1126:25]
  always @(posedge clock) begin
    if (reset) begin
      reg_mstatus_prv <= 2'h3;	// @[CSR.scala:403:21, :410:28]
      reg_mstatus_v <= 1'h0;	// @[CSR.scala:410:28]
      reg_mstatus_mpv <= 1'h0;	// @[CSR.scala:410:28]
      reg_mstatus_gva <= 1'h0;	// @[CSR.scala:410:28]
      reg_mstatus_tsr <= 1'h0;	// @[CSR.scala:410:28]
      reg_mstatus_tw <= 1'h0;	// @[CSR.scala:410:28]
      reg_mstatus_tvm <= 1'h0;	// @[CSR.scala:410:28]
      reg_mstatus_mxr <= 1'h0;	// @[CSR.scala:410:28]
      reg_mstatus_sum <= 1'h0;	// @[CSR.scala:410:28]
      reg_mstatus_mprv <= 1'h0;	// @[CSR.scala:410:28]
      reg_mstatus_fs <= 2'h3;	// @[CSR.scala:403:21, :410:28]
      reg_mstatus_mpp <= 2'h3;	// @[CSR.scala:403:21, :410:28]
      reg_mstatus_vs <= 2'h3;	// @[CSR.scala:403:21, :410:28]
      reg_mstatus_spp <= 1'h0;	// @[CSR.scala:410:28]
      reg_mstatus_mpie <= 1'h0;	// @[CSR.scala:410:28]
      reg_mstatus_spie <= 1'h0;	// @[CSR.scala:410:28]
      reg_mstatus_mie <= 1'h0;	// @[CSR.scala:410:28]
      reg_mstatus_sie <= 1'h0;	// @[CSR.scala:410:28]
      reg_dcsr_ebreakm <= 1'h0;	// @[CSR.scala:418:25]
      reg_dcsr_ebreaks <= 1'h0;	// @[CSR.scala:418:25]
      reg_dcsr_ebreaku <= 1'h0;	// @[CSR.scala:418:25]
      reg_dcsr_cause <= 3'h0;	// @[CSR.scala:415:44, :418:25]
      reg_dcsr_v <= 1'h0;	// @[CSR.scala:418:25]
      reg_dcsr_step <= 1'h0;	// @[CSR.scala:418:25]
      reg_dcsr_prv <= 2'h3;	// @[CSR.scala:403:21, :418:25]
      reg_debug <= 1'h0;	// @[CSR.scala:490:26]
      reg_bp_0_control_dmode <= 1'h0;	// @[CSR.scala:500:19]
      reg_bp_0_control_action <= 1'h0;	// @[CSR.scala:500:19]
      reg_bp_0_control_x <= 1'h0;	// @[CSR.scala:500:19]
      reg_bp_0_control_w <= 1'h0;	// @[CSR.scala:500:19]
      reg_bp_0_control_r <= 1'h0;	// @[CSR.scala:500:19]
      reg_pmp_0_cfg_l <= 1'h0;	// @[CSR.scala:501:20]
      reg_pmp_0_cfg_a <= 2'h0;	// @[CSR.scala:501:20]
      reg_pmp_1_cfg_l <= 1'h0;	// @[CSR.scala:501:20]
      reg_pmp_1_cfg_a <= 2'h0;	// @[CSR.scala:501:20]
      reg_pmp_2_cfg_l <= 1'h0;	// @[CSR.scala:501:20]
      reg_pmp_2_cfg_a <= 2'h0;	// @[CSR.scala:501:20]
      reg_pmp_3_cfg_l <= 1'h0;	// @[CSR.scala:501:20]
      reg_pmp_3_cfg_a <= 2'h0;	// @[CSR.scala:501:20]
      reg_pmp_4_cfg_l <= 1'h0;	// @[CSR.scala:501:20]
      reg_pmp_4_cfg_a <= 2'h0;	// @[CSR.scala:501:20]
      reg_pmp_5_cfg_l <= 1'h0;	// @[CSR.scala:501:20]
      reg_pmp_5_cfg_a <= 2'h0;	// @[CSR.scala:501:20]
      reg_pmp_6_cfg_l <= 1'h0;	// @[CSR.scala:501:20]
      reg_pmp_6_cfg_a <= 2'h0;	// @[CSR.scala:501:20]
      reg_pmp_7_cfg_l <= 1'h0;	// @[CSR.scala:501:20]
      reg_pmp_7_cfg_a <= 2'h0;	// @[CSR.scala:501:20]
      reg_mcause <= 64'h0;	// @[CSR.scala:514:27]
      reg_mtvec <= 32'h0;	// @[CSR.scala:402:47, :520:31]
      reg_hstatus_spvp <= 1'h0;	// @[CSR.scala:556:28]
      reg_satp_mode <= 4'h0;	// @[CSR.scala:578:21, :1598:23]
      reg_vconfig_vl <= 8'h0;	// @[CSR.scala:583:43]
      reg_vconfig_vtype_vill <= 1'h1;	// @[CSR.scala:530:26, :583:43]
      reg_vconfig_vtype_vma <= 1'h0;	// @[CSR.scala:583:43]
      reg_vconfig_vtype_vta <= 1'h0;	// @[CSR.scala:583:43]
      reg_vconfig_vtype_vsew <= 3'h0;	// @[CSR.scala:415:44, :583:43]
      reg_vconfig_vtype_vlmul_sign <= 1'h0;	// @[CSR.scala:583:43]
      reg_vconfig_vtype_vlmul_mag <= 2'h0;	// @[CSR.scala:583:43]
      reg_mcountinhibit <= 3'h0;	// @[CSR.scala:415:44, :588:34]
      small_0 <= 6'h0;	// @[Counters.scala:45:41]
      large_0 <= 58'h0;	// @[Counters.scala:50:31]
      reg_misa <= 64'h8000000000B4112D;	// @[CSR.scala:647:25]
      reg_custom_0 <= 64'h208;	// @[CSR.scala:793:43]
      io_status_cease_r <= 1'h0;	// @[Reg.scala:35:20]
    end
    else begin
      if ((insn_ret ? ret_prv : _io_trace_0_exception_output ? (trapToDebug ? (reg_debug ? reg_mstatus_prv : 2'h3) : _GEN_22) : reg_mstatus_prv) == 2'h2)	// @[CSR.scala:403:21, :410:28, :412:28, :490:26, :875:83, :947:119, :1027:43, :1042:20, :1043:24, :1044:25, :1051:17, :1053:31, :1063:37, :1071:15, :1072:35, :1084:15, :1096:15, :1120:19, :1122:48, :1123:29, :1139:66, :1159:13, :1632:35]
        reg_mstatus_prv <= 2'h0;	// @[CSR.scala:410:28]
      else if (insn_ret) begin	// @[CSR.scala:875:83]
        if (io_rw_addr[9]) begin	// @[CSR.scala:1122:43]
          if (_T_435)	// @[CSR.scala:1139:48]
            reg_mstatus_prv <= reg_dcsr_prv;	// @[CSR.scala:410:28, :418:25]
          else	// @[CSR.scala:1139:48]
            reg_mstatus_prv <= reg_mstatus_mpp;	// @[CSR.scala:410:28]
        end
        else	// @[CSR.scala:1122:43]
          reg_mstatus_prv <= _GEN_23;	// @[CSR.scala:410:28, :1122:48, :1123:29, :1139:66]
      end
      else if (_io_trace_0_exception_output) begin	// @[CSR.scala:1027:43]
        if (trapToDebug) begin	// @[CSR.scala:947:119]
          if (reg_debug) begin	// @[CSR.scala:490:26]
          end
          else	// @[CSR.scala:490:26]
            reg_mstatus_prv <= 2'h3;	// @[CSR.scala:403:21, :410:28]
        end
        else	// @[CSR.scala:947:119]
          reg_mstatus_prv <= _GEN_22;	// @[CSR.scala:410:28, :1063:37, :1071:15, :1072:35, :1084:15, :1096:15]
      end
      reg_mstatus_v <= ~insn_ret & (_io_trace_0_exception_output ? (trapToDebug ? reg_debug & reg_mstatus_v : delegateVS) : reg_mstatus_v);	// @[CSR.scala:410:28, :490:26, :875:83, :947:119, :952:46, :1027:43, :1042:20, :1043:24, :1044:25, :1045:23, :1053:31, :1120:19, :1122:48]
      reg_mstatus_mpv <= _GEN_35 & (_GEN_40 ? reg_mstatus_mpv : reg_mstatus_v);	// @[CSR.scala:410:28, :1042:20, :1043:24, :1120:19, :1122:48]
      if (_GEN_40) begin	// @[CSR.scala:410:28, :1042:20, :1043:24]
      end
      else	// @[CSR.scala:410:28, :1042:20, :1043:24]
        reg_mstatus_gva <= io_gva;	// @[CSR.scala:410:28]
      if (csr_wen & (&_decoded_decoded_T_34)) begin	// @[CSR.scala:1120:19, :1229:18, :1233:39, :1235:23, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
        reg_mstatus_tsr <= _reg_bp_0_control_WIRE_1[22];	// @[CSR.scala:410:28, :1234:39, :1628:39]
        reg_mstatus_tw <= _reg_bp_0_control_WIRE_1[21];	// @[CSR.scala:410:28, :1234:39, :1628:39]
        reg_mstatus_tvm <= _reg_bp_0_control_WIRE_1[20];	// @[CSR.scala:410:28, :1234:39, :1628:39]
        reg_mstatus_mprv <= _reg_bp_0_control_WIRE_1[17];	// @[CSR.scala:410:28, :1234:39, :1628:39]
        if (_reg_bp_0_control_WIRE_1[12:11] == 2'h2)	// @[CSR.scala:1234:39, :1628:39, :1632:35]
          reg_mstatus_mpp <= 2'h0;	// @[CSR.scala:410:28]
        else	// @[CSR.scala:1632:35]
          reg_mstatus_mpp <= _reg_bp_0_control_WIRE_1[12:11];	// @[CSR.scala:410:28, :1234:39, :1628:39]
        reg_mstatus_mpie <= _reg_bp_0_control_WIRE_1[7];	// @[CSR.scala:410:28, :1234:39, :1628:39]
        reg_mstatus_mie <= _reg_bp_0_control_WIRE_1[3];	// @[CSR.scala:410:28, :1234:39, :1628:39]
      end
      else begin	// @[CSR.scala:1120:19, :1229:18, :1233:39, :1235:23]
        reg_mstatus_mprv <= ~(insn_ret & ~(ret_prv[1])) & reg_mstatus_mprv;	// @[CSR.scala:410:28, :875:83, :1120:19, :1122:48, :1123:29, :1139:66, :1160:{34,46}, :1161:24]
        if (_GEN_35) begin	// @[CSR.scala:1042:20, :1120:19, :1122:48]
          if (_GEN_40) begin	// @[CSR.scala:410:28, :1042:20, :1043:24]
          end
          else	// @[CSR.scala:410:28, :1042:20, :1043:24]
            reg_mstatus_mpp <= reg_mstatus_prv;	// @[CSR.scala:410:28]
          reg_mstatus_mie <= _GEN_40 & reg_mstatus_mie;	// @[CSR.scala:410:28, :1042:20, :1043:24]
        end
        else begin	// @[CSR.scala:1042:20, :1120:19, :1122:48]
          reg_mstatus_mpp <= 2'h0;	// @[CSR.scala:410:28]
          reg_mstatus_mie <= reg_mstatus_mpie;	// @[CSR.scala:410:28]
        end
        reg_mstatus_mpie <= insn_ret & ~_GEN_34 | (_GEN_40 ? reg_mstatus_mpie : reg_mstatus_mie);	// @[CSR.scala:410:28, :875:83, :1042:20, :1043:24, :1120:19, :1122:48, :1139:66, :1144:65]
      end
      if (csr_wen) begin	// @[package.scala:73:59]
        if (&_decoded_decoded_T_14) begin	// @[Cat.scala:33:92, pla.scala:98:74]
          reg_mstatus_mxr <= _reg_bp_0_control_WIRE_1[19];	// @[CSR.scala:410:28, :1343:41, :1628:39]
          reg_mstatus_sum <= _reg_bp_0_control_WIRE_1[18];	// @[CSR.scala:410:28, :1343:41, :1628:39]
          reg_mstatus_fs <= {2{|(_reg_bp_0_control_WIRE_1[14:13])}};	// @[Bitwise.scala:77:12, CSR.scala:410:28, :1343:41, :1628:39, :1653:73]
          reg_mstatus_vs <= _reg_bp_0_control_WIRE_1[10:9];	// @[CSR.scala:410:28, :1343:41, :1628:39]
          reg_mstatus_spp <= _reg_bp_0_control_WIRE_1[8];	// @[CSR.scala:410:28, :1343:41, :1628:39]
          reg_mstatus_spie <= _reg_bp_0_control_WIRE_1[5];	// @[CSR.scala:410:28, :1343:41, :1628:39]
          reg_mstatus_sie <= _reg_bp_0_control_WIRE_1[1];	// @[CSR.scala:410:28, :1343:41, :1628:39]
        end
        else if (&_decoded_decoded_T_34) begin	// @[Cat.scala:33:92, pla.scala:98:74]
          reg_mstatus_mxr <= _reg_bp_0_control_WIRE_1[19];	// @[CSR.scala:410:28, :1234:39, :1628:39]
          reg_mstatus_sum <= _reg_bp_0_control_WIRE_1[18];	// @[CSR.scala:410:28, :1234:39, :1628:39]
          reg_mstatus_fs <= {2{|(_reg_bp_0_control_WIRE_1[14:13])}};	// @[Bitwise.scala:77:12, CSR.scala:410:28, :1234:39, :1628:39, :1653:73]
          reg_mstatus_vs <= _reg_bp_0_control_WIRE_1[10:9];	// @[CSR.scala:410:28, :1234:39, :1628:39]
          reg_mstatus_spp <= _reg_bp_0_control_WIRE_1[8];	// @[CSR.scala:410:28, :1234:39, :1628:39]
          reg_mstatus_spie <= _reg_bp_0_control_WIRE_1[5];	// @[CSR.scala:410:28, :1234:39, :1628:39]
          reg_mstatus_sie <= _reg_bp_0_control_WIRE_1[1];	// @[CSR.scala:410:28, :1234:39, :1628:39]
        end
        else begin	// @[pla.scala:98:74]
          if (set_vs_dirty)	// @[CSR.scala:1229:18, :1532:33, :1533:20]
            reg_mstatus_vs <= 2'h3;	// @[CSR.scala:403:21, :410:28]
          reg_mstatus_spp <= _GEN_55;	// @[CSR.scala:410:28, :1042:20, :1120:19, :1122:48, :1123:29, :1126:25]
          reg_mstatus_spie <= _GEN_54;	// @[CSR.scala:410:28, :1042:20, :1120:19, :1122:48, :1123:29, :1125:26]
          if (_GEN_33)	// @[CSR.scala:1042:20, :1120:19, :1122:48, :1123:29, :1124:25]
            reg_mstatus_sie <= reg_mstatus_spie;	// @[CSR.scala:410:28]
          else	// @[CSR.scala:1042:20, :1120:19, :1122:48, :1123:29, :1124:25]
            reg_mstatus_sie <= _GEN_53;	// @[CSR.scala:410:28, :1042:20, :1043:24]
        end
      end
      else begin	// @[package.scala:73:59]
        if (set_vs_dirty)	// @[CSR.scala:1229:18, :1532:33, :1533:20]
          reg_mstatus_vs <= 2'h3;	// @[CSR.scala:403:21, :410:28]
        reg_mstatus_spp <= _GEN_55;	// @[CSR.scala:410:28, :1042:20, :1120:19, :1122:48, :1123:29, :1126:25]
        reg_mstatus_spie <= _GEN_54;	// @[CSR.scala:410:28, :1042:20, :1120:19, :1122:48, :1123:29, :1125:26]
        if (_GEN_33)	// @[CSR.scala:1042:20, :1120:19, :1122:48, :1123:29, :1124:25]
          reg_mstatus_sie <= reg_mstatus_spie;	// @[CSR.scala:410:28]
        else	// @[CSR.scala:1042:20, :1120:19, :1122:48, :1123:29, :1124:25]
          reg_mstatus_sie <= _GEN_53;	// @[CSR.scala:410:28, :1042:20, :1043:24]
      end
      if (csr_wen & (&_decoded_decoded_T_162)) begin	// @[CSR.scala:418:25, :1229:18, :1326:38, :1328:23, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
        reg_dcsr_ebreakm <= _reg_bp_0_control_WIRE_1[15];	// @[CSR.scala:418:25, :1327:38, :1628:39]
        reg_dcsr_ebreaks <= _reg_bp_0_control_WIRE_1[13];	// @[CSR.scala:418:25, :1327:38, :1628:39]
        reg_dcsr_ebreaku <= _reg_bp_0_control_WIRE_1[12];	// @[CSR.scala:418:25, :1327:38, :1628:39]
        reg_dcsr_step <= _reg_bp_0_control_WIRE_1[2];	// @[CSR.scala:418:25, :1327:38, :1628:39]
        if (_reg_bp_0_control_WIRE_1[1:0] == 2'h2)	// @[CSR.scala:1327:38, :1628:39, :1632:35]
          reg_dcsr_prv <= 2'h0;	// @[CSR.scala:418:25]
        else	// @[CSR.scala:1632:35]
          reg_dcsr_prv <= _reg_bp_0_control_WIRE_1[1:0];	// @[CSR.scala:418:25, :1327:38, :1628:39]
      end
      else if (_GEN_36)	// @[CSR.scala:490:26, :1042:20, :1043:24, :1044:25, :1046:19]
        reg_dcsr_prv <= reg_mstatus_prv;	// @[CSR.scala:410:28, :418:25]
      if (_GEN_36) begin	// @[CSR.scala:490:26, :1042:20, :1043:24, :1044:25, :1046:19]
        if (reg_singleStepped)	// @[CSR.scala:494:30]
          reg_dcsr_cause <= 3'h4;	// @[CSR.scala:418:25, :648:32]
        else	// @[CSR.scala:494:30]
          reg_dcsr_cause <= {1'h0, causeIsDebugInt ? 2'h3 : causeIsDebugTrigger ? 2'h2 : 2'h1};	// @[CSR.scala:403:21, :418:25, :944:39, :945:44, :1048:{30,58,90}]
        reg_dcsr_v <= reg_mstatus_v;	// @[CSR.scala:410:28, :418:25]
      end
      reg_debug <= (~insn_ret | ~(io_rw_addr[9]) | ~_T_435) & (_GEN_36 | reg_debug);	// @[CSR.scala:490:26, :875:83, :1042:20, :1043:24, :1044:25, :1046:19, :1120:19, :1122:{43,48}, :1139:{48,66}, :1142:17]
      if (_GEN_44) begin	// @[CSR.scala:500:19, :1229:18, :1456:72, :1468:44, :1469:24]
        reg_bp_0_control_dmode <= dMode;	// @[CSR.scala:500:19, :1476:38]
        reg_bp_0_control_action <= dMode & _GEN_32[0];	// @[CSR.scala:500:19, :1475:96, :1476:38, :1478:{51,71,120}, :1628:39]
        reg_bp_0_control_x <= _reg_bp_0_control_WIRE_1[2];	// @[CSR.scala:500:19, :1469:41, :1628:39]
        reg_bp_0_control_w <= _reg_bp_0_control_WIRE_1[1];	// @[CSR.scala:500:19, :1469:41, :1628:39]
        reg_bp_0_control_r <= _reg_bp_0_control_WIRE_1[0];	// @[CSR.scala:500:19, :1469:41, :1628:39]
      end
      if (_GEN_45) begin	// @[CSR.scala:501:20, :1229:18, :1488:76, :1490:17]
        reg_pmp_0_cfg_l <= _reg_bp_0_control_WIRE_1[7];	// @[CSR.scala:501:20, :1489:73, :1628:39]
        reg_pmp_0_cfg_a <= _reg_bp_0_control_WIRE_1[4:3];	// @[CSR.scala:501:20, :1489:73, :1628:39]
      end
      if (_GEN_46) begin	// @[CSR.scala:501:20, :1229:18, :1488:76, :1490:17]
        reg_pmp_1_cfg_l <= _reg_bp_0_control_WIRE_1[15];	// @[CSR.scala:501:20, :1489:73, :1628:39]
        reg_pmp_1_cfg_a <= _reg_bp_0_control_WIRE_1[12:11];	// @[CSR.scala:501:20, :1489:73, :1628:39]
      end
      if (_GEN_47) begin	// @[CSR.scala:501:20, :1229:18, :1488:76, :1490:17]
        reg_pmp_2_cfg_l <= _reg_bp_0_control_WIRE_1[23];	// @[CSR.scala:501:20, :1489:73, :1628:39]
        reg_pmp_2_cfg_a <= _reg_bp_0_control_WIRE_1[20:19];	// @[CSR.scala:501:20, :1489:73, :1628:39]
      end
      if (_GEN_48) begin	// @[CSR.scala:501:20, :1229:18, :1488:76, :1490:17]
        reg_pmp_3_cfg_l <= _reg_bp_0_control_WIRE_1[31];	// @[CSR.scala:501:20, :1489:73, :1628:39]
        reg_pmp_3_cfg_a <= _reg_bp_0_control_WIRE_1[28:27];	// @[CSR.scala:501:20, :1489:73, :1628:39]
      end
      if (_GEN_49) begin	// @[CSR.scala:501:20, :1229:18, :1488:76, :1490:17]
        reg_pmp_4_cfg_l <= _reg_bp_0_control_WIRE_1[39];	// @[CSR.scala:501:20, :1489:73, :1628:39]
        reg_pmp_4_cfg_a <= _reg_bp_0_control_WIRE_1[36:35];	// @[CSR.scala:501:20, :1489:73, :1628:39]
      end
      if (_GEN_50) begin	// @[CSR.scala:501:20, :1229:18, :1488:76, :1490:17]
        reg_pmp_5_cfg_l <= _reg_bp_0_control_WIRE_1[47];	// @[CSR.scala:501:20, :1489:73, :1628:39]
        reg_pmp_5_cfg_a <= _reg_bp_0_control_WIRE_1[44:43];	// @[CSR.scala:501:20, :1489:73, :1628:39]
      end
      if (_GEN_51) begin	// @[CSR.scala:501:20, :1229:18, :1488:76, :1490:17]
        reg_pmp_6_cfg_l <= _reg_bp_0_control_WIRE_1[55];	// @[CSR.scala:501:20, :1489:73, :1628:39]
        reg_pmp_6_cfg_a <= _reg_bp_0_control_WIRE_1[52:51];	// @[CSR.scala:501:20, :1489:73, :1628:39]
      end
      if (_GEN_52) begin	// @[CSR.scala:501:20, :1229:18, :1488:76, :1490:17]
        reg_pmp_7_cfg_l <= _reg_bp_0_control_WIRE_1[63];	// @[CSR.scala:501:20, :1489:73, :1628:39]
        reg_pmp_7_cfg_a <= _reg_bp_0_control_WIRE_1[60:59];	// @[CSR.scala:501:20, :1489:73, :1628:39]
      end
      if (csr_wen & (&_decoded_decoded_T_112))	// @[CSR.scala:1042:20, :1229:18, :1291:{40,53}, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
        reg_mcause <= _reg_bp_0_control_WIRE_1 & 64'h800000000000000F;	// @[CSR.scala:514:27, :1291:62, :1628:39]
      else if (_GEN_40) begin	// @[CSR.scala:410:28, :1042:20, :1043:24]
      end
      else if (insn_call)	// @[CSR.scala:875:83]
        reg_mcause <= _GEN_18;	// @[CSR.scala:514:27, :941:8]
      else if (insn_break)	// @[CSR.scala:875:83]
        reg_mcause <= 64'h3;	// @[CSR.scala:514:27, :942:14]
      else	// @[CSR.scala:875:83]
        reg_mcause <= io_cause;	// @[CSR.scala:514:27]
      if (csr_wen & (&_decoded_decoded_T_44))	// @[CSR.scala:520:31, :1229:18, :1290:{40,52}, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
        reg_mtvec <= _reg_bp_0_control_WIRE_1[31:0];	// @[CSR.scala:520:31, :1290:52, :1628:39]
      if (~_io_trace_0_exception_output | _GEN_38 | ~(delegate & reg_mstatus_v)) begin	// @[CSR.scala:410:28, :556:28, :566:25, :951:66, :1027:43, :1042:20, :1043:24, :1053:31, :1063:37, :1072:35, :1074:{24,30}]
      end
      else	// @[CSR.scala:556:28, :1042:20, :1043:24]
        reg_hstatus_spvp <= reg_mstatus_prv[0];	// @[CSR.scala:410:28, :556:28, :927:105]
      if (_GEN_43)	// @[CSR.scala:578:21, :1229:18, :1358:38, :1361:67, :1362:27]
        reg_satp_mode <= {_reg_bp_0_control_WIRE_1[63], 3'h0};	// @[CSR.scala:415:44, :578:21, :1360:40, :1362:44, :1628:39]
      if (io_vector_set_vconfig_valid) begin
        reg_vconfig_vl <= io_vector_set_vconfig_bits_vl;	// @[CSR.scala:583:43]
        reg_vconfig_vtype_vill <= io_vector_set_vconfig_bits_vtype_vill;	// @[CSR.scala:583:43]
        reg_vconfig_vtype_vma <= io_vector_set_vconfig_bits_vtype_vma;	// @[CSR.scala:583:43]
        reg_vconfig_vtype_vta <= io_vector_set_vconfig_bits_vtype_vta;	// @[CSR.scala:583:43]
        reg_vconfig_vtype_vsew <= io_vector_set_vconfig_bits_vtype_vsew;	// @[CSR.scala:583:43]
        reg_vconfig_vtype_vlmul_sign <= io_vector_set_vconfig_bits_vtype_vlmul_sign;	// @[CSR.scala:583:43]
        reg_vconfig_vtype_vlmul_mag <= io_vector_set_vconfig_bits_vtype_vlmul_mag;	// @[CSR.scala:583:43]
      end
      if (csr_wen & (&_decoded_decoded_T_48))	// @[CSR.scala:588:34, :1229:18, :1311:{47,67}, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
        reg_mcountinhibit <= _reg_bp_0_control_WIRE_1[2:0] & 3'h5;	// @[CSR.scala:588:34, :1311:76, :1628:39, Mux.scala:47:70]
      if (csr_wen & (&_decoded_decoded_T_172)) begin	// @[CSR.scala:1229:18, :1646:31, Cat.scala:33:92, Counters.scala:47:19, :67:11, package.scala:73:59, pla.scala:98:74]
        small_0 <= _reg_bp_0_control_WIRE_1[5:0];	// @[CSR.scala:1628:39, Counters.scala:45:41, :67:11]
        large_0 <= _reg_bp_0_control_WIRE_1[63:6];	// @[CSR.scala:1628:39, Counters.scala:50:31, :68:28]
      end
      else begin	// @[CSR.scala:1229:18, :1646:31, Counters.scala:47:19, :67:11]
        if (reg_mcountinhibit[2]) begin	// @[CSR.scala:588:34, :590:75]
        end
        else	// @[CSR.scala:590:75]
          small_0 <= nextSmall[5:0];	// @[Counters.scala:45:41, :46:33, :47:27]
        if (nextSmall[6] & ~(reg_mcountinhibit[2]))	// @[CSR.scala:588:34, :590:75, Counters.scala:46:33, :47:9, :51:{20,33}]
          large_0 <= large_0 + 58'h1;	// @[Counters.scala:50:31, :51:55]
      end
      if (csr_wen & (&_decoded_decoded_T_36) & (~(io_pc[1]) | _reg_bp_0_control_WIRE_1[2]))	// @[CSR.scala:647:25, :1229:18, :1262:36, :1266:{35,41,45,53,66}, :1268:20, :1628:39, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
        reg_misa <= ~(~_reg_bp_0_control_WIRE_1 | {60'h0, ~(_reg_bp_0_control_WIRE_1[5]), 3'h0}) & 64'h20102D | reg_misa & 64'hFFFFFFFFFFDFEFD2;	// @[CSR.scala:415:44, :647:25, :941:8, :1264:20, :1268:{23,25,32,35,55,62,73,75}, :1628:39]
      if (csr_wen & (&_decoded_decoded_T_168))	// @[CSR.scala:793:43, :1229:18, :1503:35, :1504:13, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
        reg_custom_0 <= _reg_bp_0_control_WIRE_1 & 64'h208 | reg_custom_0 & 64'hFFFFFFFFFFFFFDF7;	// @[CSR.scala:793:43, :1504:{23,31,38,40}, :1628:39]
      io_status_cease_r <= system_insn & (&{io_rw_addr[2], _GEN_12[3], _GEN_12[4], _GEN_12[5], _GEN_12[6], _GEN_12[7], io_rw_addr[8], io_rw_addr[9], _GEN_12[10], _GEN_12[11]}) | io_status_cease_r;	// @[CSR.scala:858:31, :875:83, Cat.scala:33:92, Reg.scala:35:20, :36:{18,22}, pla.scala:78:21, :90:45, :91:29, :98:74]
    end
    if (csr_wen & (&_decoded_decoded_T_164))	// @[CSR.scala:1042:20, :1229:18, :1335:{42,52}, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
      reg_dpc <= ~_GEN_42;	// @[CSR.scala:491:20, :1649:{26,31}]
    else if (_GEN_36)	// @[CSR.scala:490:26, :1042:20, :1043:24, :1044:25, :1046:19]
      reg_dpc <= ~_epc_T_1;	// @[CSR.scala:491:20, :1649:{26,31}]
    if (csr_wen & (&_decoded_decoded_T_166))	// @[CSR.scala:492:26, :1229:18, :1336:{43,59}, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
      reg_dscratch0 <= _reg_bp_0_control_WIRE_1;	// @[CSR.scala:492:26, :1628:39]
    reg_singleStepped <= _io_singleStep_output & (io_retire | _io_trace_0_exception_output | reg_singleStepped);	// @[CSR.scala:494:30, :982:34, :1027:43, :1034:{36,56}, :1035:{25,45}]
    reg_bp_0_control_chain <= ~(reset | _GEN_44) & reg_bp_0_control_chain;	// @[CSR.scala:500:19, :1229:18, :1456:72, :1468:44, :1469:24, :1479:30, :1584:25, :1587:17]
    if (_GEN_44) begin	// @[CSR.scala:500:19, :1229:18, :1456:72, :1468:44, :1469:24]
      reg_bp_0_control_tmatch <= _reg_bp_0_control_WIRE_1[8:7];	// @[CSR.scala:500:19, :1469:41, :1628:39]
      reg_bp_0_control_m <= _reg_bp_0_control_WIRE_1[6];	// @[CSR.scala:500:19, :1469:41, :1628:39]
      reg_bp_0_control_s <= _reg_bp_0_control_WIRE_1[4];	// @[CSR.scala:500:19, :1469:41, :1628:39]
      reg_bp_0_control_u <= _reg_bp_0_control_WIRE_1[3];	// @[CSR.scala:500:19, :1469:41, :1628:39]
    end
    if (csr_wen & _T_1960 & (&_decoded_decoded_T_158))	// @[CSR.scala:500:19, :1229:18, :1456:{57,72}, :1457:{44,57}, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
      reg_bp_0_address <= _reg_bp_0_control_WIRE_1[38:0];	// @[CSR.scala:500:19, :1371:54, :1628:39]
    if (_GEN_45) begin	// @[CSR.scala:501:20, :1229:18, :1488:76, :1490:17]
      reg_pmp_0_cfg_x <= _reg_bp_0_control_WIRE_1[2];	// @[CSR.scala:501:20, :1489:73, :1628:39]
      reg_pmp_0_cfg_w <= _reg_bp_0_control_WIRE_1[1] & _reg_bp_0_control_WIRE_1[0];	// @[CSR.scala:501:20, :1489:73, :1492:31, :1628:39]
      reg_pmp_0_cfg_r <= _reg_bp_0_control_WIRE_1[0];	// @[CSR.scala:501:20, :1489:73, :1628:39]
    end
    if (csr_wen & (&_decoded_decoded_T_122) & ~(reg_pmp_0_cfg_l | reg_pmp_1_cfg_l & ~(reg_pmp_1_cfg_a[1]) & reg_pmp_1_cfg_a[0]))	// @[CSR.scala:501:20, :1229:18, :1497:{48,71}, :1498:18, Cat.scala:33:92, PMP.scala:45:20, :46:26, :47:13, :49:{44,62}, package.scala:73:59, pla.scala:98:74]
      reg_pmp_0_addr <= _reg_bp_0_control_WIRE_1[29:0];	// @[CSR.scala:501:20, :1498:18, :1628:39]
    if (_GEN_46) begin	// @[CSR.scala:501:20, :1229:18, :1488:76, :1490:17]
      reg_pmp_1_cfg_x <= _reg_bp_0_control_WIRE_1[10];	// @[CSR.scala:501:20, :1489:73, :1628:39]
      reg_pmp_1_cfg_w <= _reg_bp_0_control_WIRE_1[9] & _reg_bp_0_control_WIRE_1[8];	// @[CSR.scala:501:20, :1489:73, :1492:31, :1628:39]
      reg_pmp_1_cfg_r <= _reg_bp_0_control_WIRE_1[8];	// @[CSR.scala:501:20, :1489:73, :1628:39]
    end
    if (csr_wen & (&_decoded_decoded_T_124) & ~(reg_pmp_1_cfg_l | reg_pmp_2_cfg_l & ~(reg_pmp_2_cfg_a[1]) & reg_pmp_2_cfg_a[0]))	// @[CSR.scala:501:20, :1229:18, :1497:{48,71}, :1498:18, Cat.scala:33:92, PMP.scala:45:20, :46:26, :47:13, :49:{44,62}, package.scala:73:59, pla.scala:98:74]
      reg_pmp_1_addr <= _reg_bp_0_control_WIRE_1[29:0];	// @[CSR.scala:501:20, :1498:18, :1628:39]
    if (_GEN_47) begin	// @[CSR.scala:501:20, :1229:18, :1488:76, :1490:17]
      reg_pmp_2_cfg_x <= _reg_bp_0_control_WIRE_1[18];	// @[CSR.scala:501:20, :1489:73, :1628:39]
      reg_pmp_2_cfg_w <= _reg_bp_0_control_WIRE_1[17] & _reg_bp_0_control_WIRE_1[16];	// @[CSR.scala:501:20, :1489:73, :1492:31, :1628:39]
      reg_pmp_2_cfg_r <= _reg_bp_0_control_WIRE_1[16];	// @[CSR.scala:501:20, :1489:73, :1628:39]
    end
    if (csr_wen & (&_decoded_decoded_T_126) & ~(reg_pmp_2_cfg_l | reg_pmp_3_cfg_l & ~(reg_pmp_3_cfg_a[1]) & reg_pmp_3_cfg_a[0]))	// @[CSR.scala:501:20, :1229:18, :1497:{48,71}, :1498:18, Cat.scala:33:92, PMP.scala:45:20, :46:26, :47:13, :49:{44,62}, package.scala:73:59, pla.scala:98:74]
      reg_pmp_2_addr <= _reg_bp_0_control_WIRE_1[29:0];	// @[CSR.scala:501:20, :1498:18, :1628:39]
    if (_GEN_48) begin	// @[CSR.scala:501:20, :1229:18, :1488:76, :1490:17]
      reg_pmp_3_cfg_x <= _reg_bp_0_control_WIRE_1[26];	// @[CSR.scala:501:20, :1489:73, :1628:39]
      reg_pmp_3_cfg_w <= _reg_bp_0_control_WIRE_1[25] & _reg_bp_0_control_WIRE_1[24];	// @[CSR.scala:501:20, :1489:73, :1492:31, :1628:39]
      reg_pmp_3_cfg_r <= _reg_bp_0_control_WIRE_1[24];	// @[CSR.scala:501:20, :1489:73, :1628:39]
    end
    if (csr_wen & (&_decoded_decoded_T_128) & ~(reg_pmp_3_cfg_l | reg_pmp_4_cfg_l & ~(reg_pmp_4_cfg_a[1]) & reg_pmp_4_cfg_a[0]))	// @[CSR.scala:501:20, :1229:18, :1497:{48,71}, :1498:18, Cat.scala:33:92, PMP.scala:45:20, :46:26, :47:13, :49:{44,62}, package.scala:73:59, pla.scala:98:74]
      reg_pmp_3_addr <= _reg_bp_0_control_WIRE_1[29:0];	// @[CSR.scala:501:20, :1498:18, :1628:39]
    if (_GEN_49) begin	// @[CSR.scala:501:20, :1229:18, :1488:76, :1490:17]
      reg_pmp_4_cfg_x <= _reg_bp_0_control_WIRE_1[34];	// @[CSR.scala:501:20, :1489:73, :1628:39]
      reg_pmp_4_cfg_w <= _reg_bp_0_control_WIRE_1[33] & _reg_bp_0_control_WIRE_1[32];	// @[CSR.scala:501:20, :1489:73, :1492:31, :1628:39]
      reg_pmp_4_cfg_r <= _reg_bp_0_control_WIRE_1[32];	// @[CSR.scala:501:20, :1489:73, :1628:39]
    end
    if (csr_wen & (&_decoded_decoded_T_130) & ~(reg_pmp_4_cfg_l | reg_pmp_5_cfg_l & ~(reg_pmp_5_cfg_a[1]) & reg_pmp_5_cfg_a[0]))	// @[CSR.scala:501:20, :1229:18, :1497:{48,71}, :1498:18, Cat.scala:33:92, PMP.scala:45:20, :46:26, :47:13, :49:{44,62}, package.scala:73:59, pla.scala:98:74]
      reg_pmp_4_addr <= _reg_bp_0_control_WIRE_1[29:0];	// @[CSR.scala:501:20, :1498:18, :1628:39]
    if (_GEN_50) begin	// @[CSR.scala:501:20, :1229:18, :1488:76, :1490:17]
      reg_pmp_5_cfg_x <= _reg_bp_0_control_WIRE_1[42];	// @[CSR.scala:501:20, :1489:73, :1628:39]
      reg_pmp_5_cfg_w <= _reg_bp_0_control_WIRE_1[41] & _reg_bp_0_control_WIRE_1[40];	// @[CSR.scala:501:20, :1489:73, :1492:31, :1628:39]
      reg_pmp_5_cfg_r <= _reg_bp_0_control_WIRE_1[40];	// @[CSR.scala:501:20, :1489:73, :1628:39]
    end
    if (csr_wen & (&_decoded_decoded_T_132) & ~(reg_pmp_5_cfg_l | reg_pmp_6_cfg_l & ~(reg_pmp_6_cfg_a[1]) & reg_pmp_6_cfg_a[0]))	// @[CSR.scala:501:20, :1229:18, :1497:{48,71}, :1498:18, Cat.scala:33:92, PMP.scala:45:20, :46:26, :47:13, :49:{44,62}, package.scala:73:59, pla.scala:98:74]
      reg_pmp_5_addr <= _reg_bp_0_control_WIRE_1[29:0];	// @[CSR.scala:501:20, :1498:18, :1628:39]
    if (_GEN_51) begin	// @[CSR.scala:501:20, :1229:18, :1488:76, :1490:17]
      reg_pmp_6_cfg_x <= _reg_bp_0_control_WIRE_1[50];	// @[CSR.scala:501:20, :1489:73, :1628:39]
      reg_pmp_6_cfg_w <= _reg_bp_0_control_WIRE_1[49] & _reg_bp_0_control_WIRE_1[48];	// @[CSR.scala:501:20, :1489:73, :1492:31, :1628:39]
      reg_pmp_6_cfg_r <= _reg_bp_0_control_WIRE_1[48];	// @[CSR.scala:501:20, :1489:73, :1628:39]
    end
    if (csr_wen & (&_decoded_decoded_T_134) & ~(reg_pmp_6_cfg_l | reg_pmp_7_cfg_l & ~(reg_pmp_7_cfg_a[1]) & reg_pmp_7_cfg_a[0]))	// @[CSR.scala:501:20, :1229:18, :1497:{48,71}, :1498:18, Cat.scala:33:92, PMP.scala:45:20, :46:26, :47:13, :49:{44,62}, package.scala:73:59, pla.scala:98:74]
      reg_pmp_6_addr <= _reg_bp_0_control_WIRE_1[29:0];	// @[CSR.scala:501:20, :1498:18, :1628:39]
    if (_GEN_52) begin	// @[CSR.scala:501:20, :1229:18, :1488:76, :1490:17]
      reg_pmp_7_cfg_x <= _reg_bp_0_control_WIRE_1[58];	// @[CSR.scala:501:20, :1489:73, :1628:39]
      reg_pmp_7_cfg_w <= _reg_bp_0_control_WIRE_1[57] & _reg_bp_0_control_WIRE_1[56];	// @[CSR.scala:501:20, :1489:73, :1492:31, :1628:39]
      reg_pmp_7_cfg_r <= _reg_bp_0_control_WIRE_1[56];	// @[CSR.scala:501:20, :1489:73, :1628:39]
    end
    if (csr_wen & (&_decoded_decoded_T_136) & ~(reg_pmp_7_cfg_l | reg_pmp_7_cfg_l & ~(reg_pmp_7_cfg_a[1]) & reg_pmp_7_cfg_a[0]))	// @[CSR.scala:501:20, :1229:18, :1497:{48,71}, :1498:18, Cat.scala:33:92, PMP.scala:45:20, :46:26, :47:13, :49:{44,62}, package.scala:73:59, pla.scala:98:74]
      reg_pmp_7_addr <= _reg_bp_0_control_WIRE_1[29:0];	// @[CSR.scala:501:20, :1498:18, :1628:39]
    if (csr_wen) begin	// @[package.scala:73:59]
      if (&_decoded_decoded_T_16)	// @[Cat.scala:33:92, pla.scala:98:74]
        reg_mie <= reg_mie & ~sie_mask | _reg_bp_0_control_WIRE_1 & sie_mask;	// @[CSR.scala:503:20, :743:18, :1368:{64,66,77,86}, :1628:39]
      else if (&_decoded_decoded_T_42)	// @[Cat.scala:33:92, pla.scala:98:74]
        reg_mie <= _reg_bp_0_control_WIRE_1 & 64'hAAA;	// @[CSR.scala:503:20, :1286:59, :1628:39]
      if (&_decoded_decoded_T_30)	// @[Cat.scala:33:92, pla.scala:98:74]
        reg_mip_ssip <= reg_mip_ssip & ~(reg_mideleg[1]) | _reg_bp_0_control_WIRE_1[1] & reg_mideleg[1];	// @[CSR.scala:505:18, :506:38, :512:20, :1355:{34,36,51,60}, :1628:39]
      else if (&_decoded_decoded_T_116)	// @[Cat.scala:33:92, pla.scala:98:74]
        reg_mip_ssip <= _GEN_41[0];	// @[CSR.scala:512:20, :1276:88, :1628:39]
      if (&_decoded_decoded_T_4)	// @[Cat.scala:33:92, pla.scala:98:74]
        reg_frm <= _reg_bp_0_control_WIRE_1[7:5];	// @[CSR.scala:582:20, :1322:{17,26}, :1628:39]
      else if (&_decoded_decoded_T_2)	// @[Cat.scala:33:92, pla.scala:98:74]
        reg_frm <= _reg_bp_0_control_WIRE_1[2:0];	// @[CSR.scala:582:20, :1628:39]
      if (&_decoded_decoded_T_12)	// @[Cat.scala:33:92, pla.scala:98:74]
        reg_vxrm <= _reg_bp_0_control_WIRE_1[2:1];	// @[CSR.scala:586:40, :1521:{22,31}, :1628:39]
      else if (&_decoded_decoded_T_10)	// @[Cat.scala:33:92, pla.scala:98:74]
        reg_vxrm <= _reg_bp_0_control_WIRE_1[1:0];	// @[CSR.scala:586:40, :1516:79, :1628:39]
    end
    if (csr_wen & (&_decoded_decoded_T_40))	// @[CSR.scala:505:18, :1229:18, :1374:{42,56}, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
      reg_mideleg <= _reg_bp_0_control_WIRE_1;	// @[CSR.scala:505:18, :1628:39]
    if (csr_wen & (&_decoded_decoded_T_38))	// @[CSR.scala:509:18, :1229:18, :1375:{42,56}, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
      reg_medeleg <= _reg_bp_0_control_WIRE_1;	// @[CSR.scala:509:18, :1628:39]
    if (csr_wen & (&_decoded_decoded_T_116)) begin	// @[CSR.scala:512:20, :1229:18, :1271:35, :1279:22, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
      reg_mip_seip <= _GEN_41[8];	// @[CSR.scala:512:20, :1276:88, :1628:39]
      reg_mip_stip <= _GEN_41[4];	// @[CSR.scala:512:20, :1276:88, :1628:39]
    end
    if (csr_wen & (&_decoded_decoded_T_110))	// @[CSR.scala:1042:20, :1229:18, :1287:{40,51}, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
      reg_mepc <= ~_GEN_42;	// @[CSR.scala:513:21, :1649:{26,31}]
    else if (_GEN_40) begin	// @[CSR.scala:410:28, :1042:20, :1043:24]
    end
    else	// @[CSR.scala:410:28, :1042:20, :1043:24]
      reg_mepc <= ~_epc_T_1;	// @[CSR.scala:513:21, :1649:{26,31}]
    if (csr_wen & (&_decoded_decoded_T_114))	// @[CSR.scala:1042:20, :1229:18, :1292:{40,52}, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
      reg_mtval <= _reg_bp_0_control_WIRE_1[39:0];	// @[CSR.scala:515:22, :1628:39]
    else if (_GEN_40) begin	// @[CSR.scala:410:28, :1042:20, :1043:24]
    end
    else if (insn_break)	// @[CSR.scala:875:83]
      reg_mtval <= ~_epc_T_1;	// @[CSR.scala:515:22, :1649:{26,31}]
    else	// @[CSR.scala:875:83]
      reg_mtval <= io_tval;	// @[CSR.scala:515:22]
    if (csr_wen & (&_decoded_decoded_T_108))	// @[CSR.scala:517:25, :1229:18, :1288:{40,55}, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
      reg_mscratch <= _reg_bp_0_control_WIRE_1;	// @[CSR.scala:517:25, :1628:39]
    if (csr_wen & (&_decoded_decoded_T_46))	// @[CSR.scala:535:18, :1229:18, :1450:{44,61}, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
      reg_mcounteren <= _reg_bp_0_control_WIRE_1[31:0];	// @[CSR.scala:535:18, :1290:52, :1628:39]
    if (csr_wen & (&_decoded_decoded_T_20))	// @[CSR.scala:539:18, :1229:18, :1376:{44,61}, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
      reg_scounteren <= _reg_bp_0_control_WIRE_1[31:0];	// @[CSR.scala:539:18, :1290:52, :1628:39]
    if (set_vs_dirty & reg_mstatus_v)	// @[CSR.scala:410:28, :566:25, :1198:25, :1200:{28,46}, :1229:18, :1532:33, :1533:20]
      reg_vsstatus_vs <= 2'h3;	// @[CSR.scala:403:21, :566:25]
    reg_vsstatus_spp <= (~(insn_ret & ~(io_rw_addr[9])) | ~reg_mstatus_v) & (_GEN_37 ? reg_vsstatus_spp : reg_mstatus_prv[0]);	// @[CSR.scala:410:28, :566:25, :875:83, :888:94, :1042:20, :1043:24, :1065:24, :1120:19, :1122:{32,43,48}, :1123:29]
    if (_GEN_37) begin	// @[CSR.scala:566:25, :1042:20, :1043:24]
    end
    else	// @[CSR.scala:566:25, :1042:20, :1043:24]
      reg_vsepc <= ~_epc_T_1;	// @[CSR.scala:568:22, :1649:{26,31}]
    if (csr_wen & (&_decoded_decoded_T_24))	// @[CSR.scala:1042:20, :1229:18, :1370:{42,53}, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
      reg_sepc <= ~_GEN_42;	// @[CSR.scala:573:21, :1649:{26,31}]
    else if (_GEN_39) begin	// @[CSR.scala:573:21, :1042:20, :1043:24]
    end
    else	// @[CSR.scala:573:21, :1042:20, :1043:24]
      reg_sepc <= ~_epc_T_1;	// @[CSR.scala:573:21, :1649:{26,31}]
    if (csr_wen & (&_decoded_decoded_T_26))	// @[CSR.scala:1042:20, :1229:18, :1372:{42,55}, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
      reg_scause <= _reg_bp_0_control_WIRE_1 & 64'h800000000000001F;	// @[CSR.scala:574:23, :1372:64, :1628:39]
    else if (_GEN_39) begin	// @[CSR.scala:573:21, :1042:20, :1043:24]
    end
    else if (insn_call)	// @[CSR.scala:875:83]
      reg_scause <= _GEN_18;	// @[CSR.scala:574:23, :941:8]
    else if (insn_break)	// @[CSR.scala:875:83]
      reg_scause <= 64'h3;	// @[CSR.scala:574:23, :942:14]
    else	// @[CSR.scala:875:83]
      reg_scause <= io_cause;	// @[CSR.scala:574:23]
    if (csr_wen & (&_decoded_decoded_T_28))	// @[CSR.scala:1042:20, :1229:18, :1373:{42,54}, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
      reg_stval <= _reg_bp_0_control_WIRE_1[39:0];	// @[CSR.scala:575:22, :1628:39]
    else if (_GEN_39) begin	// @[CSR.scala:573:21, :1042:20, :1043:24]
    end
    else if (insn_break)	// @[CSR.scala:875:83]
      reg_stval <= ~_epc_T_1;	// @[CSR.scala:575:22, :1649:{26,31}]
    else	// @[CSR.scala:875:83]
      reg_stval <= io_tval;	// @[CSR.scala:575:22]
    if (csr_wen & (&_decoded_decoded_T_22))	// @[CSR.scala:576:25, :1229:18, :1369:{42,57}, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
      reg_sscratch <= _reg_bp_0_control_WIRE_1;	// @[CSR.scala:576:25, :1628:39]
    if (csr_wen & (&_decoded_decoded_T_18))	// @[CSR.scala:577:22, :1229:18, :1371:{42,54}, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
      reg_stvec <= _reg_bp_0_control_WIRE_1[38:0];	// @[CSR.scala:577:22, :1371:54, :1628:39]
    if (_GEN_43)	// @[CSR.scala:578:21, :1229:18, :1358:38, :1361:67, :1362:27]
      reg_satp_ppn <= {24'h0, _reg_bp_0_control_WIRE_1[19:0]};	// @[Bitwise.scala:77:12, CSR.scala:578:21, :1363:{26,41}, :1628:39]
    if (csr_wen & ((&_decoded_decoded_T_4) | (&_decoded_decoded_T)))	// @[CSR.scala:1215:30, :1229:18, :1317:40, :1319:38, :1321:20, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
      reg_fflags <= _reg_bp_0_control_WIRE_1[4:0];	// @[CSR.scala:581:23, :1317:77, :1628:39]
    else	// @[CSR.scala:1215:30, :1229:18, :1319:38]
      reg_fflags <= {5{io_fcsr_flags_valid}} & io_fcsr_flags_bits | reg_fflags;	// @[CSR.scala:581:23, :1215:30, :1216:16]
    if (csr_wen & ((&_decoded_decoded_T_12) | (&_decoded_decoded_T_8)))	// @[CSR.scala:1221:26, :1229:18, :1517:40, :1518:40, :1520:23, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
      reg_vxsat <= _reg_bp_0_control_WIRE_1[0];	// @[CSR.scala:585:41, :1517:80, :1628:39]
    else	// @[CSR.scala:1221:26, :1229:18, :1518:40]
      reg_vxsat <= io_vector_set_vxsat | reg_vxsat;	// @[CSR.scala:585:41, :1221:26, :1222:21]
    if (io_vector_set_vstart_valid)
      reg_vstart <= 7'h0;	// @[CSR.scala:584:42]
    else if (csr_wen & (&_decoded_decoded_T_6))	// @[CSR.scala:584:42, :1229:18, :1515:{40,81}, Cat.scala:33:92, package.scala:73:59, pla.scala:98:74]
      reg_vstart <= _reg_bp_0_control_WIRE_1[6:0];	// @[CSR.scala:584:42, :1515:81, :1628:39]
  end // always @(posedge)
  `ifndef SYNTHESIS
    wire  [2:0]  _T_278 = {1'h0, {1'h0, insn_ret} + {1'h0, insn_call}} + {1'h0, {1'h0, insn_break} + {1'h0, io_exception}};	// @[Bitwise.scala:51:90, CSR.scala:875:83]
    always @(posedge clock) begin	// @[CSR.scala:1028:9]
      if (~reset & (|(_T_278[2:1]))) begin	// @[Bitwise.scala:51:90, CSR.scala:1028:{9,79}]
        if (`ASSERT_VERBOSE_COND_)	// @[CSR.scala:1028:9]
          $error("Assertion failed: these conditions must be mutually exclusive\n    at CSR.scala:1028 assert(PopCount(insn_ret :: insn_call :: insn_break :: io.exception :: Nil) <= 1.U, \"these conditions must be mutually exclusive\")\n");	// @[CSR.scala:1028:9]
        if (`STOP_COND_)	// @[CSR.scala:1028:9]
          $fatal;	// @[CSR.scala:1028:9]
      end
      if (~reset & ~(~reg_singleStepped | ~io_retire)) begin	// @[CSR.scala:494:30, :1037:{9,10,29,42}]
        if (`ASSERT_VERBOSE_COND_)	// @[CSR.scala:1037:9]
          $error("Assertion failed\n    at CSR.scala:1037 assert(!reg_singleStepped || io.retire === 0.U)\n");	// @[CSR.scala:1037:9]
        if (`STOP_COND_)	// @[CSR.scala:1037:9]
          $fatal;	// @[CSR.scala:1037:9]
      end
      if (set_vs_dirty & ~reset & reg_mstatus_vs == 2'h0) begin	// @[CSR.scala:410:28, :1199:{13,29}, :1229:18, :1532:33, :1533:20]
        if (`ASSERT_VERBOSE_COND_)	// @[CSR.scala:1199:13]
          $error("Assertion failed\n    at CSR.scala:1199 assert(reg_mstatus.vs > 0.U)\n");	// @[CSR.scala:1199:13]
        if (`STOP_COND_)	// @[CSR.scala:1199:13]
          $fatal;	// @[CSR.scala:1199:13]
      end
      if (io_vector_set_vconfig_valid & ~reset & io_vector_set_vconfig_bits_vl > 8'h80 >> {1'h0, io_vector_set_vconfig_bits_vtype_vsew} + {1'h0, io_vector_set_vconfig_bits_vtype_vlmul_sign, ~io_vector_set_vconfig_bits_vtype_vlmul_mag}) begin	// @[CSR.scala:379:{33,47,71}, :1101:49, :1529:{13,38}]
        if (`ASSERT_VERBOSE_COND_)	// @[CSR.scala:1529:13]
          $error("Assertion failed\n    at CSR.scala:1529 assert(vio.set_vconfig.bits.vl <= vio.set_vconfig.bits.vtype.vlMax)\n");	// @[CSR.scala:1529:13]
        if (`STOP_COND_)	// @[CSR.scala:1529:13]
          $fatal;	// @[CSR.scala:1529:13]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    logic [31:0] _RANDOM_42;
    logic [31:0] _RANDOM_43;
    logic [31:0] _RANDOM_44;
    logic [31:0] _RANDOM_45;
    logic [31:0] _RANDOM_46;
    logic [31:0] _RANDOM_47;
    logic [31:0] _RANDOM_48;
    logic [31:0] _RANDOM_49;
    logic [31:0] _RANDOM_50;
    logic [31:0] _RANDOM_51;
    logic [31:0] _RANDOM_52;
    logic [31:0] _RANDOM_53;
    logic [31:0] _RANDOM_54;
    logic [31:0] _RANDOM_55;
    logic [31:0] _RANDOM_56;
    logic [31:0] _RANDOM_57;
    logic [31:0] _RANDOM_58;
    logic [31:0] _RANDOM_59;
    logic [31:0] _RANDOM_60;
    logic [31:0] _RANDOM_61;
    logic [31:0] _RANDOM_62;
    logic [31:0] _RANDOM_63;
    logic [31:0] _RANDOM_64;
    logic [31:0] _RANDOM_65;
    logic [31:0] _RANDOM_66;
    logic [31:0] _RANDOM_67;
    logic [31:0] _RANDOM_68;
    logic [31:0] _RANDOM_69;
    logic [31:0] _RANDOM_70;
    logic [31:0] _RANDOM_71;
    logic [31:0] _RANDOM_72;
    logic [31:0] _RANDOM_73;
    logic [31:0] _RANDOM_74;
    logic [31:0] _RANDOM_75;
    logic [31:0] _RANDOM_76;
    logic [31:0] _RANDOM_77;
    logic [31:0] _RANDOM_78;
    logic [31:0] _RANDOM_79;
    logic [31:0] _RANDOM_80;
    logic [31:0] _RANDOM_81;
    logic [31:0] _RANDOM_82;
    logic [31:0] _RANDOM_83;
    logic [31:0] _RANDOM_84;
    logic [31:0] _RANDOM_85;
    logic [31:0] _RANDOM_86;
    logic [31:0] _RANDOM_87;
    logic [31:0] _RANDOM_88;
    logic [31:0] _RANDOM_89;
    logic [31:0] _RANDOM_90;
    logic [31:0] _RANDOM_91;
    logic [31:0] _RANDOM_92;
    logic [31:0] _RANDOM_93;
    logic [31:0] _RANDOM_94;
    logic [31:0] _RANDOM_95;
    logic [31:0] _RANDOM_96;
    logic [31:0] _RANDOM_97;
    logic [31:0] _RANDOM_98;
    logic [31:0] _RANDOM_99;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        _RANDOM_42 = `RANDOM;
        _RANDOM_43 = `RANDOM;
        _RANDOM_44 = `RANDOM;
        _RANDOM_45 = `RANDOM;
        _RANDOM_46 = `RANDOM;
        _RANDOM_47 = `RANDOM;
        _RANDOM_48 = `RANDOM;
        _RANDOM_49 = `RANDOM;
        _RANDOM_50 = `RANDOM;
        _RANDOM_51 = `RANDOM;
        _RANDOM_52 = `RANDOM;
        _RANDOM_53 = `RANDOM;
        _RANDOM_54 = `RANDOM;
        _RANDOM_55 = `RANDOM;
        _RANDOM_56 = `RANDOM;
        _RANDOM_57 = `RANDOM;
        _RANDOM_58 = `RANDOM;
        _RANDOM_59 = `RANDOM;
        _RANDOM_60 = `RANDOM;
        _RANDOM_61 = `RANDOM;
        _RANDOM_62 = `RANDOM;
        _RANDOM_63 = `RANDOM;
        _RANDOM_64 = `RANDOM;
        _RANDOM_65 = `RANDOM;
        _RANDOM_66 = `RANDOM;
        _RANDOM_67 = `RANDOM;
        _RANDOM_68 = `RANDOM;
        _RANDOM_69 = `RANDOM;
        _RANDOM_70 = `RANDOM;
        _RANDOM_71 = `RANDOM;
        _RANDOM_72 = `RANDOM;
        _RANDOM_73 = `RANDOM;
        _RANDOM_74 = `RANDOM;
        _RANDOM_75 = `RANDOM;
        _RANDOM_76 = `RANDOM;
        _RANDOM_77 = `RANDOM;
        _RANDOM_78 = `RANDOM;
        _RANDOM_79 = `RANDOM;
        _RANDOM_80 = `RANDOM;
        _RANDOM_81 = `RANDOM;
        _RANDOM_82 = `RANDOM;
        _RANDOM_83 = `RANDOM;
        _RANDOM_84 = `RANDOM;
        _RANDOM_85 = `RANDOM;
        _RANDOM_86 = `RANDOM;
        _RANDOM_87 = `RANDOM;
        _RANDOM_88 = `RANDOM;
        _RANDOM_89 = `RANDOM;
        _RANDOM_90 = `RANDOM;
        _RANDOM_91 = `RANDOM;
        _RANDOM_92 = `RANDOM;
        _RANDOM_93 = `RANDOM;
        _RANDOM_94 = `RANDOM;
        _RANDOM_95 = `RANDOM;
        _RANDOM_96 = `RANDOM;
        _RANDOM_97 = `RANDOM;
        _RANDOM_98 = `RANDOM;
        _RANDOM_99 = `RANDOM;
        reg_mstatus_prv = _RANDOM_1[7:6];	// @[CSR.scala:410:28]
        reg_mstatus_v = _RANDOM_1[8];	// @[CSR.scala:410:28]
        reg_mstatus_mpv = _RANDOM_2[1];	// @[CSR.scala:410:28]
        reg_mstatus_gva = _RANDOM_2[2];	// @[CSR.scala:410:28]
        reg_mstatus_tsr = _RANDOM_2[18];	// @[CSR.scala:410:28]
        reg_mstatus_tw = _RANDOM_2[19];	// @[CSR.scala:410:28]
        reg_mstatus_tvm = _RANDOM_2[20];	// @[CSR.scala:410:28]
        reg_mstatus_mxr = _RANDOM_2[21];	// @[CSR.scala:410:28]
        reg_mstatus_sum = _RANDOM_2[22];	// @[CSR.scala:410:28]
        reg_mstatus_mprv = _RANDOM_2[23];	// @[CSR.scala:410:28]
        reg_mstatus_fs = _RANDOM_2[27:26];	// @[CSR.scala:410:28]
        reg_mstatus_mpp = _RANDOM_2[29:28];	// @[CSR.scala:410:28]
        reg_mstatus_vs = _RANDOM_2[31:30];	// @[CSR.scala:410:28]
        reg_mstatus_spp = _RANDOM_3[0];	// @[CSR.scala:410:28]
        reg_mstatus_mpie = _RANDOM_3[1];	// @[CSR.scala:410:28]
        reg_mstatus_spie = _RANDOM_3[3];	// @[CSR.scala:410:28]
        reg_mstatus_mie = _RANDOM_3[5];	// @[CSR.scala:410:28]
        reg_mstatus_sie = _RANDOM_3[7];	// @[CSR.scala:410:28]
        reg_dcsr_ebreakm = _RANDOM_3[25];	// @[CSR.scala:410:28, :418:25]
        reg_dcsr_ebreaks = _RANDOM_3[27];	// @[CSR.scala:410:28, :418:25]
        reg_dcsr_ebreaku = _RANDOM_3[28];	// @[CSR.scala:410:28, :418:25]
        reg_dcsr_cause = _RANDOM_4[2:0];	// @[CSR.scala:418:25]
        reg_dcsr_v = _RANDOM_4[3];	// @[CSR.scala:418:25]
        reg_dcsr_step = _RANDOM_4[6];	// @[CSR.scala:418:25]
        reg_dcsr_prv = _RANDOM_4[8:7];	// @[CSR.scala:418:25]
        reg_debug = _RANDOM_4[9];	// @[CSR.scala:418:25, :490:26]
        reg_dpc = {_RANDOM_4[31:10], _RANDOM_5[17:0]};	// @[CSR.scala:418:25, :491:20]
        reg_dscratch0 = {_RANDOM_5[31:18], _RANDOM_6, _RANDOM_7[17:0]};	// @[CSR.scala:491:20, :492:26]
        reg_singleStepped = _RANDOM_7[18];	// @[CSR.scala:492:26, :494:30]
        reg_bp_0_control_dmode = _RANDOM_7[24];	// @[CSR.scala:492:26, :500:19]
        reg_bp_0_control_action = _RANDOM_9[7];	// @[CSR.scala:500:19]
        reg_bp_0_control_chain = _RANDOM_9[8];	// @[CSR.scala:500:19]
        reg_bp_0_control_tmatch = _RANDOM_9[12:11];	// @[CSR.scala:500:19]
        reg_bp_0_control_m = _RANDOM_9[13];	// @[CSR.scala:500:19]
        reg_bp_0_control_s = _RANDOM_9[15];	// @[CSR.scala:500:19]
        reg_bp_0_control_u = _RANDOM_9[16];	// @[CSR.scala:500:19]
        reg_bp_0_control_x = _RANDOM_9[17];	// @[CSR.scala:500:19]
        reg_bp_0_control_w = _RANDOM_9[18];	// @[CSR.scala:500:19]
        reg_bp_0_control_r = _RANDOM_9[19];	// @[CSR.scala:500:19]
        reg_bp_0_address = {_RANDOM_9[31:20], _RANDOM_10[26:0]};	// @[CSR.scala:500:19]
        reg_pmp_0_cfg_l = _RANDOM_17[8];	// @[CSR.scala:501:20]
        reg_pmp_0_cfg_a = _RANDOM_17[12:11];	// @[CSR.scala:501:20]
        reg_pmp_0_cfg_x = _RANDOM_17[13];	// @[CSR.scala:501:20]
        reg_pmp_0_cfg_w = _RANDOM_17[14];	// @[CSR.scala:501:20]
        reg_pmp_0_cfg_r = _RANDOM_17[15];	// @[CSR.scala:501:20]
        reg_pmp_0_addr = {_RANDOM_17[31:16], _RANDOM_18[13:0]};	// @[CSR.scala:501:20]
        reg_pmp_1_cfg_l = _RANDOM_18[14];	// @[CSR.scala:501:20]
        reg_pmp_1_cfg_a = _RANDOM_18[18:17];	// @[CSR.scala:501:20]
        reg_pmp_1_cfg_x = _RANDOM_18[19];	// @[CSR.scala:501:20]
        reg_pmp_1_cfg_w = _RANDOM_18[20];	// @[CSR.scala:501:20]
        reg_pmp_1_cfg_r = _RANDOM_18[21];	// @[CSR.scala:501:20]
        reg_pmp_1_addr = {_RANDOM_18[31:22], _RANDOM_19[19:0]};	// @[CSR.scala:501:20]
        reg_pmp_2_cfg_l = _RANDOM_19[20];	// @[CSR.scala:501:20]
        reg_pmp_2_cfg_a = _RANDOM_19[24:23];	// @[CSR.scala:501:20]
        reg_pmp_2_cfg_x = _RANDOM_19[25];	// @[CSR.scala:501:20]
        reg_pmp_2_cfg_w = _RANDOM_19[26];	// @[CSR.scala:501:20]
        reg_pmp_2_cfg_r = _RANDOM_19[27];	// @[CSR.scala:501:20]
        reg_pmp_2_addr = {_RANDOM_19[31:28], _RANDOM_20[25:0]};	// @[CSR.scala:501:20]
        reg_pmp_3_cfg_l = _RANDOM_20[26];	// @[CSR.scala:501:20]
        reg_pmp_3_cfg_a = _RANDOM_20[30:29];	// @[CSR.scala:501:20]
        reg_pmp_3_cfg_x = _RANDOM_20[31];	// @[CSR.scala:501:20]
        reg_pmp_3_cfg_w = _RANDOM_21[0];	// @[CSR.scala:501:20]
        reg_pmp_3_cfg_r = _RANDOM_21[1];	// @[CSR.scala:501:20]
        reg_pmp_3_addr = _RANDOM_21[31:2];	// @[CSR.scala:501:20]
        reg_pmp_4_cfg_l = _RANDOM_22[0];	// @[CSR.scala:501:20]
        reg_pmp_4_cfg_a = _RANDOM_22[4:3];	// @[CSR.scala:501:20]
        reg_pmp_4_cfg_x = _RANDOM_22[5];	// @[CSR.scala:501:20]
        reg_pmp_4_cfg_w = _RANDOM_22[6];	// @[CSR.scala:501:20]
        reg_pmp_4_cfg_r = _RANDOM_22[7];	// @[CSR.scala:501:20]
        reg_pmp_4_addr = {_RANDOM_22[31:8], _RANDOM_23[5:0]};	// @[CSR.scala:501:20]
        reg_pmp_5_cfg_l = _RANDOM_23[6];	// @[CSR.scala:501:20]
        reg_pmp_5_cfg_a = _RANDOM_23[10:9];	// @[CSR.scala:501:20]
        reg_pmp_5_cfg_x = _RANDOM_23[11];	// @[CSR.scala:501:20]
        reg_pmp_5_cfg_w = _RANDOM_23[12];	// @[CSR.scala:501:20]
        reg_pmp_5_cfg_r = _RANDOM_23[13];	// @[CSR.scala:501:20]
        reg_pmp_5_addr = {_RANDOM_23[31:14], _RANDOM_24[11:0]};	// @[CSR.scala:501:20]
        reg_pmp_6_cfg_l = _RANDOM_24[12];	// @[CSR.scala:501:20]
        reg_pmp_6_cfg_a = _RANDOM_24[16:15];	// @[CSR.scala:501:20]
        reg_pmp_6_cfg_x = _RANDOM_24[17];	// @[CSR.scala:501:20]
        reg_pmp_6_cfg_w = _RANDOM_24[18];	// @[CSR.scala:501:20]
        reg_pmp_6_cfg_r = _RANDOM_24[19];	// @[CSR.scala:501:20]
        reg_pmp_6_addr = {_RANDOM_24[31:20], _RANDOM_25[17:0]};	// @[CSR.scala:501:20]
        reg_pmp_7_cfg_l = _RANDOM_25[18];	// @[CSR.scala:501:20]
        reg_pmp_7_cfg_a = _RANDOM_25[22:21];	// @[CSR.scala:501:20]
        reg_pmp_7_cfg_x = _RANDOM_25[23];	// @[CSR.scala:501:20]
        reg_pmp_7_cfg_w = _RANDOM_25[24];	// @[CSR.scala:501:20]
        reg_pmp_7_cfg_r = _RANDOM_25[25];	// @[CSR.scala:501:20]
        reg_pmp_7_addr = {_RANDOM_25[31:26], _RANDOM_26[23:0]};	// @[CSR.scala:501:20]
        reg_mie = {_RANDOM_26[31:24], _RANDOM_27, _RANDOM_28[23:0]};	// @[CSR.scala:501:20, :503:20]
        reg_mideleg = {_RANDOM_28[31:24], _RANDOM_29, _RANDOM_30[23:0]};	// @[CSR.scala:503:20, :505:18]
        reg_medeleg = {_RANDOM_30[31:24], _RANDOM_31, _RANDOM_32[23:0]};	// @[CSR.scala:505:18, :509:18]
        reg_mip_seip = _RANDOM_32[30];	// @[CSR.scala:509:18, :512:20]
        reg_mip_stip = _RANDOM_33[2];	// @[CSR.scala:512:20]
        reg_mip_ssip = _RANDOM_33[6];	// @[CSR.scala:512:20]
        reg_mepc = {_RANDOM_33[31:8], _RANDOM_34[15:0]};	// @[CSR.scala:512:20, :513:21]
        reg_mcause = {_RANDOM_34[31:16], _RANDOM_35, _RANDOM_36[15:0]};	// @[CSR.scala:513:21, :514:27]
        reg_mtval = {_RANDOM_36[31:16], _RANDOM_37[23:0]};	// @[CSR.scala:514:27, :515:22]
        reg_mscratch = {_RANDOM_39, _RANDOM_40};	// @[CSR.scala:517:25]
        reg_mtvec = _RANDOM_41;	// @[CSR.scala:520:31]
        reg_mcounteren = {_RANDOM_47[31:22], _RANDOM_48[21:0]};	// @[CSR.scala:535:18]
        reg_scounteren = {_RANDOM_48[31:22], _RANDOM_49[21:0]};	// @[CSR.scala:535:18, :539:18]
        reg_hstatus_spvp = _RANDOM_56[13];	// @[CSR.scala:556:28]
        reg_vsstatus_vs = _RANDOM_64[5:4];	// @[CSR.scala:566:25]
        reg_vsstatus_spp = _RANDOM_64[6];	// @[CSR.scala:566:25]
        reg_vsepc = {_RANDOM_66[31:15], _RANDOM_67[22:0]};	// @[CSR.scala:568:22]
        reg_sepc = {_RANDOM_72[31], _RANDOM_73, _RANDOM_74[6:0]};	// @[CSR.scala:573:21]
        reg_scause = {_RANDOM_74[31:7], _RANDOM_75, _RANDOM_76[6:0]};	// @[CSR.scala:573:21, :574:23]
        reg_stval = {_RANDOM_76[31:7], _RANDOM_77[14:0]};	// @[CSR.scala:574:23, :575:22]
        reg_sscratch = {_RANDOM_77[31:15], _RANDOM_78, _RANDOM_79[14:0]};	// @[CSR.scala:575:22, :576:25]
        reg_stvec = {_RANDOM_79[31:15], _RANDOM_80[21:0]};	// @[CSR.scala:576:25, :577:22]
        reg_satp_mode = _RANDOM_80[25:22];	// @[CSR.scala:577:22, :578:21]
        reg_satp_ppn = {_RANDOM_81[31:10], _RANDOM_82[21:0]};	// @[CSR.scala:578:21]
        reg_wfi = _RANDOM_82[22];	// @[CSR.scala:578:21, :579:54]
        reg_fflags = _RANDOM_82[27:23];	// @[CSR.scala:578:21, :581:23]
        reg_frm = _RANDOM_82[30:28];	// @[CSR.scala:578:21, :582:20]
        reg_vconfig_vl = {_RANDOM_82[31], _RANDOM_83[6:0]};	// @[CSR.scala:578:21, :583:43]
        reg_vconfig_vtype_vill = _RANDOM_83[7];	// @[CSR.scala:583:43]
        reg_vconfig_vtype_vma = _RANDOM_84[31];	// @[CSR.scala:583:43]
        reg_vconfig_vtype_vta = _RANDOM_85[0];	// @[CSR.scala:583:43]
        reg_vconfig_vtype_vsew = _RANDOM_85[3:1];	// @[CSR.scala:583:43]
        reg_vconfig_vtype_vlmul_sign = _RANDOM_85[4];	// @[CSR.scala:583:43]
        reg_vconfig_vtype_vlmul_mag = _RANDOM_85[6:5];	// @[CSR.scala:583:43]
        reg_vstart = _RANDOM_85[13:7];	// @[CSR.scala:583:43, :584:42]
        reg_vxsat = _RANDOM_85[14];	// @[CSR.scala:583:43, :585:41]
        reg_vxrm = _RANDOM_85[16:15];	// @[CSR.scala:583:43, :586:40]
        reg_mcountinhibit = _RANDOM_85[19:17];	// @[CSR.scala:583:43, :588:34]
        small_0 = _RANDOM_85[25:20];	// @[CSR.scala:583:43, Counters.scala:45:41]
        large_0 = {_RANDOM_85[31:26], _RANDOM_86, _RANDOM_87[19:0]};	// @[CSR.scala:583:43, Counters.scala:50:31]
        small_1 = _RANDOM_87[25:20];	// @[Counters.scala:45:41, :50:31]
        large_1 = {_RANDOM_87[31:26], _RANDOM_88, _RANDOM_89[19:0]};	// @[Counters.scala:50:31]
        reg_misa = {_RANDOM_89[31:20], _RANDOM_90, _RANDOM_91[19:0]};	// @[CSR.scala:647:25, Counters.scala:50:31]
        reg_custom_0 = {_RANDOM_91[31:20], _RANDOM_92, _RANDOM_93[19:0]};	// @[CSR.scala:647:25, :793:43]
        io_status_cease_r = _RANDOM_99[20];	// @[Reg.scala:35:20]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  assign io_rw_rdata = _io_rw_rdata_WIRE;	// @[Mux.scala:27:73]
  assign io_decode_0_fp_illegal = _io_decode_0_fp_illegal_output;	// @[CSR.scala:897:91]
  assign io_decode_0_vector_illegal = _io_decode_0_vector_illegal_output;	// @[CSR.scala:899:95]
  assign io_decode_0_fp_csr = &_io_decode_0_fp_csr_T;	// @[Cat.scala:33:92, pla.scala:98:74]
  assign io_decode_0_read_illegal = _io_decode_0_system_illegal_T | ~csr_exists | (_io_decode_0_virtual_access_illegal_T_24 | io_decode_0_inst[31:20] == 12'h680) & ~allow_sfence_vma | is_counter & ~((reg_mstatus_prv[1] | _io_decode_0_virtual_access_illegal_T_3[0]) & ((|reg_mstatus_prv) | _io_decode_0_virtual_access_illegal_T_11[0])) | (&{io_decode_0_inst[24], io_decode_0_inst[25], _GEN_16[0], io_decode_0_inst[27], io_decode_0_inst[28], io_decode_0_inst[29], io_decode_0_inst[30], _GEN_16[5]}) & ~reg_debug | (|{&{io_decode_0_inst[23], _GEN_17[0], _GEN_17[1], _GEN_17[2], _GEN_17[3], _GEN_17[4], _GEN_17[5], _GEN_17[6], _GEN_17[7]}, &{io_decode_0_inst[25], _GEN_17[2], _GEN_17[3], _GEN_17[4], _GEN_17[5], io_decode_0_inst[30], io_decode_0_inst[31]}}) & _io_decode_0_vector_illegal_output | (&_io_decode_0_fp_csr_T) & _io_decode_0_fp_illegal_output;	// @[CSR.scala:410:28, :490:26, :879:27, :881:{93,111}, :886:81, :888:61, :889:70, :890:88, :894:{52,70,86}, :895:{57,75}, :897:91, :899:95, :902:42, :906:7, :907:{30,38,56,59}, :908:{18,21}, :909:{42,45}, :910:{43,68}, :911:21, Cat.scala:33:92, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  assign io_decode_0_write_illegal = &(io_decode_0_inst[31:30]);	// @[CSR.scala:879:27, :912:{33,41}]
  assign io_decode_0_write_flush = ~(io_decode_0_write_flush_addr_m > 12'h33F & io_decode_0_write_flush_addr_m < 12'h344);	// @[CSR.scala:881:93, :914:25, :915:{7,16,35,45}]
  assign io_decode_0_system_illegal = _io_decode_0_system_illegal_T | (&_decoded_T_20) & ~(reg_mstatus_prv[1] | ~reg_mstatus_tw) | (|_decoded_orMatrixOutputs_T_10) & ~(reg_mstatus_prv[1] | ~(~reg_mstatus_v & reg_mstatus_tsr)) | (|_decoded_orMatrixOutputs_T_10) & io_decode_0_inst[30] & io_decode_0_inst[27] & ~reg_debug | (&_decoded_T_22) & ~allow_sfence_vma;	// @[CSR.scala:410:28, :490:26, :879:27, :888:{61,71,74}, :889:{70,77}, :892:{72,75,79}, :902:42, :907:59, :909:45, :918:{14,17}, :919:{14,17}, :920:{21,33,37,51}, :921:37, Cat.scala:33:92, pla.scala:98:74, :114:39]
  assign io_decode_0_virtual_access_illegal = reg_mstatus_v & csr_exists & (io_decode_0_inst[29:28] == 2'h2 | is_counter & _io_decode_0_virtual_access_illegal_T_3[0] & (~(_io_decode_0_virtual_access_illegal_T_6[0]) | ~(reg_mstatus_prv[0]) & ~(_io_decode_0_virtual_access_illegal_T_11[0])) | io_decode_0_inst[29:28] == 2'h1 & ~(reg_mstatus_prv[0]));	// @[CSR.scala:175:36, :410:28, :418:25, :879:27, :881:111, :886:81, :894:70, :895:75, :896:63, :925:66, :926:22, :927:{36,51,55,71,86,89,105,109,112,128,144}, :928:{22,34,37}]
  assign io_decode_0_virtual_system_illegal = reg_mstatus_v & ((&_decoded_T_20) & ~(reg_mstatus_prv[0]) | (|_decoded_orMatrixOutputs_T_10) & io_decode_0_inst[29:28] == 2'h1 & ~(reg_mstatus_prv[0]) | (&_decoded_T_22) & ~(reg_mstatus_prv[0]));	// @[CSR.scala:175:36, :410:28, :418:25, :879:27, :927:105, :931:52, :935:{14,18}, :936:{32,44,48,89}, :937:{17,21}, Cat.scala:33:92, pla.scala:98:74, :114:39]
  assign io_csr_stall = _io_csr_stall_output;	// @[CSR.scala:1166:27]
  assign io_eret = _exception_T | insn_ret;	// @[CSR.scala:875:83, :981:{24,38}]
  assign io_singleStep = _io_singleStep_output;	// @[CSR.scala:982:34]
  assign io_status_debug = reg_debug;	// @[CSR.scala:490:26]
  assign io_status_cease = io_status_cease_r;	// @[Reg.scala:35:20]
  assign io_status_wfi = reg_wfi;	// @[CSR.scala:579:54]
  assign io_status_isa = reg_misa[31:0];	// @[CSR.scala:647:25, :986:17]
  assign io_status_dprv = reg_mstatus_mprv & ~reg_debug ? reg_mstatus_mpp : reg_mstatus_prv;	// @[CSR.scala:410:28, :490:26, :909:45, :989:{24,42}]
  assign io_status_dv = reg_mstatus_v | reg_mstatus_mprv & ~reg_debug & reg_mstatus_mpv;	// @[CSR.scala:410:28, :490:26, :909:45, :990:{33,39}]
  assign io_status_prv = reg_mstatus_prv;	// @[CSR.scala:410:28]
  assign io_status_v = reg_mstatus_v;	// @[CSR.scala:410:28]
  assign io_status_sd = _io_status_sd_output;	// @[CSR.scala:984:58]
  assign io_status_mpv = reg_mstatus_mpv;	// @[CSR.scala:410:28]
  assign io_status_gva = reg_mstatus_gva;	// @[CSR.scala:410:28]
  assign io_status_tsr = reg_mstatus_tsr;	// @[CSR.scala:410:28]
  assign io_status_tw = reg_mstatus_tw;	// @[CSR.scala:410:28]
  assign io_status_tvm = reg_mstatus_tvm;	// @[CSR.scala:410:28]
  assign io_status_mxr = reg_mstatus_mxr;	// @[CSR.scala:410:28]
  assign io_status_sum = reg_mstatus_sum;	// @[CSR.scala:410:28]
  assign io_status_mprv = reg_mstatus_mprv;	// @[CSR.scala:410:28]
  assign io_status_fs = reg_mstatus_fs;	// @[CSR.scala:410:28]
  assign io_status_mpp = reg_mstatus_mpp;	// @[CSR.scala:410:28]
  assign io_status_vs = reg_mstatus_vs;	// @[CSR.scala:410:28]
  assign io_status_spp = reg_mstatus_spp;	// @[CSR.scala:410:28]
  assign io_status_mpie = reg_mstatus_mpie;	// @[CSR.scala:410:28]
  assign io_status_spie = reg_mstatus_spie;	// @[CSR.scala:410:28]
  assign io_status_mie = reg_mstatus_mie;	// @[CSR.scala:410:28]
  assign io_status_sie = reg_mstatus_sie;	// @[CSR.scala:410:28]
  assign io_hstatus_spvp = reg_hstatus_spvp;	// @[CSR.scala:556:28]
  assign io_ptbr_mode = reg_satp_mode;	// @[CSR.scala:578:21]
  assign io_ptbr_ppn = reg_satp_ppn;	// @[CSR.scala:578:21]
  assign io_evec = insn_ret ? (io_rw_addr[9] ? (_T_435 ? ~(~reg_dpc | _GEN_11) : ~(~reg_mepc | _GEN_11)) : reg_mstatus_v ? ~(~reg_vsepc | _GEN_11) : ~(~reg_sepc | _GEN_11)) : trapToDebug ? {28'h0, reg_debug ? {8'h80, ~insn_break, 3'h0} : 12'h800} : {_GEN_20[0] & cause[63] & cause[7:6] == 2'h0 ? {_GEN_20[39:8], cause[5:0]} : _GEN_20[39:2], 2'h0};	// @[CSR.scala:410:28, :415:44, :490:26, :491:20, :513:21, :568:22, :573:21, :875:83, :941:8, :943:25, :944:30, :947:119, :950:{22,37}, :959:19, :960:32, :962:{24,55,70,94}, :963:{8,38}, :976:17, :977:11, :1101:49, :1120:19, :1122:{43,48}, :1123:29, :1129:17, :1137:17, :1139:{48,66}, :1143:15, :1144:65, :1650:{26,28,31}, Cat.scala:33:92]
  assign io_time = value_1;	// @[Cat.scala:33:92]
  assign io_fcsr_rm = reg_frm;	// @[CSR.scala:582:20]
  assign io_interrupt = ((io_interrupts_debug | _GEN_1[15] | _GEN_1[14] | _GEN_1[13] | _GEN_1[12] | _GEN_1[11] | _GEN_1[3] | _GEN_1[7] | _GEN_1[9] | _GEN_1[1] | _GEN_1[5] | _GEN_1[10] | _GEN_1[2] | _GEN_1[6] | _GEN_1[8] | _GEN_1[0] | _GEN_1[4] | _GEN_2[10] | _GEN_2[2] | _GEN_2[6] | _GEN_2[8] | _GEN_2[0] | _GEN_2[4]) & ~_io_singleStep_output | reg_singleStepped) & ~(reg_debug | io_status_cease_r);	// @[CSR.scala:490:26, :494:30, :618:25, :619:25, :624:{33,36,51,73,76,88}, :982:34, :1622:{76,90}, Reg.scala:35:20]
  assign io_interrupt_cause = {60'h0, io_interrupts_debug ? 4'hE : _GEN_1[15] ? 4'hF : _GEN_1[14] ? 4'hE : _GEN_1[13] ? 4'hD : _GEN_1[12] ? 4'hC : _GEN_1[11] ? 4'hB : _GEN_1[3] ? 4'h3 : _GEN_1[7] ? 4'h7 : _GEN_1[9] ? 4'h9 : _GEN_1[1] ? 4'h1 : _GEN_1[5] ? 4'h5 : _GEN_1[10] ? 4'hA : _GEN_1[2] ? 4'h2 : _GEN_1[6] ? 4'h6 : _GEN_1[8] ? 4'h8 : _GEN_1[0] ? 4'h0 : _GEN_1[4] ? 4'h4 : _GEN_2[10] ? 4'hB : _GEN_2[2] ? 4'h3 : _GEN_2[6] ? 4'h7 : _GEN_2[8] ? 4'h9 : _GEN_2[0] ? 4'h1 : {3'h2, _GEN_2[4]}} - 64'h8000000000000000;	// @[CSR.scala:618:25, :619:25, :623:63, :941:8, :1598:23, :1622:76, Mux.scala:47:70]
  assign io_bp_0_control_action = reg_bp_0_control_action;	// @[CSR.scala:500:19]
  assign io_bp_0_control_chain = reg_bp_0_control_chain;	// @[CSR.scala:500:19]
  assign io_bp_0_control_tmatch = reg_bp_0_control_tmatch;	// @[CSR.scala:500:19]
  assign io_bp_0_control_m = reg_bp_0_control_m;	// @[CSR.scala:500:19]
  assign io_bp_0_control_s = reg_bp_0_control_s;	// @[CSR.scala:500:19]
  assign io_bp_0_control_u = reg_bp_0_control_u;	// @[CSR.scala:500:19]
  assign io_bp_0_control_x = reg_bp_0_control_x;	// @[CSR.scala:500:19]
  assign io_bp_0_control_w = reg_bp_0_control_w;	// @[CSR.scala:500:19]
  assign io_bp_0_control_r = reg_bp_0_control_r;	// @[CSR.scala:500:19]
  assign io_bp_0_address = reg_bp_0_address;	// @[CSR.scala:500:19]
  assign io_pmp_0_cfg_l = reg_pmp_0_cfg_l;	// @[CSR.scala:501:20]
  assign io_pmp_0_cfg_a = reg_pmp_0_cfg_a;	// @[CSR.scala:501:20]
  assign io_pmp_0_cfg_x = reg_pmp_0_cfg_x;	// @[CSR.scala:501:20]
  assign io_pmp_0_cfg_w = reg_pmp_0_cfg_w;	// @[CSR.scala:501:20]
  assign io_pmp_0_cfg_r = reg_pmp_0_cfg_r;	// @[CSR.scala:501:20]
  assign io_pmp_0_addr = reg_pmp_0_addr;	// @[CSR.scala:501:20]
  assign io_pmp_0_mask = {_GEN_3 & ~(_GEN_3 + 30'h1), 2'h3};	// @[CSR.scala:403:21, PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_1_cfg_l = reg_pmp_1_cfg_l;	// @[CSR.scala:501:20]
  assign io_pmp_1_cfg_a = reg_pmp_1_cfg_a;	// @[CSR.scala:501:20]
  assign io_pmp_1_cfg_x = reg_pmp_1_cfg_x;	// @[CSR.scala:501:20]
  assign io_pmp_1_cfg_w = reg_pmp_1_cfg_w;	// @[CSR.scala:501:20]
  assign io_pmp_1_cfg_r = reg_pmp_1_cfg_r;	// @[CSR.scala:501:20]
  assign io_pmp_1_addr = reg_pmp_1_addr;	// @[CSR.scala:501:20]
  assign io_pmp_1_mask = {_GEN_4 & ~(_GEN_4 + 30'h1), 2'h3};	// @[CSR.scala:403:21, PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_2_cfg_l = reg_pmp_2_cfg_l;	// @[CSR.scala:501:20]
  assign io_pmp_2_cfg_a = reg_pmp_2_cfg_a;	// @[CSR.scala:501:20]
  assign io_pmp_2_cfg_x = reg_pmp_2_cfg_x;	// @[CSR.scala:501:20]
  assign io_pmp_2_cfg_w = reg_pmp_2_cfg_w;	// @[CSR.scala:501:20]
  assign io_pmp_2_cfg_r = reg_pmp_2_cfg_r;	// @[CSR.scala:501:20]
  assign io_pmp_2_addr = reg_pmp_2_addr;	// @[CSR.scala:501:20]
  assign io_pmp_2_mask = {_GEN_5 & ~(_GEN_5 + 30'h1), 2'h3};	// @[CSR.scala:403:21, PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_3_cfg_l = reg_pmp_3_cfg_l;	// @[CSR.scala:501:20]
  assign io_pmp_3_cfg_a = reg_pmp_3_cfg_a;	// @[CSR.scala:501:20]
  assign io_pmp_3_cfg_x = reg_pmp_3_cfg_x;	// @[CSR.scala:501:20]
  assign io_pmp_3_cfg_w = reg_pmp_3_cfg_w;	// @[CSR.scala:501:20]
  assign io_pmp_3_cfg_r = reg_pmp_3_cfg_r;	// @[CSR.scala:501:20]
  assign io_pmp_3_addr = reg_pmp_3_addr;	// @[CSR.scala:501:20]
  assign io_pmp_3_mask = {_GEN_6 & ~(_GEN_6 + 30'h1), 2'h3};	// @[CSR.scala:403:21, PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_4_cfg_l = reg_pmp_4_cfg_l;	// @[CSR.scala:501:20]
  assign io_pmp_4_cfg_a = reg_pmp_4_cfg_a;	// @[CSR.scala:501:20]
  assign io_pmp_4_cfg_x = reg_pmp_4_cfg_x;	// @[CSR.scala:501:20]
  assign io_pmp_4_cfg_w = reg_pmp_4_cfg_w;	// @[CSR.scala:501:20]
  assign io_pmp_4_cfg_r = reg_pmp_4_cfg_r;	// @[CSR.scala:501:20]
  assign io_pmp_4_addr = reg_pmp_4_addr;	// @[CSR.scala:501:20]
  assign io_pmp_4_mask = {_GEN_7 & ~(_GEN_7 + 30'h1), 2'h3};	// @[CSR.scala:403:21, PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_5_cfg_l = reg_pmp_5_cfg_l;	// @[CSR.scala:501:20]
  assign io_pmp_5_cfg_a = reg_pmp_5_cfg_a;	// @[CSR.scala:501:20]
  assign io_pmp_5_cfg_x = reg_pmp_5_cfg_x;	// @[CSR.scala:501:20]
  assign io_pmp_5_cfg_w = reg_pmp_5_cfg_w;	// @[CSR.scala:501:20]
  assign io_pmp_5_cfg_r = reg_pmp_5_cfg_r;	// @[CSR.scala:501:20]
  assign io_pmp_5_addr = reg_pmp_5_addr;	// @[CSR.scala:501:20]
  assign io_pmp_5_mask = {_GEN_8 & ~(_GEN_8 + 30'h1), 2'h3};	// @[CSR.scala:403:21, PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_6_cfg_l = reg_pmp_6_cfg_l;	// @[CSR.scala:501:20]
  assign io_pmp_6_cfg_a = reg_pmp_6_cfg_a;	// @[CSR.scala:501:20]
  assign io_pmp_6_cfg_x = reg_pmp_6_cfg_x;	// @[CSR.scala:501:20]
  assign io_pmp_6_cfg_w = reg_pmp_6_cfg_w;	// @[CSR.scala:501:20]
  assign io_pmp_6_cfg_r = reg_pmp_6_cfg_r;	// @[CSR.scala:501:20]
  assign io_pmp_6_addr = reg_pmp_6_addr;	// @[CSR.scala:501:20]
  assign io_pmp_6_mask = {_GEN_9 & ~(_GEN_9 + 30'h1), 2'h3};	// @[CSR.scala:403:21, PMP.scala:27:14, :58:{14,16,23}]
  assign io_pmp_7_cfg_l = reg_pmp_7_cfg_l;	// @[CSR.scala:501:20]
  assign io_pmp_7_cfg_a = reg_pmp_7_cfg_a;	// @[CSR.scala:501:20]
  assign io_pmp_7_cfg_x = reg_pmp_7_cfg_x;	// @[CSR.scala:501:20]
  assign io_pmp_7_cfg_w = reg_pmp_7_cfg_w;	// @[CSR.scala:501:20]
  assign io_pmp_7_cfg_r = reg_pmp_7_cfg_r;	// @[CSR.scala:501:20]
  assign io_pmp_7_addr = reg_pmp_7_addr;	// @[CSR.scala:501:20]
  assign io_pmp_7_mask = {_GEN_10 & ~(_GEN_10 + 30'h1), 2'h3};	// @[CSR.scala:403:21, PMP.scala:27:14, :58:{14,16,23}]
  assign io_inhibit_cycle = reg_mcountinhibit[0];	// @[CSR.scala:588:34, :589:40]
  assign io_trace_0_valid = io_retire | _io_trace_0_exception_output;	// @[CSR.scala:1027:43, :1606:32]
  assign io_trace_0_iaddr = io_pc;
  assign io_trace_0_insn = io_inst_0;
  assign io_trace_0_exception = _io_trace_0_exception_output;	// @[CSR.scala:1027:43]
  assign io_vector_vconfig_vl = reg_vconfig_vl;	// @[CSR.scala:583:43]
  assign io_vector_vconfig_vtype_vill = reg_vconfig_vtype_vill;	// @[CSR.scala:583:43]
  assign io_vector_vconfig_vtype_vma = reg_vconfig_vtype_vma;	// @[CSR.scala:583:43]
  assign io_vector_vconfig_vtype_vta = reg_vconfig_vtype_vta;	// @[CSR.scala:583:43]
  assign io_vector_vconfig_vtype_vsew = reg_vconfig_vtype_vsew;	// @[CSR.scala:583:43]
  assign io_vector_vconfig_vtype_vlmul_sign = reg_vconfig_vtype_vlmul_sign;	// @[CSR.scala:583:43]
  assign io_vector_vconfig_vtype_vlmul_mag = reg_vconfig_vtype_vlmul_mag;	// @[CSR.scala:583:43]
  assign io_vector_vstart = reg_vstart;	// @[CSR.scala:584:42]
  assign io_vector_vxrm = reg_vxrm;	// @[CSR.scala:586:40]
  assign io_mepc = {{24{_io_mepc_T_4[39]}}, _io_mepc_T_4};	// @[Bitwise.scala:77:12, CSR.scala:1650:26, Cat.scala:33:92, package.scala:124:38]
  assign io_mtval = {{24{reg_mtval[39]}}, reg_mtval};	// @[Bitwise.scala:77:12, CSR.scala:515:22, Cat.scala:33:92, package.scala:124:38]
  assign io_mtvec = read_mtvec;	// @[Cat.scala:33:92]
  assign io_mcause = reg_mcause;	// @[CSR.scala:514:27]
  assign io_mip = _GEN;	// @[CSR.scala:612:56]
  assign io_mie = reg_mie;	// @[CSR.scala:503:20]
  assign io_mscratch = reg_mscratch;	// @[CSR.scala:517:25]
  assign io_mideleg = read_mideleg;	// @[CSR.scala:506:38]
  assign io_medeleg = read_medeleg;	// @[CSR.scala:510:38]
  assign io_minstret = value;	// @[Cat.scala:33:92]
  assign io_sstatus = {_io_status_sd_output, 43'h2000, reg_mstatus_mxr, reg_mstatus_sum, 3'h0, reg_mstatus_fs, 2'h0, reg_mstatus_vs, reg_mstatus_spp, 2'h0, reg_mstatus_spie, 3'h0, reg_mstatus_sie, 1'h0};	// @[CSR.scala:410:28, :415:44, :762:{37,44}, :984:58]
  assign io_sepc = {{24{_io_sepc_T_4[39]}}, _io_sepc_T_4};	// @[Bitwise.scala:77:12, CSR.scala:1650:26, Cat.scala:33:92, package.scala:124:38]
  assign io_stval = {{24{reg_stval[39]}}, reg_stval};	// @[Bitwise.scala:77:12, CSR.scala:575:22, Cat.scala:33:92, package.scala:124:38]
  assign io_stvec = read_stvec;	// @[Cat.scala:33:92]
  assign io_scause = reg_scause;	// @[CSR.scala:574:23]
  assign io_satp = {reg_satp_mode, 16'h0, reg_satp_ppn};	// @[CSR.scala:578:21, :1020:27, Mux.scala:27:73]
  assign io_sscratch = reg_sscratch;	// @[CSR.scala:576:25]
  assign io_vtype = {reg_vconfig_vtype_vill, 55'h0, reg_vconfig_vtype_vma, reg_vconfig_vtype_vta, reg_vconfig_vtype_vsew, reg_vconfig_vtype_vlmul_sign, reg_vconfig_vtype_vlmul_mag};	// @[CSR.scala:583:43, :1022:41]
  assign io_vcsr = {61'h0, reg_vxrm, reg_vxsat};	// @[CSR.scala:585:41, :586:40, :623:63, :1023:15]
  assign io_vl = {56'h0, reg_vconfig_vl};	// @[CSR.scala:583:43, :951:100, :1024:13]
  assign io_vstart = {57'h0, reg_vstart};	// @[CSR.scala:584:42, :1025:17]
  assign io_customCSRs_0_value = reg_custom_0;	// @[CSR.scala:793:43]
endmodule

