Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Thu Jan  7 16:56:20 2021
| Host             : DESKTOP-FICHOQQ running 64-bit major release  (build 9200)
| Command          : report_power -file soc_axi_lite_top_power_routed.rpt -pb soc_axi_lite_top_power_summary_routed.pb -rpx soc_axi_lite_top_power_routed.rpx
| Design           : soc_axi_lite_top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.285        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.184        |
| Device Static (W)        | 0.101        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.039 |        6 |       --- |             --- |
| Slice Logic              |     0.014 |    37255 |       --- |             --- |
|   LUT as Logic           |     0.011 |    19904 |     63400 |           31.39 |
|   LUT as Distributed RAM |     0.002 |     2432 |     19000 |           12.80 |
|   Register               |    <0.001 |    11563 |    126800 |            9.12 |
|   CARRY4                 |    <0.001 |      205 |     15850 |            1.29 |
|   F7/F8 Muxes            |    <0.001 |     2346 |     63400 |            3.70 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   LUT as Shift Register  |    <0.001 |        2 |     19000 |            0.01 |
|   Others                 |     0.000 |      364 |       --- |             --- |
| Signals                  |     0.020 |    24043 |       --- |             --- |
| Block RAM                |     0.001 |       64 |       135 |           47.41 |
| PLL                      |     0.100 |        1 |         6 |           16.67 |
| I/O                      |     0.010 |       45 |       210 |           21.43 |
| Static Power             |     0.101 |          |           |                 |
| Total                    |     0.285 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.099 |       0.082 |      0.017 |
| Vccaux    |       1.800 |     0.070 |       0.052 |      0.018 |
| Vcco33    |       3.300 |     0.007 |       0.003 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------+-----------------------------------+-----------------+
| Clock            | Domain                            | Constraint (ns) |
+------------------+-----------------------------------+-----------------+
| clk              | clk                               |            10.0 |
| clkfbout_clk_pll | pll.clk_pll/inst/clkfbout_clk_pll |            10.0 |
| cpu_clk_clk_pll  | pll.clk_pll/inst/cpu_clk_clk_pll  |            20.0 |
| sys_clk_clk_pll  | pll.clk_pll/inst/sys_clk_clk_pll  |            10.0 |
+------------------+-----------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------+-----------+
| Name                                              | Power (W) |
+---------------------------------------------------+-----------+
| soc_axi_lite_top                                  |     0.184 |
|   pll.clk_pll                                     |     0.101 |
|     inst                                          |     0.101 |
|   u_axi_clock_sync                                |     0.005 |
|     inst                                          |     0.005 |
|       gen_clock_conv.gen_async_conv.asyncfifo_axi |     0.005 |
|   u_axi_crossbar_1x2                              |     0.003 |
|     inst                                          |     0.003 |
|       gen_samd.crossbar_samd                      |     0.003 |
|   u_axi_ram                                       |     0.006 |
|     ram                                           |     0.006 |
|       U0                                          |     0.006 |
|   u_confreg                                       |     0.004 |
|   u_cpu                                           |     0.055 |
|     cache                                         |     0.021 |
|       d_cache                                     |     0.012 |
|       i_cache                                     |     0.009 |
|     cpusraml                                      |     0.033 |
|       datapath                                    |     0.033 |
+---------------------------------------------------+-----------+


