Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Sep  3 12:23:56 2024
| Host         : honer running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_logic_control_sets_placed.rpt
| Design       : system_logic
| Device       : xc7a75t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             128 |           34 |
| Yes          | No                    | No                     |              28 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              91 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-------------------------------+--------------------------------+------------------+----------------+--------------+
|     Clock Signal    |         Enable Signal         |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+-------------------------------+--------------------------------+------------------+----------------+--------------+
|  u_ERZP1/admin_temp |                               |                                |                1 |              1 |         1.00 |
| ~load_button_BUFG   |                               |                                |                1 |              3 |         3.00 |
| ~u_ERZP2/ok_signal  |                               |                                |                1 |              3 |         3.00 |
| ~load_button_BUFG   | pswd_reg/new_pswd[11]_i_1_n_0 | pswd_reg/new_pswd[15]_i_1_n_0  |                2 |              4 |         2.00 |
| ~clk_IBUF_BUFG      |                               |                                |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG      | pswd_reg/tubesreg[6]_i_2_n_0  | pswd_reg/tubesreg[6]_i_1_n_0   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG      |                               | ok_button_IBUF                 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG      |                               | load_IBUF                      |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG      |                               | admin_button_IBUF              |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG      |                               | key_button_IBUF                |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG      |                               | u_ERZP1/KH[7]_i_1__0_n_0       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG      |                               | u_ERZP2/KH[7]_i_1__1_n_0       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG      |                               | u_ERZP3/KH[7]_i_1__2_n_0       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG      |                               | u_ERZP/clear                   |                2 |              8 |         4.00 |
| ~load_button_BUFG   | pswd_reg/new_pswd[11]_i_1_n_0 |                                |                4 |             12 |         3.00 |
| ~load_button_BUFG   | pswd_reg/q[15]_i_1_n_0        |                                |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG      | pswd_reg/sel                  | u_ERZP/KOUT_reg_0[0]           |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG      |                               | pswd_reg/sel                   |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG      |                               | u_timer/cnt[31]_i_1_n_0        |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG      | u_timer/cnt_1ms[31]_i_2_n_0   | u_timer/cnt_1ms[31]_i_1__0_n_0 |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG      | u_timer/cnt_1s                | u_timer/cnt_1s[0]_i_1_n_0      |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG      |                               |                                |               19 |             41 |         2.16 |
+---------------------+-------------------------------+--------------------------------+------------------+----------------+--------------+


