<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='49' type='64'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstrBuilder.h' l='98' u='r' c='_ZNK4llvm19MachineInstrBuilder6addRegEjjj'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='1310' u='r' c='_ZN12_GLOBAL__N_18MIParser17parseRegisterFlagERj'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='1469' u='r' c='_ZN12_GLOBAL__N_18MIParser20parseRegisterOperandERN4llvm14MachineOperandERNS1_8OptionalIjEEb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='905' u='r' c='_ZN4llvm12InstrEmitter15EmitMachineNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='1104' u='r' c='_ZN4llvm12InstrEmitter15EmitSpecialNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='146' u='r' c='_ZL11getMopStateRKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='376' u='r' c='_ZN12_GLOBAL__N_119SIFormMemoryClauses20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/BPF/BPFISelLowering.cpp' l='612' u='r' c='_ZNK4llvm17BPFTargetLowering33EmitInstrWithCustomInserterMemcpyERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
