<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1" />
    <title>DeNovo: Publications</title>
    <link href="style/style1.css" rel="stylesheet" type="text/css" />
    <style type="text/css">
      .style4 {
      font-size: medium;
      }
      .projects {
      font-size: medium;
      }
      .style5 {
      border-left-style: solid;
      border-left-width: 1px;
      border-right: 1px solid #C0C0C0;
      border-top-style: solid;
      border-top-width: 1px;
      border-bottom: 1px solid #C0C0C0;
      }
      ol {
      padding: 0px;
      margin: 0px;
      list-style-type: none;
      position: absolute;
      display: none;

      }
      td.projects:hover ol, td.projects.over ol {
      display: block;
      }
      .style9 {
      text-decoration: none;
      }
      a.style9:hover{
      opacity: 0.8;
      filter:alpha(opacity=80);
      }
      .style10 {
      color: #CCCCCC;
      }
      .style11 {
      color: #FFFFFF;
      }
      .style12 {
      text-align: left;
      }
    </style>
  </head>

  <body>
    <table width="100%" border="0" cellspacing="0" cellpadding="0">
      <tr>
	<td class="shadow_left">&nbsp;</td>
	<td class="header_column">
	  <table width="100%" border="0" cellspacing="10" cellpadding="0">
	    <tr>
              <td class="logo_area" style="font-size: x-large; height: 48px;">
		<a class="style9" href="index.html"><span class="style11"><strong>DeNovo: Rethinking Hardware for Disciplined Parallelism</strong></span></a></td>
              <th class="logo_area" rowspan="3">
		&nbsp;</th>
              <!-- <td width="300"> -->
              <!--   <form id="form1" name="form1" method="post" action=""> -->
	      <!--   	Search the website <br /> -->
              <!--     <input name="search_text" type="text" id="search_text" /> -->
              <!--     <input type="submit" name="Submit" value="Search" /> -->
              <!--   </form> -->
              <!-- </td> -->
	    </tr>
	    <tr>
              <th class="sub_logo_area" style="font-size: 18px">
		<a class="style9" href="http://rsim.cs.uiuc.edu"><span class="style11"><strong>Sarita Adve's Research Group</strong></span></a>
              </th>
              
	    </tr>
	    <tr>
              <th class="sub_logo_area">
		<a class="style9" href="http://illinois.edu"><span class="style10">University of Illinois at Urbana-Champaign</span></a></th>
	    </tr>
	</table></td>
	<td class="shadow_right">&nbsp;</td>
      </tr>
      <tr>
	<td class="horizontal_column">&nbsp;</td>
	<td >
	  <table width="100%" border="0" cellpadding="0" cellspacing="0" class="linkcontainer">
            <tr>
              <td class="projects">
		<div class="navigation" style="font-size: medium"> <a href="index.html" class="main_link">
		    Home</a></div>

	      </td>
              <!-- <td><div class="navigation"><a href="#" class="main_link">DeNovo Home</a></div></td> -->
              <td class="style4"><div class="navigation" style="font-size: medium"><a class="main_link" href="people.html">
		    People</a></div></td>
              <td><div class="navigation" style="font-size: medium"><a href="pubs.html" class="main_link">
		    Publications</a></div></td>
              <td><div class="navigation" style="font-size: medium">
		  <a href="funding.html" class="main_link" style="width: 100%">
		    Funding</a></div></td>
              <td><div class="navigation" style="font-size: medium"><a href="http://rsim.cs.uiuc.edu/news.html" class="main_link">News</a></div></td>
	    </tr>
	  </table>

	</td>
	<td class="horizontal_column">&nbsp;</td>
      </tr>
      <!--   <tr> -->
      <!--     <td class="shadow_left">&nbsp;</td> -->
      <!--     <td class="below_header"> -->
      <!-- A large part of the complexity and inefficiency in current hardware concurrency mechanisms arguably arises from a software-oblivious approach to hardware design. The DeNovo project seeks to rethink concurrent hardware from the ground up, given the assumption that most future software will use disciplined concurrency models for better dependability. -->
      <!--     </td> -->
      <!--     <td class="shadow_right">&nbsp;</td> -->
      <!--   </tr> -->
      <tr>
	<td class="shadow_left">&nbsp;</td>
	<td class="main_content_box">
	  <table width="100%" cellspacing="0" cellpadding="0" class="style5">
	    <tr>
              <td class="body_content" style="font-size: small; text-align: center;" valign="top">
		<p></p>
		<p class="style12"><b>
		    <span style="font-size: 18pt; font-family: Arial;">Publications</span></b>
		  (<a href="http://rsim.cs.illinois.edu/pubs.html">Group publications</a>)
		</p>
		<ul>
                  <li class="style12" style="">
		    <a href="http://rsim.cs.illinois.edu/Pubs/17-IISWC-HeteroSync.pdf" target="blank">HeteroSync: A Benchmark Suite for Fine-Grained Synchronization on Tightly Coupled GPUs</a>, Matthew D. Sinclair, Johnathan Alsop, and Sarita V. Adve, to appear in the IEEE International Symposium on Workload Characterization (IISWC), October 2017.
                    <br />&nbsp;<br />
		  </li>
                  <li class="style12" style="">
		    <a href="http://rsim.cs.illinois.edu/Pubs/17-ISCA-RAts.pdf" target="blank">Chasing Away RAts: Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems</a>, Matthew D. Sinclair, Johnathan Alsop, and Sarita V. Adve, in the 44th International Symposium on Computer Architecture (ISCA), June 2017.
                    <br />&nbsp;<br />
		  </li>

                  <li class="style12" style="">
		    <a href="https://dl.acm.org/citation.cfm?id=2976039">
		    POSTER: hVISC: A Portable Virtual Instruction Set for Heterogeneous Parallel Systems</a>, Prakalp Srivastava, Maria Kotsifakou, Matthew D. Sinclair, Rakesh Komuravelli, Vikram S. Adve, and Sarita V. Adve, in the 25th International Conference on Parallel Architecture and Compilation Techniques (PACT), September 2016.
                    <br />&nbsp;<br />
		  </li>

                  <li class="style12" style="">
		    <a href="http://rsim.cs.uiuc.edu/Pubs/16-ISPASS-GSI.pdf">GSI: A GPU Stall Inspector to Characterize the Source of Memory Stalls for Tightly Coupled GPUs</a>, Johnathan Alsop, Matthew D. Sinclair, Rakesh Komuravelli, and Sarita V. Adve, in the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), April 2016.
                    <br />&nbsp;<br />
		  </li>
                  <li class="style12" style="">
                    <a href="http://rsim.cs.illinois.edu/Pubs/15-MICRO-scopes.pdf" target="blank">Efficient GPU Synchronization without Scopes: Saying No to Complex Consistency Models</a>, 
                    Matthew D. Sinclair, Johnathan Alsop, and Sarita V. Adve,
                    in the <i style="">48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)</i> December 2015. 
                    <br />&nbsp;<br />
		  </li>

		  <li class="style12" style="">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/Dissertation_Sung_Hyojin.pdf">
                      DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism</a>, 
                    Hyojin Sung,
                    <i style="">Ph.D. thesis, University of Illinois, Urbana-Champaign,</i> 2015.
                    <br />&nbsp;<br /> </li>

		  <li class="style12" style="">
                    <a href="http://rsim.cs.illinois.edu/Pubs/15-ISCA-stash.pdf">
                      Stash: Have Your Scratchpad and Cache it Too</a>, 
                    Rakesh Komuravelli, Matthew D. Sinclair, Johnathan Alsop, Muhammad Huzaifa, Maria Kotsifakou, Prakalp Srivastava, Sarita V. Adve, and Vikram Adve,
                    in the <i style="">42nd International Symposium on Computer Architecture (ISCA)</i> May 2015. 
                    <br />&nbsp;<br />
		  </li>
		  <li class="style12" style="">
                    <a href="http://rsim.cs.illinois.edu/Pubs/15-ASPLOS-denovosync.pdf">
                      DeNovoSync: Efficient Support for Arbitrary Synchronization without Writer-Initiated Invalidations</a>, 
                    Hyojin Sung and and Sarita V. Adve,
                    in the <i style="">Proceedings of the 20th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS),</i> March 2015. 
                    <br />&nbsp;<br /> </li>
		  
		  <li class="style12" style="">
                    <a href="http://rsim.cs.illinois.edu/denovo/Pubs/15-ISPASS.pdf">
                      Eliminating On-Chip Traffic Waste: Are We There Yet?</a>, 
                    Robert Smolinski, Rakesh Komuravelli, Hyojin Sung, and Sarita V. Adve,
                    <i style="">IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS),</i> March 2015. Find an extended version of the paper 
		    <a href="http://rsim.cs.illinois.edu/denovo/Pubs/15-ISPASS-extended.pdf">here</a>.
                    <br />&nbsp;<br /> </li>
		  <li class="style12" style="">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/Komuravelli_Rakesh_PhDThesis.pdf">
                      Exploiting Software Information for an Efficient Memory Hierarchy</a>, 
                    Rakesh Komuravelli,
                    <i style="">Ph.D. thesis, University of Illinois, Urbana-Champaign,</i> 2014.
                    <br />&nbsp;<br /> </li>

		  <li class="style12" style="">
                    <a href="http://dl.acm.org/citation.cfm?id=2663345">
                      Revisiting the Complexity of Hardware Cache Coherence and Some Implications</a>,
                    Rakesh Komuravelli, Sarita V. Adve, and Ching-Tsun Chou,
                    in <i>ACM Transactions on Architecture and Code Optimization (TACO), </i>
                    December 2014. 
                    <br /> <br />
		  </li>
		  <li class="style12" style="">
                    <a href="">
                      DeNovoND: Efficient Hardware for Disciplined Non-Determinism </a>,
                    Hyojin Sung, Rakesh Komuravelli, and Sarita V. Adve, 
                    <i> IEEE Micro</i>, special issue on the Top Picks from
                    the 2013 Computer Architecture Conferences, May - June 2014.
                    (One of twelve papers chosen.)
                    <br /> <br />
		  </li>
		  <li class="style12" style="">
                    <a href="http://rsim.cs.illinois.edu/denovo/Pubs/13-ASPLOS-denovond.pdf">
                      DeNovoND: Efficient Hardware Support for Disciplined Non-determinism </a>,
                    Hyojin Sung, Rakesh Komuravelli, and Sarita V. Adve,
                    in the <i>Proceedings of the 18th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), </i>
                    March 2013. 
                    <br /> <br />
		  </li>
		  <li class="style12" style="">
                    <a href="http://rsim.cs.illinois.edu/denovo/Pubs/12-HotPar-VAdve.pdf">
                      Virtual Instruction Set Computing for Heterogeneous Systems<a/>,
                      Vikram Adve, Sarita Adve, Rakesh Komuravelli,
                      Matthew D. Sinclair, and Prakalp Srivastava,
                      <i>4th USENIX Workshop on Hot Topics in Parallelism
			(HotPar)</i>, June 2012.
                      <br /><br />
                    </li>
		  <li class="style12" style="">
                    <a href="http://rsim.cs.illinois.edu/denovo/Pubs/11-pact-denovo.pdf">
		      DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism</a>,
		    Byn Choi, Rakesh Komuravelli, Hyojin Sung, Robert Smolinski, Nima Honarmand, Sarita V. Adve, Vikram S. Adve, Nicholas P. Carter, and Ching-Tsun Chou,
                    <i style="">20th International Conference on Parallel Architectures and Compilation Techniques (PACT),</i> 2011, <b style="">Best Paper Award.</b>
                    <br />&nbsp;<br /> </li>

		  <li class="style12" style="">
                    <a href="http://dpj.cs.uiuc.edu/DPJ/Publications_files/DPJ-POPL-2011-Nondet.pdf">
		      Safe Nondeterminism in a Deterministic-by-Default Parallel Language</a>,
		    R. Bocchino, S. Heumann, N. Honarmand, S. Adve, V. Adve, A. Welc, and T. Shpeisman,
                    <i style="">38th Symposium on Principles of Programming Languages (POPL),</i> 2011.
                    <br />&nbsp;<br /> </li>

		  <li class="style12" style="">
                    <a href="http://rsim.cs.illinois.edu/denovo/Pubs/komuravelli.ms.thesis.pdf">
		      Verification and Performance of the DeNovo Cache Coherence Protocol</a>,
		    Rakesh Komuravelli,
                    <i style="">Master's thesis, University of Illinois, Urbana-Champaign,</i> 2010.
                    <br />&nbsp;<br /> </li>

		  <li class="style12" style="">
		    <a href="http://rsim.cs.illinois.edu/denovo/Pubs/10-hpg-parkd.pdf">
		      Parallel SAH k-D Tree Construction</a>,
		    Byn Choi, Rakesh Komuravelli, Victor Lu, Hyojin Sung, Robert L. Bocchino, Sarita V. Adve, and John C. Hart,
		    <i style="">High Performance Graphics (HPG),</i> 2010.
		    <br />&nbsp;<br /> </li>

		  <li class="style12" style="">
		    <a href="http://rsim.cs.illinois.edu/denovo/Pubs/10-hotpar-denovo.pdf">DeNovo: Rethinking Hardware for Disciplined Parallelism</a>, Byn Choi, 
		    Rakesh Komuravelli, Hyojin Sung, Robert Bocchino, Sarita V. Adve, and Vikram S. Adve,
		    <i style=""> Second USENIX Workshop on Hot Topics in Parallelism (HotPar),</i> 2010.
		    <br /><br />
		  </li>
		  <li class="style12" style="">
		    <a href="http://rsim.cs.illinois.edu/denovo/Pubs/10-cpc-dpj.pdf">
                      A Language for Deterministic-by-Default Parallel Programming</a>, 
		    Robert Bocchino, Vikram S. Adve, Danny Dig., Sarita V. Adve, Stephen Heumann,
                    Rakesh Komuravelli, Jeffery Overbey, Patrick Simmons, Hyojin Sung, 
		    Mohsen Vakilian, and Marc Snir, <i style="">15th Workshop 
		      on Compilers for Parallel Computing (CPC 2010).</i> 
		    <br /><br />
		  </li>
		  <li class="style12" style="">
		    <a href="http://rsim.cs.illinois.edu/denovo/Pubs/10-cacm-memory-models.pdf">Memory Models: A Case for Rethinking
		      Parallel Languages and Hardware</a>, Sarita V. Adve, Hans-J. Boehm,
		      in the <i style=""> Communications of the ACM (CACM)</i>.
		    <br /><br />
		  </li>
		  <li class="style12" style="">
		    <a href="http://dpj.cs.uiuc.edu/DPJ/Publications_files/DPJ-OOPSLA-2009.pdf">
		      A Type and Effect System for Deterministic Parallel Java</a>, 
		    Robert Bocchino, Vikram S. Adve, Danny Dig., Sarita V. Adve, Stephen Heumann,
                    Rakesh Komuravelli, Jeffery Overbey, Patrick Simmons, Hyojin Sung, and 
		    Mohsen Vakilian, in the <i>Proceedings of the International Conference on Object-Oriented 
		      Programming, Systems, Languages, and Applications (OOPSLA),</i> 2009. <br /><br />
		  </li>
		  <li class="style12" style="">
		    <a href="http://rsim.cs.illinois.edu/denovo/Pubs/hotpar2009.pdf">
		      Parallel Programming Must Be Deterministic By Default</a>, 
		    Robert Bocchino, Vikram S. Adve, Sarita V. Adve, and Marc Snir, <i style="">
		      First USENIX Workshop on Hot Topics in Parallelism (HotPar),</i> 
		    2009. <br /><br />
		  </li>
		  <li class="style12" style="">
		    <a href="http://www.upcrc.illinois.edu/whitepaper.php">
		      Parallel Computing Research at Illinois: The UPCRC Agenda</a>, 
		    Sarita V. Adve, Vikram S. Adve, Gul Agha, Matthew I. Frank, 
		    Maria J. Garzaran, John C. Hart, Wen-mei W. Hwu, Ralph E. Johnson, 
		    Laxmikant V. Kale, Rakesh Kumar, Darko Marinov, Klara Nahrstedt, 
		    David Padua, Madhusudan Parthasarathy, Sanjay J. Patel, Grigore Rosu, 
		    Dan Roth, Marc Snir, Josep Torrellas, and Craig Zilles, 
		    Nov 2008.
		    <br /><br />
		  </li>
		  </ul>
	   	  
		  
		  <p class="style12"><b>
		      <span style="font-size: 18pt; font-family: Arial;">Talks</span></b></p>
		  <ul>
                    <li class="style12" style="margin-bottom: 12pt;">
                      <a href="http://rsim.cs.illinois.edu/Talks/17-isca-sinclair-rats.pdf">
			Chasing Away RAts: Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems</a>, at International Symposium on Computer Architecture (ISCA), June 2017.  <a href="http://rsim.cs.illinois.edu/Talks/17-isca-sinclair-rats-pitch.pdf">Lightning Talk</a>
                    </li>

                    <li class="style12" style="margin-bottom: 12pt;">
		      <a href="Talks/17-hipeac.pdf">Coherence, Consistency, and Deja vu: Memory Hierarchies in the Era of Specialization</a>, Keynote talk
                      at the High Performance and Embedded Architecture and Compilation conference (HiPEAC), January 2017. <a href="https://youtu.be/kjFjL_vTUWU">Video</a>.
                    </li>

                    <li class="style12" style="margin-bottom: 12pt;">
		      GSI: A GPU Stall Inspector to Characterize the Source of Memory Stalls for Tightly Coupled GPUs,
                      at the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), April 2016.
                    </li>
                    <li class="style12" style="margin-bottom: 12pt;">
		      DeNovo: Energy-Efficient Memory Hierarchy for Heterogeneous Systems, at TI, January 2016.
                    </li>
                    <li class="style12" style="margin-bottom: 12pt;">
                      <a href="http://rsim.cs.uiuc.edu/Talks/15-micro-sinclair-scopes.pdf">Efficient GPU Synchronization without Scopes: Saying No to Complex Consistency Models</a>, at 48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), December 2015.  <a href="http://rsim.cs.uiuc.edu/Talks/15-micro-sinclair-scopes-pitch.pdf">Lightning Talk</a>
		    </li>
                    <li class="style12" style="margin-bottom: 12pt;">
                      <a href="http://rsim.cs.uiuc.edu/Talks/15-sinclair-stash.pdf">Stash: Have Your Scratchpad and Cache it Too</a>, at International Symposium on Computer Architecture (ISCA), June 2015.
		    </li>
                    <li class="style12" style="margin-bottom: 12pt;">
                      Stash: Have Your Scratchpad and Cache it Too, at Ecole Polytechnique Federale de Lausanne, April 2015.
		    </li>
                    <li class="style12" style="margin-bottom: 12pt;">
                      <a href="http://rsim.cs.uiuc.edu/Talks/15-asplos.pptx">DeNovoSync: Efficient Support for Arbitrary Synchronization without Writer-Initiated Invalidations</a>, at ASPLOS 2015, March 2015.
		    </li>
                    <li class="style12" style="">
                      Eliminating On-Chip Traffic Waste: Are We There Yet?,
                      at IEEE International Symposium on Performance Analysis of Systems and Software, March 2015.
                      <br />&nbsp;<br />
		    </li>
                    <li class="style12" style="margin-bottom: 12pt;">
                      <a href="http://rsim.cs.uiuc.edu/Talks/15-rakesh-hipeac.pptx">
			Revisiting the Complexity of Hardware Cache Coherence and Some Implications</a>, High Performance and Embedded Architecture and Compilation, January 2015.
                    </li>
                    <li class="style12" style="margin-bottom: 12pt;">
                      <a href="http://rsim.cs.uiuc.edu/Talks/14-epfl.pptx">
			DeNovo: A Software-Driven Rethinking of the Memory Hierarchy</a>,at Ecole Polytechnique Federale de Lausanne, September 2014.
		    </li>
                    <li class="style12" style="margin-bottom: 12pt;">	    
                      Stash: Have Your Scratchpad and Cache it Too, NVIDIA Research, July 2014.
		    </li>
                    <li class="style12" style="margin-bottom: 12pt;">	    
                      Exploiting Software Information for an Efficient Memory Hierarchy, at Cavium Networks, July 2014.
		    </li>
                    <li class="style12" style="margin-bottom: 12pt;">	    
                      Exploiting Software Information for an Efficient Memory Hierarchy, at Qualcomm Research -- San Diego, June 2014.
		    </li>
                    <li class="style12" style="margin-bottom: 12pt;">	    
                      Exploiting Software Information for an Efficient Memory Hierarchy, at Qualcomm Research -- Raleigh, June 2014.
		    </li>
                    <li class="style12" style="margin-bottom: 12pt;">	    
                      Exploiting Software Information for an Efficient Memory Hierarchy, at Oracle Labs, April 2014.
		    </li>
		    <li class="style12" style="margin-bottom: 12pt;">
		      <a href="http://rsim.cs.uiuc.edu/Talks/14-wisconsin.pptx">
			DeNovo: A Software Driven Rethinking of the Memory Hierarchy</a>, 
		      University of Wisconsin-Madison, February 2014.
		    </li>
		    <li class="style12" style="margin-bottom: 12pt;">
		      Addressing the Hardware Challenges of Tightly Coupled Heterogeneous Architectures,
		      at Qualcomm Research, September 2013.
		    </li>
		    <li class="style12" style="margin-bottom: 12pt;">
		      Addressing the Hardware Challenges of Tightly Coupled Heterogeneous Architectures,
		      at Qualcomm Research, May 2013.
		    </li>
		    <li class="style12" style="margin-bottom: 12pt;">
		      <a href="http://rsim.cs.uiuc.edu/Talks/13-denovond-asplos.pptx">
			DeNovoND: Efficient Hardware Support for Disciplined Non-Determinism</a>, 
		      in ASPLOS 2013, March 2013. </li>
		    <li class="style12" style="margin-bottom: 12pt;">
		      <a href="http://rsim.cs.uiuc.edu/Talks/13-wodet.pptx">
			The Imperative of Disciplined Parallelism: A Hardware Architect's Perspective</a>. 
		      Keynote at the 4th Workshop on Determinism and Correctness in Parallel Programming (WoDet), held with ASPLOS'13, March 2013.
		    </li>
		    <li class="style12" style="margin-bottom: 12pt;">
		      <a href="http://rsim.cs.uiuc.edu/Talks/11-denovo-pact.pptx">
			DeNovo: Rethinking the Multicore Memory Hierarchy for Disciplined Parallelism</a>, 
		      in the best paper session of PACT 2011, October 2011. </li>
		    <li class="style12" style="margin-bottom: 12pt;">
		      <a href="http://rsim.cs.uiuc.edu/Talks/10-denovo-upcrc-seminar.pptx">
			DeNovo: Rethinking the Multicore Memory Hierarchy for Disciplined Parallelism</a>, 
		      in the "UPCRC Seminar", sponsored by Intel and Microsoft, December 2010. </li>

		    <li class="style12" style="margin-bottom: 12pt;">
		      <a href="http://rsim.cs.uiuc.edu/Talks/10-denovo-upcrc-summit.pptx">
			DeNovo: Rethinking Hardware for Disciplined Parallelism</a>, 
		      in the "UPCRC Illinois Summit", sponsored by Intel and Microsoft, March 2010. </li>

		    <li class="style12" style="margin-bottom: 12pt;">
		      <a href="http://rsim.cs.uiuc.edu/Talks/10-acar.pptx">
			Rethinking Hardware and Software for Disciplined Parallelism</a>, 
		      in the "Advancing Computer Architecture Research" workshop sponsored by CRA/CCC, Feb 2010. </li>

		    <li class="style12" style="margin-bottom: 12pt;">
		      <a href="http://rsim.cs.uiuc.edu/Talks/10-MI-denovo.pptx">
			Memory Models: A Case for Rethinking Parallel Languages and Hardware</a>, 
		      a distinguished lecture by Sarita Adve at University of Michigan, Feb 2010. </li>
		    
		    <li class="style12" style="margin-bottom: 12pt;">
		      <a href="http://rsim.cs.uiuc.edu/Talks/09-podc-spaa-memory-models.ppt">
			Memory Models: A Case for Rethinking Parallel Languages and Hardware</a>, 
		      keynote talk at a plenary session of PODC and SPAA, Aug 2009. </li>
		  </ul>
		  <p class="style12">&nbsp;<br /><br /></p>
		</td>
	      </tr>
	  </table></td>
	<td class="shadow_right">&nbsp;</td>
	</tr>
      <tr>
	<td class="shadow_left">&nbsp;</td>
	<td class="middle_spacer"><div class="bottom_content"></div></td>
	<td class="shadow_right">&nbsp;</td>
      </tr>
      <tr>
	<td class="shadow_left">&nbsp;</td>
	<td class="bottom_link_container">
	  <p>
	  </p>
	  <p>
            <!-- All Right Reserved &copy; 2006 by bprizze<br /> -->
            <!-- http://heartlessg.4uhost.info Web Master -->
	  </p>
	  <p/>
	</td>
	<td class="shadow_right">&nbsp;</td>
      </tr>
      </table>
    </body>
  </html>
