
motor_tester_stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000492c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000013cc  08004a38  08004a38  00014a38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e04  08005e04  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08005e04  08005e04  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005e04  08005e04  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e04  08005e04  00015e04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005e08  08005e08  00015e08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08005e0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000640  20000078  08005e84  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006b8  08005e84  000206b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   000116e2  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025bb  00000000  00000000  00031783  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001070  00000000  00000000  00033d40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f98  00000000  00000000  00034db0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001930e  00000000  00000000  00035d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012525  00000000  00000000  0004f056  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000901c2  00000000  00000000  0006157b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f173d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000499c  00000000  00000000  000f1790  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000078 	.word	0x20000078
 8000128:	00000000 	.word	0x00000000
 800012c:	08004a20 	.word	0x08004a20

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000007c 	.word	0x2000007c
 8000148:	08004a20 	.word	0x08004a20

0800014c <HAL_UART_ErrorCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b088      	sub	sp, #32
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	uint32_t er = HAL_UART_GetError(huart);
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	4618      	mov	r0, r3
 8000158:	f003 fbaf 	bl	80038ba <HAL_UART_GetError>
 800015c:	61f8      	str	r0, [r7, #28]
	switch (er) {
 800015e:	69fb      	ldr	r3, [r7, #28]
 8000160:	3b01      	subs	r3, #1
 8000162:	2b0f      	cmp	r3, #15
 8000164:	d862      	bhi.n	800022c <HAL_UART_ErrorCallback+0xe0>
 8000166:	a201      	add	r2, pc, #4	; (adr r2, 800016c <HAL_UART_ErrorCallback+0x20>)
 8000168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800016c:	080001ad 	.word	0x080001ad
 8000170:	080001cb 	.word	0x080001cb
 8000174:	0800022d 	.word	0x0800022d
 8000178:	080001e9 	.word	0x080001e9
 800017c:	0800022d 	.word	0x0800022d
 8000180:	0800022d 	.word	0x0800022d
 8000184:	0800022d 	.word	0x0800022d
 8000188:	08000207 	.word	0x08000207
 800018c:	0800022d 	.word	0x0800022d
 8000190:	0800022d 	.word	0x0800022d
 8000194:	0800022d 	.word	0x0800022d
 8000198:	0800022d 	.word	0x0800022d
 800019c:	0800022d 	.word	0x0800022d
 80001a0:	0800022d 	.word	0x0800022d
 80001a4:	0800022d 	.word	0x0800022d
 80001a8:	08000225 	.word	0x08000225
		case HAL_UART_ERROR_PE: // ошибка четности
			__HAL_UART_CLEAR_PEFLAG(huart);
 80001ac:	2300      	movs	r3, #0
 80001ae:	61bb      	str	r3, [r7, #24]
 80001b0:	687b      	ldr	r3, [r7, #4]
 80001b2:	681b      	ldr	r3, [r3, #0]
 80001b4:	681b      	ldr	r3, [r3, #0]
 80001b6:	61bb      	str	r3, [r7, #24]
 80001b8:	687b      	ldr	r3, [r7, #4]
 80001ba:	681b      	ldr	r3, [r3, #0]
 80001bc:	685b      	ldr	r3, [r3, #4]
 80001be:	61bb      	str	r3, [r7, #24]
 80001c0:	69bb      	ldr	r3, [r7, #24]
			huart->ErrorCode = HAL_UART_ERROR_NONE;
 80001c2:	687b      	ldr	r3, [r7, #4]
 80001c4:	2200      	movs	r2, #0
 80001c6:	645a      	str	r2, [r3, #68]	; 0x44
			break;
 80001c8:	e031      	b.n	800022e <HAL_UART_ErrorCallback+0xe2>
		case HAL_UART_ERROR_NE:  // шум на линии
			__HAL_UART_CLEAR_NEFLAG(huart);
 80001ca:	2300      	movs	r3, #0
 80001cc:	617b      	str	r3, [r7, #20]
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	681b      	ldr	r3, [r3, #0]
 80001d2:	681b      	ldr	r3, [r3, #0]
 80001d4:	617b      	str	r3, [r7, #20]
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	681b      	ldr	r3, [r3, #0]
 80001da:	685b      	ldr	r3, [r3, #4]
 80001dc:	617b      	str	r3, [r7, #20]
 80001de:	697b      	ldr	r3, [r7, #20]
			huart->ErrorCode = HAL_UART_ERROR_NONE;
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	2200      	movs	r2, #0
 80001e4:	645a      	str	r2, [r3, #68]	; 0x44
			break;
 80001e6:	e022      	b.n	800022e <HAL_UART_ErrorCallback+0xe2>
		case HAL_UART_ERROR_FE:  // ошибка фрейма
			__HAL_UART_CLEAR_FEFLAG(huart);
 80001e8:	2300      	movs	r3, #0
 80001ea:	613b      	str	r3, [r7, #16]
 80001ec:	687b      	ldr	r3, [r7, #4]
 80001ee:	681b      	ldr	r3, [r3, #0]
 80001f0:	681b      	ldr	r3, [r3, #0]
 80001f2:	613b      	str	r3, [r7, #16]
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	681b      	ldr	r3, [r3, #0]
 80001f8:	685b      	ldr	r3, [r3, #4]
 80001fa:	613b      	str	r3, [r7, #16]
 80001fc:	693b      	ldr	r3, [r7, #16]
			huart->ErrorCode = HAL_UART_ERROR_NONE;
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	2200      	movs	r2, #0
 8000202:	645a      	str	r2, [r3, #68]	; 0x44
			break;
 8000204:	e013      	b.n	800022e <HAL_UART_ErrorCallback+0xe2>
		case HAL_UART_ERROR_ORE:  // overrun error
			__HAL_UART_CLEAR_OREFLAG(huart);
 8000206:	2300      	movs	r3, #0
 8000208:	60fb      	str	r3, [r7, #12]
 800020a:	687b      	ldr	r3, [r7, #4]
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	681b      	ldr	r3, [r3, #0]
 8000210:	60fb      	str	r3, [r7, #12]
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	681b      	ldr	r3, [r3, #0]
 8000216:	685b      	ldr	r3, [r3, #4]
 8000218:	60fb      	str	r3, [r7, #12]
 800021a:	68fb      	ldr	r3, [r7, #12]
			huart->ErrorCode = HAL_UART_ERROR_NONE;
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	2200      	movs	r2, #0
 8000220:	645a      	str	r2, [r3, #68]	; 0x44
			break;
 8000222:	e004      	b.n	800022e <HAL_UART_ErrorCallback+0xe2>
		case HAL_UART_ERROR_DMA:  // ошибка DMA
			huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	2200      	movs	r2, #0
 8000228:	645a      	str	r2, [r3, #68]	; 0x44
			break;
 800022a:	e000      	b.n	800022e <HAL_UART_ErrorCallback+0xe2>
		default:
			break;
 800022c:	bf00      	nop
		}
	if (huart->Instance == USART1) {
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	4a0c      	ldr	r2, [pc, #48]	; (8000264 <HAL_UART_ErrorCallback+0x118>)
 8000234:	4293      	cmp	r3, r2
 8000236:	d110      	bne.n	800025a <HAL_UART_ErrorCallback+0x10e>
		new_bms_data = 1;
 8000238:	4b0b      	ldr	r3, [pc, #44]	; (8000268 <HAL_UART_ErrorCallback+0x11c>)
 800023a:	2201      	movs	r2, #1
 800023c:	701a      	strb	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&huart, bms_uart_buff, sizeof(bms_uart_buff));
 800023e:	1d3b      	adds	r3, r7, #4
 8000240:	2264      	movs	r2, #100	; 0x64
 8000242:	490a      	ldr	r1, [pc, #40]	; (800026c <HAL_UART_ErrorCallback+0x120>)
 8000244:	4618      	mov	r0, r3
 8000246:	f003 f82d 	bl	80032a4 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 800024a:	4b09      	ldr	r3, [pc, #36]	; (8000270 <HAL_UART_ErrorCallback+0x124>)
 800024c:	681b      	ldr	r3, [r3, #0]
 800024e:	681a      	ldr	r2, [r3, #0]
 8000250:	4b07      	ldr	r3, [pc, #28]	; (8000270 <HAL_UART_ErrorCallback+0x124>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	f022 0204 	bic.w	r2, r2, #4
 8000258:	601a      	str	r2, [r3, #0]
	}
}
 800025a:	bf00      	nop
 800025c:	3720      	adds	r7, #32
 800025e:	46bd      	mov	sp, r7
 8000260:	bd80      	pop	{r7, pc}
 8000262:	bf00      	nop
 8000264:	40013800 	.word	0x40013800
 8000268:	20000254 	.word	0x20000254
 800026c:	200001f0 	.word	0x200001f0
 8000270:	200001a4 	.word	0x200001a4

08000274 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8000274:	b580      	push	{r7, lr}
 8000276:	b082      	sub	sp, #8
 8000278:	af00      	add	r7, sp, #0
 800027a:	6078      	str	r0, [r7, #4]
 800027c:	460b      	mov	r3, r1
 800027e:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART1) {
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	4a0b      	ldr	r2, [pc, #44]	; (80002b4 <HAL_UARTEx_RxEventCallback+0x40>)
 8000286:	4293      	cmp	r3, r2
 8000288:	d110      	bne.n	80002ac <HAL_UARTEx_RxEventCallback+0x38>
		new_bms_data = 1;
 800028a:	4b0b      	ldr	r3, [pc, #44]	; (80002b8 <HAL_UARTEx_RxEventCallback+0x44>)
 800028c:	2201      	movs	r2, #1
 800028e:	701a      	strb	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(&huart, bms_uart_buff, sizeof(bms_uart_buff));
 8000290:	1d3b      	adds	r3, r7, #4
 8000292:	2264      	movs	r2, #100	; 0x64
 8000294:	4909      	ldr	r1, [pc, #36]	; (80002bc <HAL_UARTEx_RxEventCallback+0x48>)
 8000296:	4618      	mov	r0, r3
 8000298:	f003 f804 	bl	80032a4 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 800029c:	4b08      	ldr	r3, [pc, #32]	; (80002c0 <HAL_UARTEx_RxEventCallback+0x4c>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	681a      	ldr	r2, [r3, #0]
 80002a2:	4b07      	ldr	r3, [pc, #28]	; (80002c0 <HAL_UARTEx_RxEventCallback+0x4c>)
 80002a4:	681b      	ldr	r3, [r3, #0]
 80002a6:	f022 0204 	bic.w	r2, r2, #4
 80002aa:	601a      	str	r2, [r3, #0]
	}
}
 80002ac:	bf00      	nop
 80002ae:	3708      	adds	r7, #8
 80002b0:	46bd      	mov	sp, r7
 80002b2:	bd80      	pop	{r7, pc}
 80002b4:	40013800 	.word	0x40013800
 80002b8:	20000254 	.word	0x20000254
 80002bc:	200001f0 	.word	0x200001f0
 80002c0:	200001a4 	.word	0x200001a4

080002c4 <unwrap_encoder>:
		}
	}
}

int32_t unwrap_encoder(uint16_t in, int32_t *prev)
{
 80002c4:	b480      	push	{r7}
 80002c6:	b087      	sub	sp, #28
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	4603      	mov	r3, r0
 80002cc:	6039      	str	r1, [r7, #0]
 80002ce:	80fb      	strh	r3, [r7, #6]
    int32_t c32 = (int32_t)in - ENC_HALF_PERIOD;
 80002d0:	88fb      	ldrh	r3, [r7, #6]
 80002d2:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 80002d6:	613b      	str	r3, [r7, #16]
    int32_t dif = (c32-*prev);
 80002d8:	683b      	ldr	r3, [r7, #0]
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	693a      	ldr	r2, [r7, #16]
 80002de:	1ad3      	subs	r3, r2, r3
 80002e0:	60fb      	str	r3, [r7, #12]

    int32_t mod_dif = ((dif + ENC_HALF_PERIOD) % ENC_ONE_PERIOD) - ENC_HALF_PERIOD;
 80002e2:	68fb      	ldr	r3, [r7, #12]
 80002e4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80002e8:	425a      	negs	r2, r3
 80002ea:	b29b      	uxth	r3, r3
 80002ec:	b292      	uxth	r2, r2
 80002ee:	bf58      	it	pl
 80002f0:	4253      	negpl	r3, r2
 80002f2:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 80002f6:	617b      	str	r3, [r7, #20]
    if(dif < -ENC_HALF_PERIOD) {
 80002f8:	68fb      	ldr	r3, [r7, #12]
 80002fa:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 80002fe:	da03      	bge.n	8000308 <unwrap_encoder+0x44>
        mod_dif += ENC_ONE_PERIOD;
 8000300:	697b      	ldr	r3, [r7, #20]
 8000302:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8000306:	617b      	str	r3, [r7, #20]
    }
    int32_t unwrapped = *prev + mod_dif;
 8000308:	683b      	ldr	r3, [r7, #0]
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	697a      	ldr	r2, [r7, #20]
 800030e:	4413      	add	r3, r2
 8000310:	60bb      	str	r3, [r7, #8]
    *prev = unwrapped;
 8000312:	683b      	ldr	r3, [r7, #0]
 8000314:	68ba      	ldr	r2, [r7, #8]
 8000316:	601a      	str	r2, [r3, #0]

    return unwrapped + ENC_HALF_PERIOD;
 8000318:	68bb      	ldr	r3, [r7, #8]
 800031a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
}
 800031e:	4618      	mov	r0, r3
 8000320:	371c      	adds	r7, #28
 8000322:	46bd      	mov	sp, r7
 8000324:	bc80      	pop	{r7}
 8000326:	4770      	bx	lr

08000328 <getEncoder>:

void getEncoder()
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b084      	sub	sp, #16
 800032c:	af00      	add	r7, sp, #0
	int currCounter = __HAL_TIM_GET_COUNTER(&htim4);
 800032e:	4b13      	ldr	r3, [pc, #76]	; (800037c <getEncoder+0x54>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000334:	60fb      	str	r3, [r7, #12]
	enc_idle_tick = unwrap_encoder(currCounter, &enc_prev);
 8000336:	68fb      	ldr	r3, [r7, #12]
 8000338:	b29b      	uxth	r3, r3
 800033a:	4911      	ldr	r1, [pc, #68]	; (8000380 <getEncoder+0x58>)
 800033c:	4618      	mov	r0, r3
 800033e:	f7ff ffc1 	bl	80002c4 <unwrap_encoder>
 8000342:	4603      	mov	r3, r0
 8000344:	4a0f      	ldr	r2, [pc, #60]	; (8000384 <getEncoder+0x5c>)
 8000346:	6013      	str	r3, [r2, #0]
	char str [12];
	snprintf(str, sizeof str, "%d", (int)enc_idle_tick);
 8000348:	4b0e      	ldr	r3, [pc, #56]	; (8000384 <getEncoder+0x5c>)
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	4638      	mov	r0, r7
 800034e:	4a0e      	ldr	r2, [pc, #56]	; (8000388 <getEncoder+0x60>)
 8000350:	210c      	movs	r1, #12
 8000352:	f003 feff 	bl	8004154 <sniprintf>
	ssd1306_Fill(Black);
 8000356:	2000      	movs	r0, #0
 8000358:	f000 fe12 	bl	8000f80 <ssd1306_Fill>
	ssd1306_SetCursor(2, 3);
 800035c:	2103      	movs	r1, #3
 800035e:	2002      	movs	r0, #2
 8000360:	f000 ff68 	bl	8001234 <ssd1306_SetCursor>
	ssd1306_WriteString(str, Font_16x26, White);
 8000364:	4a09      	ldr	r2, [pc, #36]	; (800038c <getEncoder+0x64>)
 8000366:	4638      	mov	r0, r7
 8000368:	2301      	movs	r3, #1
 800036a:	ca06      	ldmia	r2, {r1, r2}
 800036c:	f000 ff3c 	bl	80011e8 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8000370:	f000 fe28 	bl	8000fc4 <ssd1306_UpdateScreen>
}
 8000374:	bf00      	nop
 8000376:	3710      	adds	r7, #16
 8000378:	46bd      	mov	sp, r7
 800037a:	bd80      	pop	{r7, pc}
 800037c:	20000114 	.word	0x20000114
 8000380:	200001e8 	.word	0x200001e8
 8000384:	200001ec 	.word	0x200001ec
 8000388:	08004a38 	.word	0x08004a38
 800038c:	20000004 	.word	0x20000004

08000390 <buttons_Init>:

void buttons_Init()
{
 8000390:	b480      	push	{r7}
 8000392:	af00      	add	r7, sp, #0
	stButtons[0].button_port = BUTTON1_GPIO_Port;
 8000394:	4b0f      	ldr	r3, [pc, #60]	; (80003d4 <buttons_Init+0x44>)
 8000396:	4a10      	ldr	r2, [pc, #64]	; (80003d8 <buttons_Init+0x48>)
 8000398:	601a      	str	r2, [r3, #0]
	stButtons[0].button_pin = BUTTON1_Pin;
 800039a:	4b0e      	ldr	r3, [pc, #56]	; (80003d4 <buttons_Init+0x44>)
 800039c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80003a0:	809a      	strh	r2, [r3, #4]
	stButtons[1].button_port = BUTTON2_GPIO_Port;
 80003a2:	4b0c      	ldr	r3, [pc, #48]	; (80003d4 <buttons_Init+0x44>)
 80003a4:	4a0c      	ldr	r2, [pc, #48]	; (80003d8 <buttons_Init+0x48>)
 80003a6:	60da      	str	r2, [r3, #12]
	stButtons[1].button_pin = BUTTON2_Pin;
 80003a8:	4b0a      	ldr	r3, [pc, #40]	; (80003d4 <buttons_Init+0x44>)
 80003aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80003ae:	821a      	strh	r2, [r3, #16]
	stButtons[2].button_port = BUTTON3_GPIO_Port;
 80003b0:	4b08      	ldr	r3, [pc, #32]	; (80003d4 <buttons_Init+0x44>)
 80003b2:	4a09      	ldr	r2, [pc, #36]	; (80003d8 <buttons_Init+0x48>)
 80003b4:	619a      	str	r2, [r3, #24]
	stButtons[2].button_pin = BUTTON3_Pin;
 80003b6:	4b07      	ldr	r3, [pc, #28]	; (80003d4 <buttons_Init+0x44>)
 80003b8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80003bc:	839a      	strh	r2, [r3, #28]
	stButtons[3].button_port = BUTTON4_GPIO_Port;
 80003be:	4b05      	ldr	r3, [pc, #20]	; (80003d4 <buttons_Init+0x44>)
 80003c0:	4a05      	ldr	r2, [pc, #20]	; (80003d8 <buttons_Init+0x48>)
 80003c2:	625a      	str	r2, [r3, #36]	; 0x24
	stButtons[3].button_pin = BUTTON4_Pin;
 80003c4:	4b03      	ldr	r3, [pc, #12]	; (80003d4 <buttons_Init+0x44>)
 80003c6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80003ca:	851a      	strh	r2, [r3, #40]	; 0x28
}
 80003cc:	bf00      	nop
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bc80      	pop	{r7}
 80003d2:	4770      	bx	lr
 80003d4:	20000258 	.word	0x20000258
 80003d8:	40010c00 	.word	0x40010c00

080003dc <getButton>:
uint8_t short_state = 0;
uint8_t long_state = 0;
uint32_t time_key1 = 0;

void getButton()
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	b084      	sub	sp, #16
 80003e0:	af00      	add	r7, sp, #0
	for (int i=0; i<4; i++)
 80003e2:	2300      	movs	r3, #0
 80003e4:	60fb      	str	r3, [r7, #12]
 80003e6:	e0ee      	b.n	80005c6 <getButton+0x1ea>
	{
		uint32_t ms = HAL_GetTick();
 80003e8:	f000 ffec 	bl	80013c4 <HAL_GetTick>
 80003ec:	60b8      	str	r0, [r7, #8]
		uint8_t key_state = HAL_GPIO_ReadPin(stButtons[i].button_port, stButtons[i].button_pin);
 80003ee:	497a      	ldr	r1, [pc, #488]	; (80005d8 <getButton+0x1fc>)
 80003f0:	68fa      	ldr	r2, [r7, #12]
 80003f2:	4613      	mov	r3, r2
 80003f4:	005b      	lsls	r3, r3, #1
 80003f6:	4413      	add	r3, r2
 80003f8:	009b      	lsls	r3, r3, #2
 80003fa:	440b      	add	r3, r1
 80003fc:	6818      	ldr	r0, [r3, #0]
 80003fe:	4976      	ldr	r1, [pc, #472]	; (80005d8 <getButton+0x1fc>)
 8000400:	68fa      	ldr	r2, [r7, #12]
 8000402:	4613      	mov	r3, r2
 8000404:	005b      	lsls	r3, r3, #1
 8000406:	4413      	add	r3, r2
 8000408:	009b      	lsls	r3, r3, #2
 800040a:	440b      	add	r3, r1
 800040c:	3304      	adds	r3, #4
 800040e:	881b      	ldrh	r3, [r3, #0]
 8000410:	4619      	mov	r1, r3
 8000412:	f001 fe35 	bl	8002080 <HAL_GPIO_ReadPin>
 8000416:	4603      	mov	r3, r0
 8000418:	71fb      	strb	r3, [r7, #7]
		if(key_state == 0 && !stButtons[i].short_state && (ms - stButtons[i].time_key) > 50)
 800041a:	79fb      	ldrb	r3, [r7, #7]
 800041c:	2b00      	cmp	r3, #0
 800041e:	d136      	bne.n	800048e <getButton+0xb2>
 8000420:	496d      	ldr	r1, [pc, #436]	; (80005d8 <getButton+0x1fc>)
 8000422:	68fa      	ldr	r2, [r7, #12]
 8000424:	4613      	mov	r3, r2
 8000426:	005b      	lsls	r3, r3, #1
 8000428:	4413      	add	r3, r2
 800042a:	009b      	lsls	r3, r3, #2
 800042c:	440b      	add	r3, r1
 800042e:	3306      	adds	r3, #6
 8000430:	781b      	ldrb	r3, [r3, #0]
 8000432:	2b00      	cmp	r3, #0
 8000434:	d12b      	bne.n	800048e <getButton+0xb2>
 8000436:	4968      	ldr	r1, [pc, #416]	; (80005d8 <getButton+0x1fc>)
 8000438:	68fa      	ldr	r2, [r7, #12]
 800043a:	4613      	mov	r3, r2
 800043c:	005b      	lsls	r3, r3, #1
 800043e:	4413      	add	r3, r2
 8000440:	009b      	lsls	r3, r3, #2
 8000442:	440b      	add	r3, r1
 8000444:	3308      	adds	r3, #8
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	68ba      	ldr	r2, [r7, #8]
 800044a:	1ad3      	subs	r3, r2, r3
 800044c:	2b32      	cmp	r3, #50	; 0x32
 800044e:	d91e      	bls.n	800048e <getButton+0xb2>
		{
			stButtons[i].short_state = 1;
 8000450:	4961      	ldr	r1, [pc, #388]	; (80005d8 <getButton+0x1fc>)
 8000452:	68fa      	ldr	r2, [r7, #12]
 8000454:	4613      	mov	r3, r2
 8000456:	005b      	lsls	r3, r3, #1
 8000458:	4413      	add	r3, r2
 800045a:	009b      	lsls	r3, r3, #2
 800045c:	440b      	add	r3, r1
 800045e:	3306      	adds	r3, #6
 8000460:	2201      	movs	r2, #1
 8000462:	701a      	strb	r2, [r3, #0]
			stButtons[i].long_state = 0;
 8000464:	495c      	ldr	r1, [pc, #368]	; (80005d8 <getButton+0x1fc>)
 8000466:	68fa      	ldr	r2, [r7, #12]
 8000468:	4613      	mov	r3, r2
 800046a:	005b      	lsls	r3, r3, #1
 800046c:	4413      	add	r3, r2
 800046e:	009b      	lsls	r3, r3, #2
 8000470:	440b      	add	r3, r1
 8000472:	3307      	adds	r3, #7
 8000474:	2200      	movs	r2, #0
 8000476:	701a      	strb	r2, [r3, #0]
			stButtons[i].time_key = ms;
 8000478:	4957      	ldr	r1, [pc, #348]	; (80005d8 <getButton+0x1fc>)
 800047a:	68fa      	ldr	r2, [r7, #12]
 800047c:	4613      	mov	r3, r2
 800047e:	005b      	lsls	r3, r3, #1
 8000480:	4413      	add	r3, r2
 8000482:	009b      	lsls	r3, r3, #2
 8000484:	440b      	add	r3, r1
 8000486:	3308      	adds	r3, #8
 8000488:	68ba      	ldr	r2, [r7, #8]
 800048a:	601a      	str	r2, [r3, #0]
 800048c:	e098      	b.n	80005c0 <getButton+0x1e4>
		}
		else if(key_state == 0 && !stButtons[i].long_state && (ms - stButtons[i].time_key) > 1000)
 800048e:	79fb      	ldrb	r3, [r7, #7]
 8000490:	2b00      	cmp	r3, #0
 8000492:	d13f      	bne.n	8000514 <getButton+0x138>
 8000494:	4950      	ldr	r1, [pc, #320]	; (80005d8 <getButton+0x1fc>)
 8000496:	68fa      	ldr	r2, [r7, #12]
 8000498:	4613      	mov	r3, r2
 800049a:	005b      	lsls	r3, r3, #1
 800049c:	4413      	add	r3, r2
 800049e:	009b      	lsls	r3, r3, #2
 80004a0:	440b      	add	r3, r1
 80004a2:	3307      	adds	r3, #7
 80004a4:	781b      	ldrb	r3, [r3, #0]
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d134      	bne.n	8000514 <getButton+0x138>
 80004aa:	494b      	ldr	r1, [pc, #300]	; (80005d8 <getButton+0x1fc>)
 80004ac:	68fa      	ldr	r2, [r7, #12]
 80004ae:	4613      	mov	r3, r2
 80004b0:	005b      	lsls	r3, r3, #1
 80004b2:	4413      	add	r3, r2
 80004b4:	009b      	lsls	r3, r3, #2
 80004b6:	440b      	add	r3, r1
 80004b8:	3308      	adds	r3, #8
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	68ba      	ldr	r2, [r7, #8]
 80004be:	1ad3      	subs	r3, r2, r3
 80004c0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80004c4:	d926      	bls.n	8000514 <getButton+0x138>
		{
			stButtons[i].long_state = 1;
 80004c6:	4944      	ldr	r1, [pc, #272]	; (80005d8 <getButton+0x1fc>)
 80004c8:	68fa      	ldr	r2, [r7, #12]
 80004ca:	4613      	mov	r3, r2
 80004cc:	005b      	lsls	r3, r3, #1
 80004ce:	4413      	add	r3, r2
 80004d0:	009b      	lsls	r3, r3, #2
 80004d2:	440b      	add	r3, r1
 80004d4:	3307      	adds	r3, #7
 80004d6:	2201      	movs	r2, #1
 80004d8:	701a      	strb	r2, [r3, #0]
		  //long press
			ssd1306_SetCursor(2, 2);
 80004da:	2102      	movs	r1, #2
 80004dc:	2002      	movs	r0, #2
 80004de:	f000 fea9 	bl	8001234 <ssd1306_SetCursor>
			ssd1306_Fill(Black);
 80004e2:	2000      	movs	r0, #0
 80004e4:	f000 fd4c 	bl	8000f80 <ssd1306_Fill>
			ssd1306_WriteString("Long", Font_16x26, White);
 80004e8:	4a3c      	ldr	r2, [pc, #240]	; (80005dc <getButton+0x200>)
 80004ea:	2301      	movs	r3, #1
 80004ec:	ca06      	ldmia	r2, {r1, r2}
 80004ee:	483c      	ldr	r0, [pc, #240]	; (80005e0 <getButton+0x204>)
 80004f0:	f000 fe7a 	bl	80011e8 <ssd1306_WriteString>
			ssd1306_SetCursor(2, 30);
 80004f4:	211e      	movs	r1, #30
 80004f6:	2002      	movs	r0, #2
 80004f8:	f000 fe9c 	bl	8001234 <ssd1306_SetCursor>
			ssd1306_WriteChar((char)(i+49), Font_16x26, White);
 80004fc:	68fb      	ldr	r3, [r7, #12]
 80004fe:	b2db      	uxtb	r3, r3
 8000500:	3331      	adds	r3, #49	; 0x31
 8000502:	b2d8      	uxtb	r0, r3
 8000504:	4a35      	ldr	r2, [pc, #212]	; (80005dc <getButton+0x200>)
 8000506:	2301      	movs	r3, #1
 8000508:	ca06      	ldmia	r2, {r1, r2}
 800050a:	f000 fde5 	bl	80010d8 <ssd1306_WriteChar>
			ssd1306_UpdateScreen();
 800050e:	f000 fd59 	bl	8000fc4 <ssd1306_UpdateScreen>
 8000512:	e055      	b.n	80005c0 <getButton+0x1e4>
		}
		else if(key_state == 1 && stButtons[i].short_state && (ms - stButtons[i].time_key) > 50)
 8000514:	79fb      	ldrb	r3, [r7, #7]
 8000516:	2b01      	cmp	r3, #1
 8000518:	d152      	bne.n	80005c0 <getButton+0x1e4>
 800051a:	492f      	ldr	r1, [pc, #188]	; (80005d8 <getButton+0x1fc>)
 800051c:	68fa      	ldr	r2, [r7, #12]
 800051e:	4613      	mov	r3, r2
 8000520:	005b      	lsls	r3, r3, #1
 8000522:	4413      	add	r3, r2
 8000524:	009b      	lsls	r3, r3, #2
 8000526:	440b      	add	r3, r1
 8000528:	3306      	adds	r3, #6
 800052a:	781b      	ldrb	r3, [r3, #0]
 800052c:	2b00      	cmp	r3, #0
 800052e:	d047      	beq.n	80005c0 <getButton+0x1e4>
 8000530:	4929      	ldr	r1, [pc, #164]	; (80005d8 <getButton+0x1fc>)
 8000532:	68fa      	ldr	r2, [r7, #12]
 8000534:	4613      	mov	r3, r2
 8000536:	005b      	lsls	r3, r3, #1
 8000538:	4413      	add	r3, r2
 800053a:	009b      	lsls	r3, r3, #2
 800053c:	440b      	add	r3, r1
 800053e:	3308      	adds	r3, #8
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	68ba      	ldr	r2, [r7, #8]
 8000544:	1ad3      	subs	r3, r2, r3
 8000546:	2b32      	cmp	r3, #50	; 0x32
 8000548:	d93a      	bls.n	80005c0 <getButton+0x1e4>
		{
			stButtons[i].short_state = 0;
 800054a:	4923      	ldr	r1, [pc, #140]	; (80005d8 <getButton+0x1fc>)
 800054c:	68fa      	ldr	r2, [r7, #12]
 800054e:	4613      	mov	r3, r2
 8000550:	005b      	lsls	r3, r3, #1
 8000552:	4413      	add	r3, r2
 8000554:	009b      	lsls	r3, r3, #2
 8000556:	440b      	add	r3, r1
 8000558:	3306      	adds	r3, #6
 800055a:	2200      	movs	r2, #0
 800055c:	701a      	strb	r2, [r3, #0]
			stButtons[i].time_key = ms;
 800055e:	491e      	ldr	r1, [pc, #120]	; (80005d8 <getButton+0x1fc>)
 8000560:	68fa      	ldr	r2, [r7, #12]
 8000562:	4613      	mov	r3, r2
 8000564:	005b      	lsls	r3, r3, #1
 8000566:	4413      	add	r3, r2
 8000568:	009b      	lsls	r3, r3, #2
 800056a:	440b      	add	r3, r1
 800056c:	3308      	adds	r3, #8
 800056e:	68ba      	ldr	r2, [r7, #8]
 8000570:	601a      	str	r2, [r3, #0]

		  if(!stButtons[i].long_state)
 8000572:	4919      	ldr	r1, [pc, #100]	; (80005d8 <getButton+0x1fc>)
 8000574:	68fa      	ldr	r2, [r7, #12]
 8000576:	4613      	mov	r3, r2
 8000578:	005b      	lsls	r3, r3, #1
 800057a:	4413      	add	r3, r2
 800057c:	009b      	lsls	r3, r3, #2
 800057e:	440b      	add	r3, r1
 8000580:	3307      	adds	r3, #7
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	2b00      	cmp	r3, #0
 8000586:	d11b      	bne.n	80005c0 <getButton+0x1e4>
		  {
			//short press
			 ssd1306_SetCursor(2, 2);
 8000588:	2102      	movs	r1, #2
 800058a:	2002      	movs	r0, #2
 800058c:	f000 fe52 	bl	8001234 <ssd1306_SetCursor>
			 ssd1306_Fill(Black);
 8000590:	2000      	movs	r0, #0
 8000592:	f000 fcf5 	bl	8000f80 <ssd1306_Fill>
			 ssd1306_WriteString("Short", Font_16x26, White);
 8000596:	4a11      	ldr	r2, [pc, #68]	; (80005dc <getButton+0x200>)
 8000598:	2301      	movs	r3, #1
 800059a:	ca06      	ldmia	r2, {r1, r2}
 800059c:	4811      	ldr	r0, [pc, #68]	; (80005e4 <getButton+0x208>)
 800059e:	f000 fe23 	bl	80011e8 <ssd1306_WriteString>
			 ssd1306_SetCursor(2, 30);
 80005a2:	211e      	movs	r1, #30
 80005a4:	2002      	movs	r0, #2
 80005a6:	f000 fe45 	bl	8001234 <ssd1306_SetCursor>
			 ssd1306_WriteChar((char)(i+49), Font_16x26, White);
 80005aa:	68fb      	ldr	r3, [r7, #12]
 80005ac:	b2db      	uxtb	r3, r3
 80005ae:	3331      	adds	r3, #49	; 0x31
 80005b0:	b2d8      	uxtb	r0, r3
 80005b2:	4a0a      	ldr	r2, [pc, #40]	; (80005dc <getButton+0x200>)
 80005b4:	2301      	movs	r3, #1
 80005b6:	ca06      	ldmia	r2, {r1, r2}
 80005b8:	f000 fd8e 	bl	80010d8 <ssd1306_WriteChar>
			 ssd1306_UpdateScreen();
 80005bc:	f000 fd02 	bl	8000fc4 <ssd1306_UpdateScreen>
	for (int i=0; i<4; i++)
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	3301      	adds	r3, #1
 80005c4:	60fb      	str	r3, [r7, #12]
 80005c6:	68fb      	ldr	r3, [r7, #12]
 80005c8:	2b03      	cmp	r3, #3
 80005ca:	f77f af0d 	ble.w	80003e8 <getButton+0xc>
		  }
		}
	}
}
 80005ce:	bf00      	nop
 80005d0:	bf00      	nop
 80005d2:	3710      	adds	r7, #16
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	20000258 	.word	0x20000258
 80005dc:	20000004 	.word	0x20000004
 80005e0:	08004a3c 	.word	0x08004a3c
 80005e4:	08004a44 	.word	0x08004a44

080005e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005ec:	f000 fe92 	bl	8001314 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f0:	f000 f82e 	bl	8000650 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005f4:	f000 f97c 	bl	80008f0 <MX_GPIO_Init>
  MX_DMA_Init();
 80005f8:	f000 f95c 	bl	80008b4 <MX_DMA_Init>
  MX_SPI1_Init();
 80005fc:	f000 f8a4 	bl	8000748 <MX_SPI1_Init>
  MX_TIM4_Init();
 8000600:	f000 f8da 	bl	80007b8 <MX_TIM4_Init>
  MX_CAN_Init();
 8000604:	f000 f86a 	bl	80006dc <MX_CAN_Init>
  MX_USART1_UART_Init();
 8000608:	f000 f92a 	bl	8000860 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 800060c:	213c      	movs	r1, #60	; 0x3c
 800060e:	480d      	ldr	r0, [pc, #52]	; (8000644 <main+0x5c>)
 8000610:	f002 fc86 	bl	8002f20 <HAL_TIM_Encoder_Start>
  ssd1306_Init();
 8000614:	f000 fc4a 	bl	8000eac <ssd1306_Init>
  buttons_Init();
 8000618:	f7ff feba 	bl	8000390 <buttons_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  ssd1306_SetCursor(2, 2);
 800061c:	2102      	movs	r1, #2
 800061e:	2002      	movs	r0, #2
 8000620:	f000 fe08 	bl	8001234 <ssd1306_SetCursor>
  ssd1306_Fill(Black);
 8000624:	2000      	movs	r0, #0
 8000626:	f000 fcab 	bl	8000f80 <ssd1306_Fill>
  ssd1306_WriteString("Start...", Font_16x26, White);
 800062a:	4a07      	ldr	r2, [pc, #28]	; (8000648 <main+0x60>)
 800062c:	2301      	movs	r3, #1
 800062e:	ca06      	ldmia	r2, {r1, r2}
 8000630:	4806      	ldr	r0, [pc, #24]	; (800064c <main+0x64>)
 8000632:	f000 fdd9 	bl	80011e8 <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 8000636:	f000 fcc5 	bl	8000fc4 <ssd1306_UpdateScreen>

  while (1)
  {
	  getButton();
 800063a:	f7ff fecf 	bl	80003dc <getButton>
	  getEncoder();
 800063e:	f7ff fe73 	bl	8000328 <getEncoder>
	  getButton();
 8000642:	e7fa      	b.n	800063a <main+0x52>
 8000644:	20000114 	.word	0x20000114
 8000648:	20000004 	.word	0x20000004
 800064c:	08004a4c 	.word	0x08004a4c

08000650 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b090      	sub	sp, #64	; 0x40
 8000654:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000656:	f107 0318 	add.w	r3, r7, #24
 800065a:	2228      	movs	r2, #40	; 0x28
 800065c:	2100      	movs	r1, #0
 800065e:	4618      	mov	r0, r3
 8000660:	f003 fd70 	bl	8004144 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000664:	1d3b      	adds	r3, r7, #4
 8000666:	2200      	movs	r2, #0
 8000668:	601a      	str	r2, [r3, #0]
 800066a:	605a      	str	r2, [r3, #4]
 800066c:	609a      	str	r2, [r3, #8]
 800066e:	60da      	str	r2, [r3, #12]
 8000670:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000672:	2301      	movs	r3, #1
 8000674:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000676:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800067a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800067c:	2300      	movs	r3, #0
 800067e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000680:	2301      	movs	r3, #1
 8000682:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000684:	2302      	movs	r3, #2
 8000686:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000688:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800068c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800068e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000692:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000694:	f107 0318 	add.w	r3, r7, #24
 8000698:	4618      	mov	r0, r3
 800069a:	f001 fd21 	bl	80020e0 <HAL_RCC_OscConfig>
 800069e:	4603      	mov	r3, r0
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d001      	beq.n	80006a8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80006a4:	f000 f990 	bl	80009c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006a8:	230f      	movs	r3, #15
 80006aa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ac:	2302      	movs	r3, #2
 80006ae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006b0:	2300      	movs	r3, #0
 80006b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006ba:	2300      	movs	r3, #0
 80006bc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006be:	1d3b      	adds	r3, r7, #4
 80006c0:	2102      	movs	r1, #2
 80006c2:	4618      	mov	r0, r3
 80006c4:	f001 ff8e 	bl	80025e4 <HAL_RCC_ClockConfig>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d001      	beq.n	80006d2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80006ce:	f000 f97b 	bl	80009c8 <Error_Handler>
  }
}
 80006d2:	bf00      	nop
 80006d4:	3740      	adds	r7, #64	; 0x40
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
	...

080006dc <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80006e0:	4b17      	ldr	r3, [pc, #92]	; (8000740 <MX_CAN_Init+0x64>)
 80006e2:	4a18      	ldr	r2, [pc, #96]	; (8000744 <MX_CAN_Init+0x68>)
 80006e4:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 80006e6:	4b16      	ldr	r3, [pc, #88]	; (8000740 <MX_CAN_Init+0x64>)
 80006e8:	2204      	movs	r2, #4
 80006ea:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80006ec:	4b14      	ldr	r3, [pc, #80]	; (8000740 <MX_CAN_Init+0x64>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80006f2:	4b13      	ldr	r3, [pc, #76]	; (8000740 <MX_CAN_Init+0x64>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_15TQ;
 80006f8:	4b11      	ldr	r3, [pc, #68]	; (8000740 <MX_CAN_Init+0x64>)
 80006fa:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80006fe:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000700:	4b0f      	ldr	r3, [pc, #60]	; (8000740 <MX_CAN_Init+0x64>)
 8000702:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000706:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000708:	4b0d      	ldr	r3, [pc, #52]	; (8000740 <MX_CAN_Init+0x64>)
 800070a:	2200      	movs	r2, #0
 800070c:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 800070e:	4b0c      	ldr	r3, [pc, #48]	; (8000740 <MX_CAN_Init+0x64>)
 8000710:	2201      	movs	r2, #1
 8000712:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000714:	4b0a      	ldr	r3, [pc, #40]	; (8000740 <MX_CAN_Init+0x64>)
 8000716:	2200      	movs	r2, #0
 8000718:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800071a:	4b09      	ldr	r3, [pc, #36]	; (8000740 <MX_CAN_Init+0x64>)
 800071c:	2200      	movs	r2, #0
 800071e:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000720:	4b07      	ldr	r3, [pc, #28]	; (8000740 <MX_CAN_Init+0x64>)
 8000722:	2200      	movs	r2, #0
 8000724:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = ENABLE;
 8000726:	4b06      	ldr	r3, [pc, #24]	; (8000740 <MX_CAN_Init+0x64>)
 8000728:	2201      	movs	r2, #1
 800072a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800072c:	4804      	ldr	r0, [pc, #16]	; (8000740 <MX_CAN_Init+0x64>)
 800072e:	f000 fe77 	bl	8001420 <HAL_CAN_Init>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000738:	f000 f946 	bl	80009c8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 800073c:	bf00      	nop
 800073e:	bd80      	pop	{r7, pc}
 8000740:	20000094 	.word	0x20000094
 8000744:	40006400 	.word	0x40006400

08000748 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800074c:	4b18      	ldr	r3, [pc, #96]	; (80007b0 <MX_SPI1_Init+0x68>)
 800074e:	4a19      	ldr	r2, [pc, #100]	; (80007b4 <MX_SPI1_Init+0x6c>)
 8000750:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000752:	4b17      	ldr	r3, [pc, #92]	; (80007b0 <MX_SPI1_Init+0x68>)
 8000754:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000758:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 800075a:	4b15      	ldr	r3, [pc, #84]	; (80007b0 <MX_SPI1_Init+0x68>)
 800075c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000760:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000762:	4b13      	ldr	r3, [pc, #76]	; (80007b0 <MX_SPI1_Init+0x68>)
 8000764:	2200      	movs	r2, #0
 8000766:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000768:	4b11      	ldr	r3, [pc, #68]	; (80007b0 <MX_SPI1_Init+0x68>)
 800076a:	2200      	movs	r2, #0
 800076c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800076e:	4b10      	ldr	r3, [pc, #64]	; (80007b0 <MX_SPI1_Init+0x68>)
 8000770:	2200      	movs	r2, #0
 8000772:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000774:	4b0e      	ldr	r3, [pc, #56]	; (80007b0 <MX_SPI1_Init+0x68>)
 8000776:	f44f 7200 	mov.w	r2, #512	; 0x200
 800077a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800077c:	4b0c      	ldr	r3, [pc, #48]	; (80007b0 <MX_SPI1_Init+0x68>)
 800077e:	2230      	movs	r2, #48	; 0x30
 8000780:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000782:	4b0b      	ldr	r3, [pc, #44]	; (80007b0 <MX_SPI1_Init+0x68>)
 8000784:	2200      	movs	r2, #0
 8000786:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000788:	4b09      	ldr	r3, [pc, #36]	; (80007b0 <MX_SPI1_Init+0x68>)
 800078a:	2200      	movs	r2, #0
 800078c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800078e:	4b08      	ldr	r3, [pc, #32]	; (80007b0 <MX_SPI1_Init+0x68>)
 8000790:	2200      	movs	r2, #0
 8000792:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000794:	4b06      	ldr	r3, [pc, #24]	; (80007b0 <MX_SPI1_Init+0x68>)
 8000796:	220a      	movs	r2, #10
 8000798:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800079a:	4805      	ldr	r0, [pc, #20]	; (80007b0 <MX_SPI1_Init+0x68>)
 800079c:	f002 f8b0 	bl	8002900 <HAL_SPI_Init>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 80007a6:	f000 f90f 	bl	80009c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80007aa:	bf00      	nop
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	200000bc 	.word	0x200000bc
 80007b4:	40013000 	.word	0x40013000

080007b8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b08c      	sub	sp, #48	; 0x30
 80007bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80007be:	f107 030c 	add.w	r3, r7, #12
 80007c2:	2224      	movs	r2, #36	; 0x24
 80007c4:	2100      	movs	r1, #0
 80007c6:	4618      	mov	r0, r3
 80007c8:	f003 fcbc 	bl	8004144 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007cc:	1d3b      	adds	r3, r7, #4
 80007ce:	2200      	movs	r2, #0
 80007d0:	601a      	str	r2, [r3, #0]
 80007d2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80007d4:	4b20      	ldr	r3, [pc, #128]	; (8000858 <MX_TIM4_Init+0xa0>)
 80007d6:	4a21      	ldr	r2, [pc, #132]	; (800085c <MX_TIM4_Init+0xa4>)
 80007d8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80007da:	4b1f      	ldr	r3, [pc, #124]	; (8000858 <MX_TIM4_Init+0xa0>)
 80007dc:	2200      	movs	r2, #0
 80007de:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007e0:	4b1d      	ldr	r3, [pc, #116]	; (8000858 <MX_TIM4_Init+0xa0>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80007e6:	4b1c      	ldr	r3, [pc, #112]	; (8000858 <MX_TIM4_Init+0xa0>)
 80007e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80007ec:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007ee:	4b1a      	ldr	r3, [pc, #104]	; (8000858 <MX_TIM4_Init+0xa0>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007f4:	4b18      	ldr	r3, [pc, #96]	; (8000858 <MX_TIM4_Init+0xa0>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80007fa:	2301      	movs	r3, #1
 80007fc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80007fe:	2300      	movs	r3, #0
 8000800:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000802:	2301      	movs	r3, #1
 8000804:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000806:	2300      	movs	r3, #0
 8000808:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800080a:	2300      	movs	r3, #0
 800080c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800080e:	2300      	movs	r3, #0
 8000810:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000812:	2301      	movs	r3, #1
 8000814:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000816:	2300      	movs	r3, #0
 8000818:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800081a:	2300      	movs	r3, #0
 800081c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800081e:	f107 030c 	add.w	r3, r7, #12
 8000822:	4619      	mov	r1, r3
 8000824:	480c      	ldr	r0, [pc, #48]	; (8000858 <MX_TIM4_Init+0xa0>)
 8000826:	f002 fad9 	bl	8002ddc <HAL_TIM_Encoder_Init>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8000830:	f000 f8ca 	bl	80009c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000834:	2300      	movs	r3, #0
 8000836:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000838:	2300      	movs	r3, #0
 800083a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800083c:	1d3b      	adds	r3, r7, #4
 800083e:	4619      	mov	r1, r3
 8000840:	4805      	ldr	r0, [pc, #20]	; (8000858 <MX_TIM4_Init+0xa0>)
 8000842:	f002 fc81 	bl	8003148 <HAL_TIMEx_MasterConfigSynchronization>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800084c:	f000 f8bc 	bl	80009c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000850:	bf00      	nop
 8000852:	3730      	adds	r7, #48	; 0x30
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	20000114 	.word	0x20000114
 800085c:	40000800 	.word	0x40000800

08000860 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000864:	4b11      	ldr	r3, [pc, #68]	; (80008ac <MX_USART1_UART_Init+0x4c>)
 8000866:	4a12      	ldr	r2, [pc, #72]	; (80008b0 <MX_USART1_UART_Init+0x50>)
 8000868:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800086a:	4b10      	ldr	r3, [pc, #64]	; (80008ac <MX_USART1_UART_Init+0x4c>)
 800086c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000870:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000872:	4b0e      	ldr	r3, [pc, #56]	; (80008ac <MX_USART1_UART_Init+0x4c>)
 8000874:	2200      	movs	r2, #0
 8000876:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000878:	4b0c      	ldr	r3, [pc, #48]	; (80008ac <MX_USART1_UART_Init+0x4c>)
 800087a:	2200      	movs	r2, #0
 800087c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800087e:	4b0b      	ldr	r3, [pc, #44]	; (80008ac <MX_USART1_UART_Init+0x4c>)
 8000880:	2200      	movs	r2, #0
 8000882:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000884:	4b09      	ldr	r3, [pc, #36]	; (80008ac <MX_USART1_UART_Init+0x4c>)
 8000886:	220c      	movs	r2, #12
 8000888:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800088a:	4b08      	ldr	r3, [pc, #32]	; (80008ac <MX_USART1_UART_Init+0x4c>)
 800088c:	2200      	movs	r2, #0
 800088e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000890:	4b06      	ldr	r3, [pc, #24]	; (80008ac <MX_USART1_UART_Init+0x4c>)
 8000892:	2200      	movs	r2, #0
 8000894:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000896:	4805      	ldr	r0, [pc, #20]	; (80008ac <MX_USART1_UART_Init+0x4c>)
 8000898:	f002 fcb4 	bl	8003204 <HAL_UART_Init>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80008a2:	f000 f891 	bl	80009c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008a6:	bf00      	nop
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	2000015c 	.word	0x2000015c
 80008b0:	40013800 	.word	0x40013800

080008b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008ba:	4b0c      	ldr	r3, [pc, #48]	; (80008ec <MX_DMA_Init+0x38>)
 80008bc:	695b      	ldr	r3, [r3, #20]
 80008be:	4a0b      	ldr	r2, [pc, #44]	; (80008ec <MX_DMA_Init+0x38>)
 80008c0:	f043 0301 	orr.w	r3, r3, #1
 80008c4:	6153      	str	r3, [r2, #20]
 80008c6:	4b09      	ldr	r3, [pc, #36]	; (80008ec <MX_DMA_Init+0x38>)
 80008c8:	695b      	ldr	r3, [r3, #20]
 80008ca:	f003 0301 	and.w	r3, r3, #1
 80008ce:	607b      	str	r3, [r7, #4]
 80008d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80008d2:	2200      	movs	r2, #0
 80008d4:	2100      	movs	r1, #0
 80008d6:	200f      	movs	r0, #15
 80008d8:	f000 ff75 	bl	80017c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80008dc:	200f      	movs	r0, #15
 80008de:	f000 ff8e 	bl	80017fe <HAL_NVIC_EnableIRQ>

}
 80008e2:	bf00      	nop
 80008e4:	3708      	adds	r7, #8
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	40021000 	.word	0x40021000

080008f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b088      	sub	sp, #32
 80008f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f6:	f107 0310 	add.w	r3, r7, #16
 80008fa:	2200      	movs	r2, #0
 80008fc:	601a      	str	r2, [r3, #0]
 80008fe:	605a      	str	r2, [r3, #4]
 8000900:	609a      	str	r2, [r3, #8]
 8000902:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000904:	4b2d      	ldr	r3, [pc, #180]	; (80009bc <MX_GPIO_Init+0xcc>)
 8000906:	699b      	ldr	r3, [r3, #24]
 8000908:	4a2c      	ldr	r2, [pc, #176]	; (80009bc <MX_GPIO_Init+0xcc>)
 800090a:	f043 0320 	orr.w	r3, r3, #32
 800090e:	6193      	str	r3, [r2, #24]
 8000910:	4b2a      	ldr	r3, [pc, #168]	; (80009bc <MX_GPIO_Init+0xcc>)
 8000912:	699b      	ldr	r3, [r3, #24]
 8000914:	f003 0320 	and.w	r3, r3, #32
 8000918:	60fb      	str	r3, [r7, #12]
 800091a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800091c:	4b27      	ldr	r3, [pc, #156]	; (80009bc <MX_GPIO_Init+0xcc>)
 800091e:	699b      	ldr	r3, [r3, #24]
 8000920:	4a26      	ldr	r2, [pc, #152]	; (80009bc <MX_GPIO_Init+0xcc>)
 8000922:	f043 0304 	orr.w	r3, r3, #4
 8000926:	6193      	str	r3, [r2, #24]
 8000928:	4b24      	ldr	r3, [pc, #144]	; (80009bc <MX_GPIO_Init+0xcc>)
 800092a:	699b      	ldr	r3, [r3, #24]
 800092c:	f003 0304 	and.w	r3, r3, #4
 8000930:	60bb      	str	r3, [r7, #8]
 8000932:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000934:	4b21      	ldr	r3, [pc, #132]	; (80009bc <MX_GPIO_Init+0xcc>)
 8000936:	699b      	ldr	r3, [r3, #24]
 8000938:	4a20      	ldr	r2, [pc, #128]	; (80009bc <MX_GPIO_Init+0xcc>)
 800093a:	f043 0308 	orr.w	r3, r3, #8
 800093e:	6193      	str	r3, [r2, #24]
 8000940:	4b1e      	ldr	r3, [pc, #120]	; (80009bc <MX_GPIO_Init+0xcc>)
 8000942:	699b      	ldr	r3, [r3, #24]
 8000944:	f003 0308 	and.w	r3, r3, #8
 8000948:	607b      	str	r3, [r7, #4]
 800094a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_Pin, GPIO_PIN_RESET);
 800094c:	2200      	movs	r2, #0
 800094e:	2140      	movs	r1, #64	; 0x40
 8000950:	481b      	ldr	r0, [pc, #108]	; (80009c0 <MX_GPIO_Init+0xd0>)
 8000952:	f001 fbac 	bl	80020ae <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OLED_Res_Pin|OLED_CS_Pin, GPIO_PIN_RESET);
 8000956:	2200      	movs	r2, #0
 8000958:	2103      	movs	r1, #3
 800095a:	481a      	ldr	r0, [pc, #104]	; (80009c4 <MX_GPIO_Init+0xd4>)
 800095c:	f001 fba7 	bl	80020ae <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OLED_DC_Pin */
  GPIO_InitStruct.Pin = OLED_DC_Pin;
 8000960:	2340      	movs	r3, #64	; 0x40
 8000962:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000964:	2301      	movs	r3, #1
 8000966:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000968:	2300      	movs	r3, #0
 800096a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800096c:	2302      	movs	r3, #2
 800096e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(OLED_DC_GPIO_Port, &GPIO_InitStruct);
 8000970:	f107 0310 	add.w	r3, r7, #16
 8000974:	4619      	mov	r1, r3
 8000976:	4812      	ldr	r0, [pc, #72]	; (80009c0 <MX_GPIO_Init+0xd0>)
 8000978:	f001 f9fe 	bl	8001d78 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_Res_Pin OLED_CS_Pin */
  GPIO_InitStruct.Pin = OLED_Res_Pin|OLED_CS_Pin;
 800097c:	2303      	movs	r3, #3
 800097e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000980:	2301      	movs	r3, #1
 8000982:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000984:	2300      	movs	r3, #0
 8000986:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000988:	2302      	movs	r3, #2
 800098a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800098c:	f107 0310 	add.w	r3, r7, #16
 8000990:	4619      	mov	r1, r3
 8000992:	480c      	ldr	r0, [pc, #48]	; (80009c4 <MX_GPIO_Init+0xd4>)
 8000994:	f001 f9f0 	bl	8001d78 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin BUTTON4_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin|BUTTON4_Pin;
 8000998:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800099c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800099e:	2300      	movs	r3, #0
 80009a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a2:	2300      	movs	r3, #0
 80009a4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009a6:	f107 0310 	add.w	r3, r7, #16
 80009aa:	4619      	mov	r1, r3
 80009ac:	4805      	ldr	r0, [pc, #20]	; (80009c4 <MX_GPIO_Init+0xd4>)
 80009ae:	f001 f9e3 	bl	8001d78 <HAL_GPIO_Init>

}
 80009b2:	bf00      	nop
 80009b4:	3720      	adds	r7, #32
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	40021000 	.word	0x40021000
 80009c0:	40010800 	.word	0x40010800
 80009c4:	40010c00 	.word	0x40010c00

080009c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009cc:	b672      	cpsid	i
}
 80009ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009d0:	e7fe      	b.n	80009d0 <Error_Handler+0x8>
	...

080009d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b085      	sub	sp, #20
 80009d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80009da:	4b15      	ldr	r3, [pc, #84]	; (8000a30 <HAL_MspInit+0x5c>)
 80009dc:	699b      	ldr	r3, [r3, #24]
 80009de:	4a14      	ldr	r2, [pc, #80]	; (8000a30 <HAL_MspInit+0x5c>)
 80009e0:	f043 0301 	orr.w	r3, r3, #1
 80009e4:	6193      	str	r3, [r2, #24]
 80009e6:	4b12      	ldr	r3, [pc, #72]	; (8000a30 <HAL_MspInit+0x5c>)
 80009e8:	699b      	ldr	r3, [r3, #24]
 80009ea:	f003 0301 	and.w	r3, r3, #1
 80009ee:	60bb      	str	r3, [r7, #8]
 80009f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009f2:	4b0f      	ldr	r3, [pc, #60]	; (8000a30 <HAL_MspInit+0x5c>)
 80009f4:	69db      	ldr	r3, [r3, #28]
 80009f6:	4a0e      	ldr	r2, [pc, #56]	; (8000a30 <HAL_MspInit+0x5c>)
 80009f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009fc:	61d3      	str	r3, [r2, #28]
 80009fe:	4b0c      	ldr	r3, [pc, #48]	; (8000a30 <HAL_MspInit+0x5c>)
 8000a00:	69db      	ldr	r3, [r3, #28]
 8000a02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a06:	607b      	str	r3, [r7, #4]
 8000a08:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000a0a:	4b0a      	ldr	r3, [pc, #40]	; (8000a34 <HAL_MspInit+0x60>)
 8000a0c:	685b      	ldr	r3, [r3, #4]
 8000a0e:	60fb      	str	r3, [r7, #12]
 8000a10:	68fb      	ldr	r3, [r7, #12]
 8000a12:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000a16:	60fb      	str	r3, [r7, #12]
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000a1e:	60fb      	str	r3, [r7, #12]
 8000a20:	4a04      	ldr	r2, [pc, #16]	; (8000a34 <HAL_MspInit+0x60>)
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a26:	bf00      	nop
 8000a28:	3714      	adds	r7, #20
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bc80      	pop	{r7}
 8000a2e:	4770      	bx	lr
 8000a30:	40021000 	.word	0x40021000
 8000a34:	40010000 	.word	0x40010000

08000a38 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b08a      	sub	sp, #40	; 0x28
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a40:	f107 0314 	add.w	r3, r7, #20
 8000a44:	2200      	movs	r2, #0
 8000a46:	601a      	str	r2, [r3, #0]
 8000a48:	605a      	str	r2, [r3, #4]
 8000a4a:	609a      	str	r2, [r3, #8]
 8000a4c:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	4a25      	ldr	r2, [pc, #148]	; (8000ae8 <HAL_CAN_MspInit+0xb0>)
 8000a54:	4293      	cmp	r3, r2
 8000a56:	d143      	bne.n	8000ae0 <HAL_CAN_MspInit+0xa8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000a58:	4b24      	ldr	r3, [pc, #144]	; (8000aec <HAL_CAN_MspInit+0xb4>)
 8000a5a:	69db      	ldr	r3, [r3, #28]
 8000a5c:	4a23      	ldr	r2, [pc, #140]	; (8000aec <HAL_CAN_MspInit+0xb4>)
 8000a5e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000a62:	61d3      	str	r3, [r2, #28]
 8000a64:	4b21      	ldr	r3, [pc, #132]	; (8000aec <HAL_CAN_MspInit+0xb4>)
 8000a66:	69db      	ldr	r3, [r3, #28]
 8000a68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000a6c:	613b      	str	r3, [r7, #16]
 8000a6e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a70:	4b1e      	ldr	r3, [pc, #120]	; (8000aec <HAL_CAN_MspInit+0xb4>)
 8000a72:	699b      	ldr	r3, [r3, #24]
 8000a74:	4a1d      	ldr	r2, [pc, #116]	; (8000aec <HAL_CAN_MspInit+0xb4>)
 8000a76:	f043 0308 	orr.w	r3, r3, #8
 8000a7a:	6193      	str	r3, [r2, #24]
 8000a7c:	4b1b      	ldr	r3, [pc, #108]	; (8000aec <HAL_CAN_MspInit+0xb4>)
 8000a7e:	699b      	ldr	r3, [r3, #24]
 8000a80:	f003 0308 	and.w	r3, r3, #8
 8000a84:	60fb      	str	r3, [r7, #12]
 8000a86:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000a88:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a92:	2300      	movs	r3, #0
 8000a94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a96:	f107 0314 	add.w	r3, r7, #20
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	4814      	ldr	r0, [pc, #80]	; (8000af0 <HAL_CAN_MspInit+0xb8>)
 8000a9e:	f001 f96b 	bl	8001d78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000aa2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000aa6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa8:	2302      	movs	r3, #2
 8000aaa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000aac:	2303      	movs	r3, #3
 8000aae:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ab0:	f107 0314 	add.w	r3, r7, #20
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	480e      	ldr	r0, [pc, #56]	; (8000af0 <HAL_CAN_MspInit+0xb8>)
 8000ab8:	f001 f95e 	bl	8001d78 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8000abc:	4b0d      	ldr	r3, [pc, #52]	; (8000af4 <HAL_CAN_MspInit+0xbc>)
 8000abe:	685b      	ldr	r3, [r3, #4]
 8000ac0:	627b      	str	r3, [r7, #36]	; 0x24
 8000ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ac4:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8000ac8:	627b      	str	r3, [r7, #36]	; 0x24
 8000aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000acc:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000ad0:	627b      	str	r3, [r7, #36]	; 0x24
 8000ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ad4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ad8:	627b      	str	r3, [r7, #36]	; 0x24
 8000ada:	4a06      	ldr	r2, [pc, #24]	; (8000af4 <HAL_CAN_MspInit+0xbc>)
 8000adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ade:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8000ae0:	bf00      	nop
 8000ae2:	3728      	adds	r7, #40	; 0x28
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	40006400 	.word	0x40006400
 8000aec:	40021000 	.word	0x40021000
 8000af0:	40010c00 	.word	0x40010c00
 8000af4:	40010000 	.word	0x40010000

08000af8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b088      	sub	sp, #32
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b00:	f107 0310 	add.w	r3, r7, #16
 8000b04:	2200      	movs	r2, #0
 8000b06:	601a      	str	r2, [r3, #0]
 8000b08:	605a      	str	r2, [r3, #4]
 8000b0a:	609a      	str	r2, [r3, #8]
 8000b0c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	4a15      	ldr	r2, [pc, #84]	; (8000b68 <HAL_SPI_MspInit+0x70>)
 8000b14:	4293      	cmp	r3, r2
 8000b16:	d123      	bne.n	8000b60 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b18:	4b14      	ldr	r3, [pc, #80]	; (8000b6c <HAL_SPI_MspInit+0x74>)
 8000b1a:	699b      	ldr	r3, [r3, #24]
 8000b1c:	4a13      	ldr	r2, [pc, #76]	; (8000b6c <HAL_SPI_MspInit+0x74>)
 8000b1e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000b22:	6193      	str	r3, [r2, #24]
 8000b24:	4b11      	ldr	r3, [pc, #68]	; (8000b6c <HAL_SPI_MspInit+0x74>)
 8000b26:	699b      	ldr	r3, [r3, #24]
 8000b28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b2c:	60fb      	str	r3, [r7, #12]
 8000b2e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b30:	4b0e      	ldr	r3, [pc, #56]	; (8000b6c <HAL_SPI_MspInit+0x74>)
 8000b32:	699b      	ldr	r3, [r3, #24]
 8000b34:	4a0d      	ldr	r2, [pc, #52]	; (8000b6c <HAL_SPI_MspInit+0x74>)
 8000b36:	f043 0304 	orr.w	r3, r3, #4
 8000b3a:	6193      	str	r3, [r2, #24]
 8000b3c:	4b0b      	ldr	r3, [pc, #44]	; (8000b6c <HAL_SPI_MspInit+0x74>)
 8000b3e:	699b      	ldr	r3, [r3, #24]
 8000b40:	f003 0304 	and.w	r3, r3, #4
 8000b44:	60bb      	str	r3, [r7, #8]
 8000b46:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000b48:	23a0      	movs	r3, #160	; 0xa0
 8000b4a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b4c:	2302      	movs	r3, #2
 8000b4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b50:	2303      	movs	r3, #3
 8000b52:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b54:	f107 0310 	add.w	r3, r7, #16
 8000b58:	4619      	mov	r1, r3
 8000b5a:	4805      	ldr	r0, [pc, #20]	; (8000b70 <HAL_SPI_MspInit+0x78>)
 8000b5c:	f001 f90c 	bl	8001d78 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000b60:	bf00      	nop
 8000b62:	3720      	adds	r7, #32
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	40013000 	.word	0x40013000
 8000b6c:	40021000 	.word	0x40021000
 8000b70:	40010800 	.word	0x40010800

08000b74 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b088      	sub	sp, #32
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b7c:	f107 0310 	add.w	r3, r7, #16
 8000b80:	2200      	movs	r2, #0
 8000b82:	601a      	str	r2, [r3, #0]
 8000b84:	605a      	str	r2, [r3, #4]
 8000b86:	609a      	str	r2, [r3, #8]
 8000b88:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM4)
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	4a15      	ldr	r2, [pc, #84]	; (8000be4 <HAL_TIM_Encoder_MspInit+0x70>)
 8000b90:	4293      	cmp	r3, r2
 8000b92:	d123      	bne.n	8000bdc <HAL_TIM_Encoder_MspInit+0x68>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000b94:	4b14      	ldr	r3, [pc, #80]	; (8000be8 <HAL_TIM_Encoder_MspInit+0x74>)
 8000b96:	69db      	ldr	r3, [r3, #28]
 8000b98:	4a13      	ldr	r2, [pc, #76]	; (8000be8 <HAL_TIM_Encoder_MspInit+0x74>)
 8000b9a:	f043 0304 	orr.w	r3, r3, #4
 8000b9e:	61d3      	str	r3, [r2, #28]
 8000ba0:	4b11      	ldr	r3, [pc, #68]	; (8000be8 <HAL_TIM_Encoder_MspInit+0x74>)
 8000ba2:	69db      	ldr	r3, [r3, #28]
 8000ba4:	f003 0304 	and.w	r3, r3, #4
 8000ba8:	60fb      	str	r3, [r7, #12]
 8000baa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bac:	4b0e      	ldr	r3, [pc, #56]	; (8000be8 <HAL_TIM_Encoder_MspInit+0x74>)
 8000bae:	699b      	ldr	r3, [r3, #24]
 8000bb0:	4a0d      	ldr	r2, [pc, #52]	; (8000be8 <HAL_TIM_Encoder_MspInit+0x74>)
 8000bb2:	f043 0308 	orr.w	r3, r3, #8
 8000bb6:	6193      	str	r3, [r2, #24]
 8000bb8:	4b0b      	ldr	r3, [pc, #44]	; (8000be8 <HAL_TIM_Encoder_MspInit+0x74>)
 8000bba:	699b      	ldr	r3, [r3, #24]
 8000bbc:	f003 0308 	and.w	r3, r3, #8
 8000bc0:	60bb      	str	r3, [r7, #8]
 8000bc2:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000bc4:	23c0      	movs	r3, #192	; 0xc0
 8000bc6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bd0:	f107 0310 	add.w	r3, r7, #16
 8000bd4:	4619      	mov	r1, r3
 8000bd6:	4805      	ldr	r0, [pc, #20]	; (8000bec <HAL_TIM_Encoder_MspInit+0x78>)
 8000bd8:	f001 f8ce 	bl	8001d78 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000bdc:	bf00      	nop
 8000bde:	3720      	adds	r7, #32
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	40000800 	.word	0x40000800
 8000be8:	40021000 	.word	0x40021000
 8000bec:	40010c00 	.word	0x40010c00

08000bf0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b088      	sub	sp, #32
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf8:	f107 0310 	add.w	r3, r7, #16
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	601a      	str	r2, [r3, #0]
 8000c00:	605a      	str	r2, [r3, #4]
 8000c02:	609a      	str	r2, [r3, #8]
 8000c04:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	4a33      	ldr	r2, [pc, #204]	; (8000cd8 <HAL_UART_MspInit+0xe8>)
 8000c0c:	4293      	cmp	r3, r2
 8000c0e:	d15f      	bne.n	8000cd0 <HAL_UART_MspInit+0xe0>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c10:	4b32      	ldr	r3, [pc, #200]	; (8000cdc <HAL_UART_MspInit+0xec>)
 8000c12:	699b      	ldr	r3, [r3, #24]
 8000c14:	4a31      	ldr	r2, [pc, #196]	; (8000cdc <HAL_UART_MspInit+0xec>)
 8000c16:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c1a:	6193      	str	r3, [r2, #24]
 8000c1c:	4b2f      	ldr	r3, [pc, #188]	; (8000cdc <HAL_UART_MspInit+0xec>)
 8000c1e:	699b      	ldr	r3, [r3, #24]
 8000c20:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c24:	60fb      	str	r3, [r7, #12]
 8000c26:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c28:	4b2c      	ldr	r3, [pc, #176]	; (8000cdc <HAL_UART_MspInit+0xec>)
 8000c2a:	699b      	ldr	r3, [r3, #24]
 8000c2c:	4a2b      	ldr	r2, [pc, #172]	; (8000cdc <HAL_UART_MspInit+0xec>)
 8000c2e:	f043 0304 	orr.w	r3, r3, #4
 8000c32:	6193      	str	r3, [r2, #24]
 8000c34:	4b29      	ldr	r3, [pc, #164]	; (8000cdc <HAL_UART_MspInit+0xec>)
 8000c36:	699b      	ldr	r3, [r3, #24]
 8000c38:	f003 0304 	and.w	r3, r3, #4
 8000c3c:	60bb      	str	r3, [r7, #8]
 8000c3e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000c40:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000c44:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c46:	2302      	movs	r3, #2
 8000c48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c4a:	2303      	movs	r3, #3
 8000c4c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c4e:	f107 0310 	add.w	r3, r7, #16
 8000c52:	4619      	mov	r1, r3
 8000c54:	4822      	ldr	r0, [pc, #136]	; (8000ce0 <HAL_UART_MspInit+0xf0>)
 8000c56:	f001 f88f 	bl	8001d78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000c5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c5e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c60:	2300      	movs	r3, #0
 8000c62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c64:	2300      	movs	r3, #0
 8000c66:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c68:	f107 0310 	add.w	r3, r7, #16
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	481c      	ldr	r0, [pc, #112]	; (8000ce0 <HAL_UART_MspInit+0xf0>)
 8000c70:	f001 f882 	bl	8001d78 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8000c74:	4b1b      	ldr	r3, [pc, #108]	; (8000ce4 <HAL_UART_MspInit+0xf4>)
 8000c76:	4a1c      	ldr	r2, [pc, #112]	; (8000ce8 <HAL_UART_MspInit+0xf8>)
 8000c78:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c7a:	4b1a      	ldr	r3, [pc, #104]	; (8000ce4 <HAL_UART_MspInit+0xf4>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c80:	4b18      	ldr	r3, [pc, #96]	; (8000ce4 <HAL_UART_MspInit+0xf4>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000c86:	4b17      	ldr	r3, [pc, #92]	; (8000ce4 <HAL_UART_MspInit+0xf4>)
 8000c88:	2280      	movs	r2, #128	; 0x80
 8000c8a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c8c:	4b15      	ldr	r3, [pc, #84]	; (8000ce4 <HAL_UART_MspInit+0xf4>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c92:	4b14      	ldr	r3, [pc, #80]	; (8000ce4 <HAL_UART_MspInit+0xf4>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8000c98:	4b12      	ldr	r3, [pc, #72]	; (8000ce4 <HAL_UART_MspInit+0xf4>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000c9e:	4b11      	ldr	r3, [pc, #68]	; (8000ce4 <HAL_UART_MspInit+0xf4>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000ca4:	480f      	ldr	r0, [pc, #60]	; (8000ce4 <HAL_UART_MspInit+0xf4>)
 8000ca6:	f000 fdc5 	bl	8001834 <HAL_DMA_Init>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 8000cb0:	f7ff fe8a 	bl	80009c8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	4a0b      	ldr	r2, [pc, #44]	; (8000ce4 <HAL_UART_MspInit+0xf4>)
 8000cb8:	63da      	str	r2, [r3, #60]	; 0x3c
 8000cba:	4a0a      	ldr	r2, [pc, #40]	; (8000ce4 <HAL_UART_MspInit+0xf4>)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	2025      	movs	r0, #37	; 0x25
 8000cc6:	f000 fd7e 	bl	80017c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000cca:	2025      	movs	r0, #37	; 0x25
 8000ccc:	f000 fd97 	bl	80017fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000cd0:	bf00      	nop
 8000cd2:	3720      	adds	r7, #32
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	40013800 	.word	0x40013800
 8000cdc:	40021000 	.word	0x40021000
 8000ce0:	40010800 	.word	0x40010800
 8000ce4:	200001a4 	.word	0x200001a4
 8000ce8:	40020058 	.word	0x40020058

08000cec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000cf0:	e7fe      	b.n	8000cf0 <NMI_Handler+0x4>

08000cf2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cf2:	b480      	push	{r7}
 8000cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cf6:	e7fe      	b.n	8000cf6 <HardFault_Handler+0x4>

08000cf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cfc:	e7fe      	b.n	8000cfc <MemManage_Handler+0x4>

08000cfe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cfe:	b480      	push	{r7}
 8000d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d02:	e7fe      	b.n	8000d02 <BusFault_Handler+0x4>

08000d04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d08:	e7fe      	b.n	8000d08 <UsageFault_Handler+0x4>

08000d0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d0a:	b480      	push	{r7}
 8000d0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d0e:	bf00      	nop
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bc80      	pop	{r7}
 8000d14:	4770      	bx	lr

08000d16 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d16:	b480      	push	{r7}
 8000d18:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d1a:	bf00      	nop
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bc80      	pop	{r7}
 8000d20:	4770      	bx	lr

08000d22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d22:	b480      	push	{r7}
 8000d24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d26:	bf00      	nop
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bc80      	pop	{r7}
 8000d2c:	4770      	bx	lr

08000d2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d2e:	b580      	push	{r7, lr}
 8000d30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d32:	f000 fb35 	bl	80013a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d36:	bf00      	nop
 8000d38:	bd80      	pop	{r7, pc}
	...

08000d3c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000d40:	4802      	ldr	r0, [pc, #8]	; (8000d4c <DMA1_Channel5_IRQHandler+0x10>)
 8000d42:	f000 fee5 	bl	8001b10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000d46:	bf00      	nop
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	200001a4 	.word	0x200001a4

08000d50 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000d54:	4802      	ldr	r0, [pc, #8]	; (8000d60 <USART1_IRQHandler+0x10>)
 8000d56:	f002 fb03 	bl	8003360 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000d5a:	bf00      	nop
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	2000015c 	.word	0x2000015c

08000d64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b086      	sub	sp, #24
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d6c:	4a14      	ldr	r2, [pc, #80]	; (8000dc0 <_sbrk+0x5c>)
 8000d6e:	4b15      	ldr	r3, [pc, #84]	; (8000dc4 <_sbrk+0x60>)
 8000d70:	1ad3      	subs	r3, r2, r3
 8000d72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d74:	697b      	ldr	r3, [r7, #20]
 8000d76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d78:	4b13      	ldr	r3, [pc, #76]	; (8000dc8 <_sbrk+0x64>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d102      	bne.n	8000d86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d80:	4b11      	ldr	r3, [pc, #68]	; (8000dc8 <_sbrk+0x64>)
 8000d82:	4a12      	ldr	r2, [pc, #72]	; (8000dcc <_sbrk+0x68>)
 8000d84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d86:	4b10      	ldr	r3, [pc, #64]	; (8000dc8 <_sbrk+0x64>)
 8000d88:	681a      	ldr	r2, [r3, #0]
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	4413      	add	r3, r2
 8000d8e:	693a      	ldr	r2, [r7, #16]
 8000d90:	429a      	cmp	r2, r3
 8000d92:	d207      	bcs.n	8000da4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d94:	f003 f984 	bl	80040a0 <__errno>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	220c      	movs	r2, #12
 8000d9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d9e:	f04f 33ff 	mov.w	r3, #4294967295
 8000da2:	e009      	b.n	8000db8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000da4:	4b08      	ldr	r3, [pc, #32]	; (8000dc8 <_sbrk+0x64>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000daa:	4b07      	ldr	r3, [pc, #28]	; (8000dc8 <_sbrk+0x64>)
 8000dac:	681a      	ldr	r2, [r3, #0]
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	4413      	add	r3, r2
 8000db2:	4a05      	ldr	r2, [pc, #20]	; (8000dc8 <_sbrk+0x64>)
 8000db4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000db6:	68fb      	ldr	r3, [r7, #12]
}
 8000db8:	4618      	mov	r0, r3
 8000dba:	3718      	adds	r7, #24
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	20005000 	.word	0x20005000
 8000dc4:	00000400 	.word	0x00000400
 8000dc8:	20000288 	.word	0x20000288
 8000dcc:	200006b8 	.word	0x200006b8

08000dd0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dd4:	bf00      	nop
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bc80      	pop	{r7}
 8000dda:	4770      	bx	lr

08000ddc <ssd1306_Reset>:
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}

#elif defined(SSD1306_USE_SPI)

void ssd1306_Reset(void) {
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
    // CS = High (not selected)
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
 8000de0:	2201      	movs	r2, #1
 8000de2:	2102      	movs	r1, #2
 8000de4:	480a      	ldr	r0, [pc, #40]	; (8000e10 <ssd1306_Reset+0x34>)
 8000de6:	f001 f962 	bl	80020ae <HAL_GPIO_WritePin>

    // Reset the OLED
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 8000dea:	2200      	movs	r2, #0
 8000dec:	2101      	movs	r1, #1
 8000dee:	4808      	ldr	r0, [pc, #32]	; (8000e10 <ssd1306_Reset+0x34>)
 8000df0:	f001 f95d 	bl	80020ae <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000df4:	200a      	movs	r0, #10
 8000df6:	f000 faef 	bl	80013d8 <HAL_Delay>
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	2101      	movs	r1, #1
 8000dfe:	4804      	ldr	r0, [pc, #16]	; (8000e10 <ssd1306_Reset+0x34>)
 8000e00:	f001 f955 	bl	80020ae <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000e04:	200a      	movs	r0, #10
 8000e06:	f000 fae7 	bl	80013d8 <HAL_Delay>
}
 8000e0a:	bf00      	nop
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	40010c00 	.word	0x40010c00

08000e14 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 8000e1e:	2200      	movs	r2, #0
 8000e20:	2102      	movs	r1, #2
 8000e22:	480c      	ldr	r0, [pc, #48]	; (8000e54 <ssd1306_WriteCommand+0x40>)
 8000e24:	f001 f943 	bl	80020ae <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET); // command
 8000e28:	2200      	movs	r2, #0
 8000e2a:	2140      	movs	r1, #64	; 0x40
 8000e2c:	480a      	ldr	r0, [pc, #40]	; (8000e58 <ssd1306_WriteCommand+0x44>)
 8000e2e:	f001 f93e 	bl	80020ae <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 8000e32:	1df9      	adds	r1, r7, #7
 8000e34:	f04f 33ff 	mov.w	r3, #4294967295
 8000e38:	2201      	movs	r2, #1
 8000e3a:	4808      	ldr	r0, [pc, #32]	; (8000e5c <ssd1306_WriteCommand+0x48>)
 8000e3c:	f001 fde4 	bl	8002a08 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8000e40:	2201      	movs	r2, #1
 8000e42:	2102      	movs	r1, #2
 8000e44:	4803      	ldr	r0, [pc, #12]	; (8000e54 <ssd1306_WriteCommand+0x40>)
 8000e46:	f001 f932 	bl	80020ae <HAL_GPIO_WritePin>
}
 8000e4a:	bf00      	nop
 8000e4c:	3708      	adds	r7, #8
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	40010c00 	.word	0x40010c00
 8000e58:	40010800 	.word	0x40010800
 8000e5c:	200000bc 	.word	0x200000bc

08000e60 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
 8000e68:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	2102      	movs	r1, #2
 8000e6e:	480c      	ldr	r0, [pc, #48]	; (8000ea0 <ssd1306_WriteData+0x40>)
 8000e70:	f001 f91d 	bl	80020ae <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_SET); // data
 8000e74:	2201      	movs	r2, #1
 8000e76:	2140      	movs	r1, #64	; 0x40
 8000e78:	480a      	ldr	r0, [pc, #40]	; (8000ea4 <ssd1306_WriteData+0x44>)
 8000e7a:	f001 f918 	bl	80020ae <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, buffer, buff_size, HAL_MAX_DELAY);
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	b29a      	uxth	r2, r3
 8000e82:	f04f 33ff 	mov.w	r3, #4294967295
 8000e86:	6879      	ldr	r1, [r7, #4]
 8000e88:	4807      	ldr	r0, [pc, #28]	; (8000ea8 <ssd1306_WriteData+0x48>)
 8000e8a:	f001 fdbd 	bl	8002a08 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8000e8e:	2201      	movs	r2, #1
 8000e90:	2102      	movs	r1, #2
 8000e92:	4803      	ldr	r0, [pc, #12]	; (8000ea0 <ssd1306_WriteData+0x40>)
 8000e94:	f001 f90b 	bl	80020ae <HAL_GPIO_WritePin>
}
 8000e98:	bf00      	nop
 8000e9a:	3708      	adds	r7, #8
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	40010c00 	.word	0x40010c00
 8000ea4:	40010800 	.word	0x40010800
 8000ea8:	200000bc 	.word	0x200000bc

08000eac <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8000eb0:	f7ff ff94 	bl	8000ddc <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8000eb4:	2064      	movs	r0, #100	; 0x64
 8000eb6:	f000 fa8f 	bl	80013d8 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8000eba:	2000      	movs	r0, #0
 8000ebc:	f000 f9e6 	bl	800128c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8000ec0:	2020      	movs	r0, #32
 8000ec2:	f7ff ffa7 	bl	8000e14 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8000ec6:	2000      	movs	r0, #0
 8000ec8:	f7ff ffa4 	bl	8000e14 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000ecc:	20b0      	movs	r0, #176	; 0xb0
 8000ece:	f7ff ffa1 	bl	8000e14 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8000ed2:	20c8      	movs	r0, #200	; 0xc8
 8000ed4:	f7ff ff9e 	bl	8000e14 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8000ed8:	2000      	movs	r0, #0
 8000eda:	f7ff ff9b 	bl	8000e14 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8000ede:	2010      	movs	r0, #16
 8000ee0:	f7ff ff98 	bl	8000e14 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8000ee4:	2040      	movs	r0, #64	; 0x40
 8000ee6:	f7ff ff95 	bl	8000e14 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8000eea:	20ff      	movs	r0, #255	; 0xff
 8000eec:	f000 f9ba 	bl	8001264 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8000ef0:	20a1      	movs	r0, #161	; 0xa1
 8000ef2:	f7ff ff8f 	bl	8000e14 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8000ef6:	20a6      	movs	r0, #166	; 0xa6
 8000ef8:	f7ff ff8c 	bl	8000e14 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8000efc:	20a8      	movs	r0, #168	; 0xa8
 8000efe:	f7ff ff89 	bl	8000e14 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8000f02:	203f      	movs	r0, #63	; 0x3f
 8000f04:	f7ff ff86 	bl	8000e14 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000f08:	20a4      	movs	r0, #164	; 0xa4
 8000f0a:	f7ff ff83 	bl	8000e14 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8000f0e:	20d3      	movs	r0, #211	; 0xd3
 8000f10:	f7ff ff80 	bl	8000e14 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8000f14:	2000      	movs	r0, #0
 8000f16:	f7ff ff7d 	bl	8000e14 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8000f1a:	20d5      	movs	r0, #213	; 0xd5
 8000f1c:	f7ff ff7a 	bl	8000e14 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8000f20:	20f0      	movs	r0, #240	; 0xf0
 8000f22:	f7ff ff77 	bl	8000e14 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8000f26:	20d9      	movs	r0, #217	; 0xd9
 8000f28:	f7ff ff74 	bl	8000e14 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8000f2c:	2022      	movs	r0, #34	; 0x22
 8000f2e:	f7ff ff71 	bl	8000e14 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8000f32:	20da      	movs	r0, #218	; 0xda
 8000f34:	f7ff ff6e 	bl	8000e14 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8000f38:	2012      	movs	r0, #18
 8000f3a:	f7ff ff6b 	bl	8000e14 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8000f3e:	20db      	movs	r0, #219	; 0xdb
 8000f40:	f7ff ff68 	bl	8000e14 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8000f44:	2020      	movs	r0, #32
 8000f46:	f7ff ff65 	bl	8000e14 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8000f4a:	208d      	movs	r0, #141	; 0x8d
 8000f4c:	f7ff ff62 	bl	8000e14 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8000f50:	2014      	movs	r0, #20
 8000f52:	f7ff ff5f 	bl	8000e14 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8000f56:	2001      	movs	r0, #1
 8000f58:	f000 f998 	bl	800128c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8000f5c:	2000      	movs	r0, #0
 8000f5e:	f000 f80f 	bl	8000f80 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8000f62:	f000 f82f 	bl	8000fc4 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8000f66:	4b05      	ldr	r3, [pc, #20]	; (8000f7c <ssd1306_Init+0xd0>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8000f6c:	4b03      	ldr	r3, [pc, #12]	; (8000f7c <ssd1306_Init+0xd0>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8000f72:	4b02      	ldr	r3, [pc, #8]	; (8000f7c <ssd1306_Init+0xd0>)
 8000f74:	2201      	movs	r2, #1
 8000f76:	711a      	strb	r2, [r3, #4]
}
 8000f78:	bf00      	nop
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	2000069c 	.word	0x2000069c

08000f80 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8000f80:	b480      	push	{r7}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	4603      	mov	r3, r0
 8000f88:	71fb      	strb	r3, [r7, #7]
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	60fb      	str	r3, [r7, #12]
 8000f8e:	e00d      	b.n	8000fac <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8000f90:	79fb      	ldrb	r3, [r7, #7]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d101      	bne.n	8000f9a <ssd1306_Fill+0x1a>
 8000f96:	2100      	movs	r1, #0
 8000f98:	e000      	b.n	8000f9c <ssd1306_Fill+0x1c>
 8000f9a:	21ff      	movs	r1, #255	; 0xff
 8000f9c:	4a08      	ldr	r2, [pc, #32]	; (8000fc0 <ssd1306_Fill+0x40>)
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	4413      	add	r3, r2
 8000fa2:	460a      	mov	r2, r1
 8000fa4:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	3301      	adds	r3, #1
 8000faa:	60fb      	str	r3, [r7, #12]
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	f5b3 6f82 	cmp.w	r3, #1040	; 0x410
 8000fb2:	d3ed      	bcc.n	8000f90 <ssd1306_Fill+0x10>
    }
}
 8000fb4:	bf00      	nop
 8000fb6:	bf00      	nop
 8000fb8:	3714      	adds	r7, #20
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bc80      	pop	{r7}
 8000fbe:	4770      	bx	lr
 8000fc0:	2000028c 	.word	0x2000028c

08000fc4 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8000fca:	2300      	movs	r3, #0
 8000fcc:	71fb      	strb	r3, [r7, #7]
 8000fce:	e01a      	b.n	8001006 <ssd1306_UpdateScreen+0x42>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8000fd0:	79fb      	ldrb	r3, [r7, #7]
 8000fd2:	3b50      	subs	r3, #80	; 0x50
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f7ff ff1c 	bl	8000e14 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8000fdc:	2000      	movs	r0, #0
 8000fde:	f7ff ff19 	bl	8000e14 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8000fe2:	2010      	movs	r0, #16
 8000fe4:	f7ff ff16 	bl	8000e14 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8000fe8:	79fa      	ldrb	r2, [r7, #7]
 8000fea:	4613      	mov	r3, r2
 8000fec:	019b      	lsls	r3, r3, #6
 8000fee:	4413      	add	r3, r2
 8000ff0:	005b      	lsls	r3, r3, #1
 8000ff2:	461a      	mov	r2, r3
 8000ff4:	4b08      	ldr	r3, [pc, #32]	; (8001018 <ssd1306_UpdateScreen+0x54>)
 8000ff6:	4413      	add	r3, r2
 8000ff8:	2182      	movs	r1, #130	; 0x82
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f7ff ff30 	bl	8000e60 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001000:	79fb      	ldrb	r3, [r7, #7]
 8001002:	3301      	adds	r3, #1
 8001004:	71fb      	strb	r3, [r7, #7]
 8001006:	79fb      	ldrb	r3, [r7, #7]
 8001008:	2b07      	cmp	r3, #7
 800100a:	d9e1      	bls.n	8000fd0 <ssd1306_UpdateScreen+0xc>
    }
}
 800100c:	bf00      	nop
 800100e:	bf00      	nop
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	2000028c 	.word	0x2000028c

0800101c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800101c:	b490      	push	{r4, r7}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	4603      	mov	r3, r0
 8001024:	71fb      	strb	r3, [r7, #7]
 8001026:	460b      	mov	r3, r1
 8001028:	71bb      	strb	r3, [r7, #6]
 800102a:	4613      	mov	r3, r2
 800102c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	2b81      	cmp	r3, #129	; 0x81
 8001032:	d849      	bhi.n	80010c8 <ssd1306_DrawPixel+0xac>
 8001034:	79bb      	ldrb	r3, [r7, #6]
 8001036:	2b3f      	cmp	r3, #63	; 0x3f
 8001038:	d846      	bhi.n	80010c8 <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 800103a:	797b      	ldrb	r3, [r7, #5]
 800103c:	2b01      	cmp	r3, #1
 800103e:	d120      	bne.n	8001082 <ssd1306_DrawPixel+0x66>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001040:	79fa      	ldrb	r2, [r7, #7]
 8001042:	79bb      	ldrb	r3, [r7, #6]
 8001044:	08db      	lsrs	r3, r3, #3
 8001046:	b2d8      	uxtb	r0, r3
 8001048:	4601      	mov	r1, r0
 800104a:	460b      	mov	r3, r1
 800104c:	019b      	lsls	r3, r3, #6
 800104e:	440b      	add	r3, r1
 8001050:	005b      	lsls	r3, r3, #1
 8001052:	4413      	add	r3, r2
 8001054:	4a1f      	ldr	r2, [pc, #124]	; (80010d4 <ssd1306_DrawPixel+0xb8>)
 8001056:	5cd3      	ldrb	r3, [r2, r3]
 8001058:	b25a      	sxtb	r2, r3
 800105a:	79bb      	ldrb	r3, [r7, #6]
 800105c:	f003 0307 	and.w	r3, r3, #7
 8001060:	2101      	movs	r1, #1
 8001062:	fa01 f303 	lsl.w	r3, r1, r3
 8001066:	b25b      	sxtb	r3, r3
 8001068:	4313      	orrs	r3, r2
 800106a:	b25c      	sxtb	r4, r3
 800106c:	79fa      	ldrb	r2, [r7, #7]
 800106e:	4601      	mov	r1, r0
 8001070:	460b      	mov	r3, r1
 8001072:	019b      	lsls	r3, r3, #6
 8001074:	440b      	add	r3, r1
 8001076:	005b      	lsls	r3, r3, #1
 8001078:	4413      	add	r3, r2
 800107a:	b2e1      	uxtb	r1, r4
 800107c:	4a15      	ldr	r2, [pc, #84]	; (80010d4 <ssd1306_DrawPixel+0xb8>)
 800107e:	54d1      	strb	r1, [r2, r3]
 8001080:	e023      	b.n	80010ca <ssd1306_DrawPixel+0xae>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001082:	79fa      	ldrb	r2, [r7, #7]
 8001084:	79bb      	ldrb	r3, [r7, #6]
 8001086:	08db      	lsrs	r3, r3, #3
 8001088:	b2d8      	uxtb	r0, r3
 800108a:	4601      	mov	r1, r0
 800108c:	460b      	mov	r3, r1
 800108e:	019b      	lsls	r3, r3, #6
 8001090:	440b      	add	r3, r1
 8001092:	005b      	lsls	r3, r3, #1
 8001094:	4413      	add	r3, r2
 8001096:	4a0f      	ldr	r2, [pc, #60]	; (80010d4 <ssd1306_DrawPixel+0xb8>)
 8001098:	5cd3      	ldrb	r3, [r2, r3]
 800109a:	b25a      	sxtb	r2, r3
 800109c:	79bb      	ldrb	r3, [r7, #6]
 800109e:	f003 0307 	and.w	r3, r3, #7
 80010a2:	2101      	movs	r1, #1
 80010a4:	fa01 f303 	lsl.w	r3, r1, r3
 80010a8:	b25b      	sxtb	r3, r3
 80010aa:	43db      	mvns	r3, r3
 80010ac:	b25b      	sxtb	r3, r3
 80010ae:	4013      	ands	r3, r2
 80010b0:	b25c      	sxtb	r4, r3
 80010b2:	79fa      	ldrb	r2, [r7, #7]
 80010b4:	4601      	mov	r1, r0
 80010b6:	460b      	mov	r3, r1
 80010b8:	019b      	lsls	r3, r3, #6
 80010ba:	440b      	add	r3, r1
 80010bc:	005b      	lsls	r3, r3, #1
 80010be:	4413      	add	r3, r2
 80010c0:	b2e1      	uxtb	r1, r4
 80010c2:	4a04      	ldr	r2, [pc, #16]	; (80010d4 <ssd1306_DrawPixel+0xb8>)
 80010c4:	54d1      	strb	r1, [r2, r3]
 80010c6:	e000      	b.n	80010ca <ssd1306_DrawPixel+0xae>
        return;
 80010c8:	bf00      	nop
    }
}
 80010ca:	3708      	adds	r7, #8
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bc90      	pop	{r4, r7}
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	2000028c 	.word	0x2000028c

080010d8 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 80010d8:	b590      	push	{r4, r7, lr}
 80010da:	b089      	sub	sp, #36	; 0x24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4604      	mov	r4, r0
 80010e0:	1d38      	adds	r0, r7, #4
 80010e2:	e880 0006 	stmia.w	r0, {r1, r2}
 80010e6:	461a      	mov	r2, r3
 80010e8:	4623      	mov	r3, r4
 80010ea:	73fb      	strb	r3, [r7, #15]
 80010ec:	4613      	mov	r3, r2
 80010ee:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80010f0:	7bfb      	ldrb	r3, [r7, #15]
 80010f2:	2b1f      	cmp	r3, #31
 80010f4:	d902      	bls.n	80010fc <ssd1306_WriteChar+0x24>
 80010f6:	7bfb      	ldrb	r3, [r7, #15]
 80010f8:	2b7e      	cmp	r3, #126	; 0x7e
 80010fa:	d901      	bls.n	8001100 <ssd1306_WriteChar+0x28>
        return 0;
 80010fc:	2300      	movs	r3, #0
 80010fe:	e06d      	b.n	80011dc <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8001100:	4b38      	ldr	r3, [pc, #224]	; (80011e4 <ssd1306_WriteChar+0x10c>)
 8001102:	881b      	ldrh	r3, [r3, #0]
 8001104:	461a      	mov	r2, r3
 8001106:	793b      	ldrb	r3, [r7, #4]
 8001108:	4413      	add	r3, r2
 800110a:	2b82      	cmp	r3, #130	; 0x82
 800110c:	dc06      	bgt.n	800111c <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 800110e:	4b35      	ldr	r3, [pc, #212]	; (80011e4 <ssd1306_WriteChar+0x10c>)
 8001110:	885b      	ldrh	r3, [r3, #2]
 8001112:	461a      	mov	r2, r3
 8001114:	797b      	ldrb	r3, [r7, #5]
 8001116:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8001118:	2b40      	cmp	r3, #64	; 0x40
 800111a:	dd01      	ble.n	8001120 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 800111c:	2300      	movs	r3, #0
 800111e:	e05d      	b.n	80011dc <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8001120:	2300      	movs	r3, #0
 8001122:	61fb      	str	r3, [r7, #28]
 8001124:	e04c      	b.n	80011c0 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8001126:	68ba      	ldr	r2, [r7, #8]
 8001128:	7bfb      	ldrb	r3, [r7, #15]
 800112a:	3b20      	subs	r3, #32
 800112c:	7979      	ldrb	r1, [r7, #5]
 800112e:	fb01 f303 	mul.w	r3, r1, r3
 8001132:	4619      	mov	r1, r3
 8001134:	69fb      	ldr	r3, [r7, #28]
 8001136:	440b      	add	r3, r1
 8001138:	005b      	lsls	r3, r3, #1
 800113a:	4413      	add	r3, r2
 800113c:	881b      	ldrh	r3, [r3, #0]
 800113e:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8001140:	2300      	movs	r3, #0
 8001142:	61bb      	str	r3, [r7, #24]
 8001144:	e034      	b.n	80011b0 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8001146:	697a      	ldr	r2, [r7, #20]
 8001148:	69bb      	ldr	r3, [r7, #24]
 800114a:	fa02 f303 	lsl.w	r3, r2, r3
 800114e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001152:	2b00      	cmp	r3, #0
 8001154:	d012      	beq.n	800117c <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001156:	4b23      	ldr	r3, [pc, #140]	; (80011e4 <ssd1306_WriteChar+0x10c>)
 8001158:	881b      	ldrh	r3, [r3, #0]
 800115a:	b2da      	uxtb	r2, r3
 800115c:	69bb      	ldr	r3, [r7, #24]
 800115e:	b2db      	uxtb	r3, r3
 8001160:	4413      	add	r3, r2
 8001162:	b2d8      	uxtb	r0, r3
 8001164:	4b1f      	ldr	r3, [pc, #124]	; (80011e4 <ssd1306_WriteChar+0x10c>)
 8001166:	885b      	ldrh	r3, [r3, #2]
 8001168:	b2da      	uxtb	r2, r3
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	b2db      	uxtb	r3, r3
 800116e:	4413      	add	r3, r2
 8001170:	b2db      	uxtb	r3, r3
 8001172:	7bba      	ldrb	r2, [r7, #14]
 8001174:	4619      	mov	r1, r3
 8001176:	f7ff ff51 	bl	800101c <ssd1306_DrawPixel>
 800117a:	e016      	b.n	80011aa <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800117c:	4b19      	ldr	r3, [pc, #100]	; (80011e4 <ssd1306_WriteChar+0x10c>)
 800117e:	881b      	ldrh	r3, [r3, #0]
 8001180:	b2da      	uxtb	r2, r3
 8001182:	69bb      	ldr	r3, [r7, #24]
 8001184:	b2db      	uxtb	r3, r3
 8001186:	4413      	add	r3, r2
 8001188:	b2d8      	uxtb	r0, r3
 800118a:	4b16      	ldr	r3, [pc, #88]	; (80011e4 <ssd1306_WriteChar+0x10c>)
 800118c:	885b      	ldrh	r3, [r3, #2]
 800118e:	b2da      	uxtb	r2, r3
 8001190:	69fb      	ldr	r3, [r7, #28]
 8001192:	b2db      	uxtb	r3, r3
 8001194:	4413      	add	r3, r2
 8001196:	b2d9      	uxtb	r1, r3
 8001198:	7bbb      	ldrb	r3, [r7, #14]
 800119a:	2b00      	cmp	r3, #0
 800119c:	bf0c      	ite	eq
 800119e:	2301      	moveq	r3, #1
 80011a0:	2300      	movne	r3, #0
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	461a      	mov	r2, r3
 80011a6:	f7ff ff39 	bl	800101c <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 80011aa:	69bb      	ldr	r3, [r7, #24]
 80011ac:	3301      	adds	r3, #1
 80011ae:	61bb      	str	r3, [r7, #24]
 80011b0:	793b      	ldrb	r3, [r7, #4]
 80011b2:	461a      	mov	r2, r3
 80011b4:	69bb      	ldr	r3, [r7, #24]
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d3c5      	bcc.n	8001146 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 80011ba:	69fb      	ldr	r3, [r7, #28]
 80011bc:	3301      	adds	r3, #1
 80011be:	61fb      	str	r3, [r7, #28]
 80011c0:	797b      	ldrb	r3, [r7, #5]
 80011c2:	461a      	mov	r2, r3
 80011c4:	69fb      	ldr	r3, [r7, #28]
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d3ad      	bcc.n	8001126 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 80011ca:	4b06      	ldr	r3, [pc, #24]	; (80011e4 <ssd1306_WriteChar+0x10c>)
 80011cc:	881a      	ldrh	r2, [r3, #0]
 80011ce:	793b      	ldrb	r3, [r7, #4]
 80011d0:	b29b      	uxth	r3, r3
 80011d2:	4413      	add	r3, r2
 80011d4:	b29a      	uxth	r2, r3
 80011d6:	4b03      	ldr	r3, [pc, #12]	; (80011e4 <ssd1306_WriteChar+0x10c>)
 80011d8:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 80011da:	7bfb      	ldrb	r3, [r7, #15]
}
 80011dc:	4618      	mov	r0, r3
 80011de:	3724      	adds	r7, #36	; 0x24
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd90      	pop	{r4, r7, pc}
 80011e4:	2000069c 	.word	0x2000069c

080011e8 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	60f8      	str	r0, [r7, #12]
 80011f0:	1d38      	adds	r0, r7, #4
 80011f2:	e880 0006 	stmia.w	r0, {r1, r2}
 80011f6:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 80011f8:	e012      	b.n	8001220 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	7818      	ldrb	r0, [r3, #0]
 80011fe:	78fb      	ldrb	r3, [r7, #3]
 8001200:	1d3a      	adds	r2, r7, #4
 8001202:	ca06      	ldmia	r2, {r1, r2}
 8001204:	f7ff ff68 	bl	80010d8 <ssd1306_WriteChar>
 8001208:	4603      	mov	r3, r0
 800120a:	461a      	mov	r2, r3
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	429a      	cmp	r2, r3
 8001212:	d002      	beq.n	800121a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	e008      	b.n	800122c <ssd1306_WriteString+0x44>
        }
        str++;
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	3301      	adds	r3, #1
 800121e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d1e8      	bne.n	80011fa <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	781b      	ldrb	r3, [r3, #0]
}
 800122c:	4618      	mov	r0, r3
 800122e:	3710      	adds	r7, #16
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
 800123a:	4603      	mov	r3, r0
 800123c:	460a      	mov	r2, r1
 800123e:	71fb      	strb	r3, [r7, #7]
 8001240:	4613      	mov	r3, r2
 8001242:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001244:	79fb      	ldrb	r3, [r7, #7]
 8001246:	b29a      	uxth	r2, r3
 8001248:	4b05      	ldr	r3, [pc, #20]	; (8001260 <ssd1306_SetCursor+0x2c>)
 800124a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 800124c:	79bb      	ldrb	r3, [r7, #6]
 800124e:	b29a      	uxth	r2, r3
 8001250:	4b03      	ldr	r3, [pc, #12]	; (8001260 <ssd1306_SetCursor+0x2c>)
 8001252:	805a      	strh	r2, [r3, #2]
}
 8001254:	bf00      	nop
 8001256:	370c      	adds	r7, #12
 8001258:	46bd      	mov	sp, r7
 800125a:	bc80      	pop	{r7}
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	2000069c 	.word	0x2000069c

08001264 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001264:	b580      	push	{r7, lr}
 8001266:	b084      	sub	sp, #16
 8001268:	af00      	add	r7, sp, #0
 800126a:	4603      	mov	r3, r0
 800126c:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800126e:	2381      	movs	r3, #129	; 0x81
 8001270:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001272:	7bfb      	ldrb	r3, [r7, #15]
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff fdcd 	bl	8000e14 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800127a:	79fb      	ldrb	r3, [r7, #7]
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff fdc9 	bl	8000e14 <ssd1306_WriteCommand>
}
 8001282:	bf00      	nop
 8001284:	3710      	adds	r7, #16
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
	...

0800128c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d005      	beq.n	80012a8 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 800129c:	23af      	movs	r3, #175	; 0xaf
 800129e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 80012a0:	4b08      	ldr	r3, [pc, #32]	; (80012c4 <ssd1306_SetDisplayOn+0x38>)
 80012a2:	2201      	movs	r2, #1
 80012a4:	715a      	strb	r2, [r3, #5]
 80012a6:	e004      	b.n	80012b2 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80012a8:	23ae      	movs	r3, #174	; 0xae
 80012aa:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80012ac:	4b05      	ldr	r3, [pc, #20]	; (80012c4 <ssd1306_SetDisplayOn+0x38>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80012b2:	7bfb      	ldrb	r3, [r7, #15]
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff fdad 	bl	8000e14 <ssd1306_WriteCommand>
}
 80012ba:	bf00      	nop
 80012bc:	3710      	adds	r7, #16
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	2000069c 	.word	0x2000069c

080012c8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80012c8:	f7ff fd82 	bl	8000dd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012cc:	480b      	ldr	r0, [pc, #44]	; (80012fc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80012ce:	490c      	ldr	r1, [pc, #48]	; (8001300 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80012d0:	4a0c      	ldr	r2, [pc, #48]	; (8001304 <LoopFillZerobss+0x16>)
  movs r3, #0
 80012d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012d4:	e002      	b.n	80012dc <LoopCopyDataInit>

080012d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012da:	3304      	adds	r3, #4

080012dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012e0:	d3f9      	bcc.n	80012d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012e2:	4a09      	ldr	r2, [pc, #36]	; (8001308 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80012e4:	4c09      	ldr	r4, [pc, #36]	; (800130c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80012e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012e8:	e001      	b.n	80012ee <LoopFillZerobss>

080012ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012ec:	3204      	adds	r2, #4

080012ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012f0:	d3fb      	bcc.n	80012ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012f2:	f002 fedb 	bl	80040ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012f6:	f7ff f977 	bl	80005e8 <main>
  bx lr
 80012fa:	4770      	bx	lr
  ldr r0, =_sdata
 80012fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001300:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001304:	08005e0c 	.word	0x08005e0c
  ldr r2, =_sbss
 8001308:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 800130c:	200006b8 	.word	0x200006b8

08001310 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001310:	e7fe      	b.n	8001310 <ADC1_2_IRQHandler>
	...

08001314 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001318:	4b08      	ldr	r3, [pc, #32]	; (800133c <HAL_Init+0x28>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a07      	ldr	r2, [pc, #28]	; (800133c <HAL_Init+0x28>)
 800131e:	f043 0310 	orr.w	r3, r3, #16
 8001322:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001324:	2003      	movs	r0, #3
 8001326:	f000 fa43 	bl	80017b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800132a:	200f      	movs	r0, #15
 800132c:	f000 f808 	bl	8001340 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001330:	f7ff fb50 	bl	80009d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001334:	2300      	movs	r3, #0
}
 8001336:	4618      	mov	r0, r3
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	40022000 	.word	0x40022000

08001340 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001348:	4b12      	ldr	r3, [pc, #72]	; (8001394 <HAL_InitTick+0x54>)
 800134a:	681a      	ldr	r2, [r3, #0]
 800134c:	4b12      	ldr	r3, [pc, #72]	; (8001398 <HAL_InitTick+0x58>)
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	4619      	mov	r1, r3
 8001352:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001356:	fbb3 f3f1 	udiv	r3, r3, r1
 800135a:	fbb2 f3f3 	udiv	r3, r2, r3
 800135e:	4618      	mov	r0, r3
 8001360:	f000 fa5b 	bl	800181a <HAL_SYSTICK_Config>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	e00e      	b.n	800138c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2b0f      	cmp	r3, #15
 8001372:	d80a      	bhi.n	800138a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001374:	2200      	movs	r2, #0
 8001376:	6879      	ldr	r1, [r7, #4]
 8001378:	f04f 30ff 	mov.w	r0, #4294967295
 800137c:	f000 fa23 	bl	80017c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001380:	4a06      	ldr	r2, [pc, #24]	; (800139c <HAL_InitTick+0x5c>)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001386:	2300      	movs	r3, #0
 8001388:	e000      	b.n	800138c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
}
 800138c:	4618      	mov	r0, r3
 800138e:	3708      	adds	r7, #8
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	20000000 	.word	0x20000000
 8001398:	20000010 	.word	0x20000010
 800139c:	2000000c 	.word	0x2000000c

080013a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013a4:	4b05      	ldr	r3, [pc, #20]	; (80013bc <HAL_IncTick+0x1c>)
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	461a      	mov	r2, r3
 80013aa:	4b05      	ldr	r3, [pc, #20]	; (80013c0 <HAL_IncTick+0x20>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4413      	add	r3, r2
 80013b0:	4a03      	ldr	r2, [pc, #12]	; (80013c0 <HAL_IncTick+0x20>)
 80013b2:	6013      	str	r3, [r2, #0]
}
 80013b4:	bf00      	nop
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bc80      	pop	{r7}
 80013ba:	4770      	bx	lr
 80013bc:	20000010 	.word	0x20000010
 80013c0:	200006a4 	.word	0x200006a4

080013c4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0
  return uwTick;
 80013c8:	4b02      	ldr	r3, [pc, #8]	; (80013d4 <HAL_GetTick+0x10>)
 80013ca:	681b      	ldr	r3, [r3, #0]
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bc80      	pop	{r7}
 80013d2:	4770      	bx	lr
 80013d4:	200006a4 	.word	0x200006a4

080013d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013e0:	f7ff fff0 	bl	80013c4 <HAL_GetTick>
 80013e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013f0:	d005      	beq.n	80013fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013f2:	4b0a      	ldr	r3, [pc, #40]	; (800141c <HAL_Delay+0x44>)
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	461a      	mov	r2, r3
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	4413      	add	r3, r2
 80013fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013fe:	bf00      	nop
 8001400:	f7ff ffe0 	bl	80013c4 <HAL_GetTick>
 8001404:	4602      	mov	r2, r0
 8001406:	68bb      	ldr	r3, [r7, #8]
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	68fa      	ldr	r2, [r7, #12]
 800140c:	429a      	cmp	r2, r3
 800140e:	d8f7      	bhi.n	8001400 <HAL_Delay+0x28>
  {
  }
}
 8001410:	bf00      	nop
 8001412:	bf00      	nop
 8001414:	3710      	adds	r7, #16
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	20000010 	.word	0x20000010

08001420 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d101      	bne.n	8001432 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800142e:	2301      	movs	r3, #1
 8001430:	e0ed      	b.n	800160e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001438:	b2db      	uxtb	r3, r3
 800143a:	2b00      	cmp	r3, #0
 800143c:	d102      	bne.n	8001444 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800143e:	6878      	ldr	r0, [r7, #4]
 8001440:	f7ff fafa 	bl	8000a38 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f042 0201 	orr.w	r2, r2, #1
 8001452:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001454:	f7ff ffb6 	bl	80013c4 <HAL_GetTick>
 8001458:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800145a:	e012      	b.n	8001482 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800145c:	f7ff ffb2 	bl	80013c4 <HAL_GetTick>
 8001460:	4602      	mov	r2, r0
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	1ad3      	subs	r3, r2, r3
 8001466:	2b0a      	cmp	r3, #10
 8001468:	d90b      	bls.n	8001482 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800146e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2205      	movs	r2, #5
 800147a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800147e:	2301      	movs	r3, #1
 8001480:	e0c5      	b.n	800160e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	f003 0301 	and.w	r3, r3, #1
 800148c:	2b00      	cmp	r3, #0
 800148e:	d0e5      	beq.n	800145c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f022 0202 	bic.w	r2, r2, #2
 800149e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80014a0:	f7ff ff90 	bl	80013c4 <HAL_GetTick>
 80014a4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80014a6:	e012      	b.n	80014ce <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80014a8:	f7ff ff8c 	bl	80013c4 <HAL_GetTick>
 80014ac:	4602      	mov	r2, r0
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	2b0a      	cmp	r3, #10
 80014b4:	d90b      	bls.n	80014ce <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ba:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2205      	movs	r2, #5
 80014c6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80014ca:	2301      	movs	r3, #1
 80014cc:	e09f      	b.n	800160e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	f003 0302 	and.w	r3, r3, #2
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d1e5      	bne.n	80014a8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	7e1b      	ldrb	r3, [r3, #24]
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d108      	bne.n	80014f6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80014f2:	601a      	str	r2, [r3, #0]
 80014f4:	e007      	b.n	8001506 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001504:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	7e5b      	ldrb	r3, [r3, #25]
 800150a:	2b01      	cmp	r3, #1
 800150c:	d108      	bne.n	8001520 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800151c:	601a      	str	r2, [r3, #0]
 800151e:	e007      	b.n	8001530 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800152e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	7e9b      	ldrb	r3, [r3, #26]
 8001534:	2b01      	cmp	r3, #1
 8001536:	d108      	bne.n	800154a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f042 0220 	orr.w	r2, r2, #32
 8001546:	601a      	str	r2, [r3, #0]
 8001548:	e007      	b.n	800155a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f022 0220 	bic.w	r2, r2, #32
 8001558:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	7edb      	ldrb	r3, [r3, #27]
 800155e:	2b01      	cmp	r3, #1
 8001560:	d108      	bne.n	8001574 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	681a      	ldr	r2, [r3, #0]
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f022 0210 	bic.w	r2, r2, #16
 8001570:	601a      	str	r2, [r3, #0]
 8001572:	e007      	b.n	8001584 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f042 0210 	orr.w	r2, r2, #16
 8001582:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	7f1b      	ldrb	r3, [r3, #28]
 8001588:	2b01      	cmp	r3, #1
 800158a:	d108      	bne.n	800159e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f042 0208 	orr.w	r2, r2, #8
 800159a:	601a      	str	r2, [r3, #0]
 800159c:	e007      	b.n	80015ae <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	681a      	ldr	r2, [r3, #0]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f022 0208 	bic.w	r2, r2, #8
 80015ac:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	7f5b      	ldrb	r3, [r3, #29]
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d108      	bne.n	80015c8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f042 0204 	orr.w	r2, r2, #4
 80015c4:	601a      	str	r2, [r3, #0]
 80015c6:	e007      	b.n	80015d8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f022 0204 	bic.w	r2, r2, #4
 80015d6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	689a      	ldr	r2, [r3, #8]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	68db      	ldr	r3, [r3, #12]
 80015e0:	431a      	orrs	r2, r3
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	691b      	ldr	r3, [r3, #16]
 80015e6:	431a      	orrs	r2, r3
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	695b      	ldr	r3, [r3, #20]
 80015ec:	ea42 0103 	orr.w	r1, r2, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	1e5a      	subs	r2, r3, #1
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	430a      	orrs	r2, r1
 80015fc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2200      	movs	r2, #0
 8001602:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2201      	movs	r2, #1
 8001608:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800160c:	2300      	movs	r3, #0
}
 800160e:	4618      	mov	r0, r3
 8001610:	3710      	adds	r7, #16
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
	...

08001618 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001618:	b480      	push	{r7}
 800161a:	b085      	sub	sp, #20
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	f003 0307 	and.w	r3, r3, #7
 8001626:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001628:	4b0c      	ldr	r3, [pc, #48]	; (800165c <__NVIC_SetPriorityGrouping+0x44>)
 800162a:	68db      	ldr	r3, [r3, #12]
 800162c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800162e:	68ba      	ldr	r2, [r7, #8]
 8001630:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001634:	4013      	ands	r3, r2
 8001636:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800163c:	68bb      	ldr	r3, [r7, #8]
 800163e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001640:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001644:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001648:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800164a:	4a04      	ldr	r2, [pc, #16]	; (800165c <__NVIC_SetPriorityGrouping+0x44>)
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	60d3      	str	r3, [r2, #12]
}
 8001650:	bf00      	nop
 8001652:	3714      	adds	r7, #20
 8001654:	46bd      	mov	sp, r7
 8001656:	bc80      	pop	{r7}
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	e000ed00 	.word	0xe000ed00

08001660 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001664:	4b04      	ldr	r3, [pc, #16]	; (8001678 <__NVIC_GetPriorityGrouping+0x18>)
 8001666:	68db      	ldr	r3, [r3, #12]
 8001668:	0a1b      	lsrs	r3, r3, #8
 800166a:	f003 0307 	and.w	r3, r3, #7
}
 800166e:	4618      	mov	r0, r3
 8001670:	46bd      	mov	sp, r7
 8001672:	bc80      	pop	{r7}
 8001674:	4770      	bx	lr
 8001676:	bf00      	nop
 8001678:	e000ed00 	.word	0xe000ed00

0800167c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800167c:	b480      	push	{r7}
 800167e:	b083      	sub	sp, #12
 8001680:	af00      	add	r7, sp, #0
 8001682:	4603      	mov	r3, r0
 8001684:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800168a:	2b00      	cmp	r3, #0
 800168c:	db0b      	blt.n	80016a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800168e:	79fb      	ldrb	r3, [r7, #7]
 8001690:	f003 021f 	and.w	r2, r3, #31
 8001694:	4906      	ldr	r1, [pc, #24]	; (80016b0 <__NVIC_EnableIRQ+0x34>)
 8001696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800169a:	095b      	lsrs	r3, r3, #5
 800169c:	2001      	movs	r0, #1
 800169e:	fa00 f202 	lsl.w	r2, r0, r2
 80016a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016a6:	bf00      	nop
 80016a8:	370c      	adds	r7, #12
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bc80      	pop	{r7}
 80016ae:	4770      	bx	lr
 80016b0:	e000e100 	.word	0xe000e100

080016b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	4603      	mov	r3, r0
 80016bc:	6039      	str	r1, [r7, #0]
 80016be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	db0a      	blt.n	80016de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	b2da      	uxtb	r2, r3
 80016cc:	490c      	ldr	r1, [pc, #48]	; (8001700 <__NVIC_SetPriority+0x4c>)
 80016ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d2:	0112      	lsls	r2, r2, #4
 80016d4:	b2d2      	uxtb	r2, r2
 80016d6:	440b      	add	r3, r1
 80016d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016dc:	e00a      	b.n	80016f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	b2da      	uxtb	r2, r3
 80016e2:	4908      	ldr	r1, [pc, #32]	; (8001704 <__NVIC_SetPriority+0x50>)
 80016e4:	79fb      	ldrb	r3, [r7, #7]
 80016e6:	f003 030f 	and.w	r3, r3, #15
 80016ea:	3b04      	subs	r3, #4
 80016ec:	0112      	lsls	r2, r2, #4
 80016ee:	b2d2      	uxtb	r2, r2
 80016f0:	440b      	add	r3, r1
 80016f2:	761a      	strb	r2, [r3, #24]
}
 80016f4:	bf00      	nop
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bc80      	pop	{r7}
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	e000e100 	.word	0xe000e100
 8001704:	e000ed00 	.word	0xe000ed00

08001708 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001708:	b480      	push	{r7}
 800170a:	b089      	sub	sp, #36	; 0x24
 800170c:	af00      	add	r7, sp, #0
 800170e:	60f8      	str	r0, [r7, #12]
 8001710:	60b9      	str	r1, [r7, #8]
 8001712:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	f003 0307 	and.w	r3, r3, #7
 800171a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800171c:	69fb      	ldr	r3, [r7, #28]
 800171e:	f1c3 0307 	rsb	r3, r3, #7
 8001722:	2b04      	cmp	r3, #4
 8001724:	bf28      	it	cs
 8001726:	2304      	movcs	r3, #4
 8001728:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800172a:	69fb      	ldr	r3, [r7, #28]
 800172c:	3304      	adds	r3, #4
 800172e:	2b06      	cmp	r3, #6
 8001730:	d902      	bls.n	8001738 <NVIC_EncodePriority+0x30>
 8001732:	69fb      	ldr	r3, [r7, #28]
 8001734:	3b03      	subs	r3, #3
 8001736:	e000      	b.n	800173a <NVIC_EncodePriority+0x32>
 8001738:	2300      	movs	r3, #0
 800173a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800173c:	f04f 32ff 	mov.w	r2, #4294967295
 8001740:	69bb      	ldr	r3, [r7, #24]
 8001742:	fa02 f303 	lsl.w	r3, r2, r3
 8001746:	43da      	mvns	r2, r3
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	401a      	ands	r2, r3
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001750:	f04f 31ff 	mov.w	r1, #4294967295
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	fa01 f303 	lsl.w	r3, r1, r3
 800175a:	43d9      	mvns	r1, r3
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001760:	4313      	orrs	r3, r2
         );
}
 8001762:	4618      	mov	r0, r3
 8001764:	3724      	adds	r7, #36	; 0x24
 8001766:	46bd      	mov	sp, r7
 8001768:	bc80      	pop	{r7}
 800176a:	4770      	bx	lr

0800176c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	3b01      	subs	r3, #1
 8001778:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800177c:	d301      	bcc.n	8001782 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800177e:	2301      	movs	r3, #1
 8001780:	e00f      	b.n	80017a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001782:	4a0a      	ldr	r2, [pc, #40]	; (80017ac <SysTick_Config+0x40>)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	3b01      	subs	r3, #1
 8001788:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800178a:	210f      	movs	r1, #15
 800178c:	f04f 30ff 	mov.w	r0, #4294967295
 8001790:	f7ff ff90 	bl	80016b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001794:	4b05      	ldr	r3, [pc, #20]	; (80017ac <SysTick_Config+0x40>)
 8001796:	2200      	movs	r2, #0
 8001798:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800179a:	4b04      	ldr	r3, [pc, #16]	; (80017ac <SysTick_Config+0x40>)
 800179c:	2207      	movs	r2, #7
 800179e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017a0:	2300      	movs	r3, #0
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3708      	adds	r7, #8
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	e000e010 	.word	0xe000e010

080017b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017b8:	6878      	ldr	r0, [r7, #4]
 80017ba:	f7ff ff2d 	bl	8001618 <__NVIC_SetPriorityGrouping>
}
 80017be:	bf00      	nop
 80017c0:	3708      	adds	r7, #8
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}

080017c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017c6:	b580      	push	{r7, lr}
 80017c8:	b086      	sub	sp, #24
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	4603      	mov	r3, r0
 80017ce:	60b9      	str	r1, [r7, #8]
 80017d0:	607a      	str	r2, [r7, #4]
 80017d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017d4:	2300      	movs	r3, #0
 80017d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017d8:	f7ff ff42 	bl	8001660 <__NVIC_GetPriorityGrouping>
 80017dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017de:	687a      	ldr	r2, [r7, #4]
 80017e0:	68b9      	ldr	r1, [r7, #8]
 80017e2:	6978      	ldr	r0, [r7, #20]
 80017e4:	f7ff ff90 	bl	8001708 <NVIC_EncodePriority>
 80017e8:	4602      	mov	r2, r0
 80017ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017ee:	4611      	mov	r1, r2
 80017f0:	4618      	mov	r0, r3
 80017f2:	f7ff ff5f 	bl	80016b4 <__NVIC_SetPriority>
}
 80017f6:	bf00      	nop
 80017f8:	3718      	adds	r7, #24
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}

080017fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017fe:	b580      	push	{r7, lr}
 8001800:	b082      	sub	sp, #8
 8001802:	af00      	add	r7, sp, #0
 8001804:	4603      	mov	r3, r0
 8001806:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800180c:	4618      	mov	r0, r3
 800180e:	f7ff ff35 	bl	800167c <__NVIC_EnableIRQ>
}
 8001812:	bf00      	nop
 8001814:	3708      	adds	r7, #8
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}

0800181a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800181a:	b580      	push	{r7, lr}
 800181c:	b082      	sub	sp, #8
 800181e:	af00      	add	r7, sp, #0
 8001820:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	f7ff ffa2 	bl	800176c <SysTick_Config>
 8001828:	4603      	mov	r3, r0
}
 800182a:	4618      	mov	r0, r3
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
	...

08001834 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001834:	b480      	push	{r7}
 8001836:	b085      	sub	sp, #20
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800183c:	2300      	movs	r3, #0
 800183e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d101      	bne.n	800184a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e043      	b.n	80018d2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	461a      	mov	r2, r3
 8001850:	4b22      	ldr	r3, [pc, #136]	; (80018dc <HAL_DMA_Init+0xa8>)
 8001852:	4413      	add	r3, r2
 8001854:	4a22      	ldr	r2, [pc, #136]	; (80018e0 <HAL_DMA_Init+0xac>)
 8001856:	fba2 2303 	umull	r2, r3, r2, r3
 800185a:	091b      	lsrs	r3, r3, #4
 800185c:	009a      	lsls	r2, r3, #2
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a1f      	ldr	r2, [pc, #124]	; (80018e4 <HAL_DMA_Init+0xb0>)
 8001866:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2202      	movs	r2, #2
 800186c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800187e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001882:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800188c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	68db      	ldr	r3, [r3, #12]
 8001892:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001898:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	695b      	ldr	r3, [r3, #20]
 800189e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	69db      	ldr	r3, [r3, #28]
 80018aa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80018ac:	68fa      	ldr	r2, [r7, #12]
 80018ae:	4313      	orrs	r3, r2
 80018b0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	68fa      	ldr	r2, [r7, #12]
 80018b8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2200      	movs	r2, #0
 80018be:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2201      	movs	r2, #1
 80018c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2200      	movs	r2, #0
 80018cc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80018d0:	2300      	movs	r3, #0
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3714      	adds	r7, #20
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bc80      	pop	{r7}
 80018da:	4770      	bx	lr
 80018dc:	bffdfff8 	.word	0xbffdfff8
 80018e0:	cccccccd 	.word	0xcccccccd
 80018e4:	40020000 	.word	0x40020000

080018e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b086      	sub	sp, #24
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	60f8      	str	r0, [r7, #12]
 80018f0:	60b9      	str	r1, [r7, #8]
 80018f2:	607a      	str	r2, [r7, #4]
 80018f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80018f6:	2300      	movs	r3, #0
 80018f8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001900:	2b01      	cmp	r3, #1
 8001902:	d101      	bne.n	8001908 <HAL_DMA_Start_IT+0x20>
 8001904:	2302      	movs	r3, #2
 8001906:	e04b      	b.n	80019a0 <HAL_DMA_Start_IT+0xb8>
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	2201      	movs	r2, #1
 800190c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001916:	b2db      	uxtb	r3, r3
 8001918:	2b01      	cmp	r3, #1
 800191a:	d13a      	bne.n	8001992 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	2202      	movs	r2, #2
 8001920:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	2200      	movs	r2, #0
 8001928:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f022 0201 	bic.w	r2, r2, #1
 8001938:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	687a      	ldr	r2, [r7, #4]
 800193e:	68b9      	ldr	r1, [r7, #8]
 8001940:	68f8      	ldr	r0, [r7, #12]
 8001942:	f000 f9eb 	bl	8001d1c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800194a:	2b00      	cmp	r3, #0
 800194c:	d008      	beq.n	8001960 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	681a      	ldr	r2, [r3, #0]
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f042 020e 	orr.w	r2, r2, #14
 800195c:	601a      	str	r2, [r3, #0]
 800195e:	e00f      	b.n	8001980 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f022 0204 	bic.w	r2, r2, #4
 800196e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f042 020a 	orr.w	r2, r2, #10
 800197e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f042 0201 	orr.w	r2, r2, #1
 800198e:	601a      	str	r2, [r3, #0]
 8001990:	e005      	b.n	800199e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	2200      	movs	r2, #0
 8001996:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800199a:	2302      	movs	r3, #2
 800199c:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800199e:	7dfb      	ldrb	r3, [r7, #23]
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3718      	adds	r7, #24
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}

080019a8 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b085      	sub	sp, #20
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80019b0:	2300      	movs	r3, #0
 80019b2:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80019ba:	b2db      	uxtb	r3, r3
 80019bc:	2b02      	cmp	r3, #2
 80019be:	d008      	beq.n	80019d2 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2204      	movs	r2, #4
 80019c4:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2200      	movs	r2, #0
 80019ca:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e020      	b.n	8001a14 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	681a      	ldr	r2, [r3, #0]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f022 020e 	bic.w	r2, r2, #14
 80019e0:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f022 0201 	bic.w	r2, r2, #1
 80019f0:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019fa:	2101      	movs	r1, #1
 80019fc:	fa01 f202 	lsl.w	r2, r1, r2
 8001a00:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2201      	movs	r2, #1
 8001a06:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3714      	adds	r7, #20
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bc80      	pop	{r7}
 8001a1c:	4770      	bx	lr
	...

08001a20 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	2b02      	cmp	r3, #2
 8001a36:	d005      	beq.n	8001a44 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2204      	movs	r2, #4
 8001a3c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
 8001a40:	73fb      	strb	r3, [r7, #15]
 8001a42:	e051      	b.n	8001ae8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f022 020e 	bic.w	r2, r2, #14
 8001a52:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	681a      	ldr	r2, [r3, #0]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f022 0201 	bic.w	r2, r2, #1
 8001a62:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a22      	ldr	r2, [pc, #136]	; (8001af4 <HAL_DMA_Abort_IT+0xd4>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d029      	beq.n	8001ac2 <HAL_DMA_Abort_IT+0xa2>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a21      	ldr	r2, [pc, #132]	; (8001af8 <HAL_DMA_Abort_IT+0xd8>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	d022      	beq.n	8001abe <HAL_DMA_Abort_IT+0x9e>
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a1f      	ldr	r2, [pc, #124]	; (8001afc <HAL_DMA_Abort_IT+0xdc>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d01a      	beq.n	8001ab8 <HAL_DMA_Abort_IT+0x98>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4a1e      	ldr	r2, [pc, #120]	; (8001b00 <HAL_DMA_Abort_IT+0xe0>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	d012      	beq.n	8001ab2 <HAL_DMA_Abort_IT+0x92>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a1c      	ldr	r2, [pc, #112]	; (8001b04 <HAL_DMA_Abort_IT+0xe4>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d00a      	beq.n	8001aac <HAL_DMA_Abort_IT+0x8c>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4a1b      	ldr	r2, [pc, #108]	; (8001b08 <HAL_DMA_Abort_IT+0xe8>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d102      	bne.n	8001aa6 <HAL_DMA_Abort_IT+0x86>
 8001aa0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001aa4:	e00e      	b.n	8001ac4 <HAL_DMA_Abort_IT+0xa4>
 8001aa6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001aaa:	e00b      	b.n	8001ac4 <HAL_DMA_Abort_IT+0xa4>
 8001aac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ab0:	e008      	b.n	8001ac4 <HAL_DMA_Abort_IT+0xa4>
 8001ab2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ab6:	e005      	b.n	8001ac4 <HAL_DMA_Abort_IT+0xa4>
 8001ab8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001abc:	e002      	b.n	8001ac4 <HAL_DMA_Abort_IT+0xa4>
 8001abe:	2310      	movs	r3, #16
 8001ac0:	e000      	b.n	8001ac4 <HAL_DMA_Abort_IT+0xa4>
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	4a11      	ldr	r2, [pc, #68]	; (8001b0c <HAL_DMA_Abort_IT+0xec>)
 8001ac6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2201      	movs	r2, #1
 8001acc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d003      	beq.n	8001ae8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ae4:	6878      	ldr	r0, [r7, #4]
 8001ae6:	4798      	blx	r3
    } 
  }
  return status;
 8001ae8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3710      	adds	r7, #16
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40020008 	.word	0x40020008
 8001af8:	4002001c 	.word	0x4002001c
 8001afc:	40020030 	.word	0x40020030
 8001b00:	40020044 	.word	0x40020044
 8001b04:	40020058 	.word	0x40020058
 8001b08:	4002006c 	.word	0x4002006c
 8001b0c:	40020000 	.word	0x40020000

08001b10 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b084      	sub	sp, #16
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b2c:	2204      	movs	r2, #4
 8001b2e:	409a      	lsls	r2, r3
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	4013      	ands	r3, r2
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d04f      	beq.n	8001bd8 <HAL_DMA_IRQHandler+0xc8>
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	f003 0304 	and.w	r3, r3, #4
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d04a      	beq.n	8001bd8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f003 0320 	and.w	r3, r3, #32
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d107      	bne.n	8001b60 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f022 0204 	bic.w	r2, r2, #4
 8001b5e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a66      	ldr	r2, [pc, #408]	; (8001d00 <HAL_DMA_IRQHandler+0x1f0>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d029      	beq.n	8001bbe <HAL_DMA_IRQHandler+0xae>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a65      	ldr	r2, [pc, #404]	; (8001d04 <HAL_DMA_IRQHandler+0x1f4>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d022      	beq.n	8001bba <HAL_DMA_IRQHandler+0xaa>
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a63      	ldr	r2, [pc, #396]	; (8001d08 <HAL_DMA_IRQHandler+0x1f8>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d01a      	beq.n	8001bb4 <HAL_DMA_IRQHandler+0xa4>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a62      	ldr	r2, [pc, #392]	; (8001d0c <HAL_DMA_IRQHandler+0x1fc>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d012      	beq.n	8001bae <HAL_DMA_IRQHandler+0x9e>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a60      	ldr	r2, [pc, #384]	; (8001d10 <HAL_DMA_IRQHandler+0x200>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d00a      	beq.n	8001ba8 <HAL_DMA_IRQHandler+0x98>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a5f      	ldr	r2, [pc, #380]	; (8001d14 <HAL_DMA_IRQHandler+0x204>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d102      	bne.n	8001ba2 <HAL_DMA_IRQHandler+0x92>
 8001b9c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001ba0:	e00e      	b.n	8001bc0 <HAL_DMA_IRQHandler+0xb0>
 8001ba2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001ba6:	e00b      	b.n	8001bc0 <HAL_DMA_IRQHandler+0xb0>
 8001ba8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001bac:	e008      	b.n	8001bc0 <HAL_DMA_IRQHandler+0xb0>
 8001bae:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001bb2:	e005      	b.n	8001bc0 <HAL_DMA_IRQHandler+0xb0>
 8001bb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001bb8:	e002      	b.n	8001bc0 <HAL_DMA_IRQHandler+0xb0>
 8001bba:	2340      	movs	r3, #64	; 0x40
 8001bbc:	e000      	b.n	8001bc0 <HAL_DMA_IRQHandler+0xb0>
 8001bbe:	2304      	movs	r3, #4
 8001bc0:	4a55      	ldr	r2, [pc, #340]	; (8001d18 <HAL_DMA_IRQHandler+0x208>)
 8001bc2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	f000 8094 	beq.w	8001cf6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001bd6:	e08e      	b.n	8001cf6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bdc:	2202      	movs	r2, #2
 8001bde:	409a      	lsls	r2, r3
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	4013      	ands	r3, r2
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d056      	beq.n	8001c96 <HAL_DMA_IRQHandler+0x186>
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	f003 0302 	and.w	r3, r3, #2
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d051      	beq.n	8001c96 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 0320 	and.w	r3, r3, #32
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d10b      	bne.n	8001c18 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f022 020a 	bic.w	r2, r2, #10
 8001c0e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2201      	movs	r2, #1
 8001c14:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a38      	ldr	r2, [pc, #224]	; (8001d00 <HAL_DMA_IRQHandler+0x1f0>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d029      	beq.n	8001c76 <HAL_DMA_IRQHandler+0x166>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a37      	ldr	r2, [pc, #220]	; (8001d04 <HAL_DMA_IRQHandler+0x1f4>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d022      	beq.n	8001c72 <HAL_DMA_IRQHandler+0x162>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a35      	ldr	r2, [pc, #212]	; (8001d08 <HAL_DMA_IRQHandler+0x1f8>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d01a      	beq.n	8001c6c <HAL_DMA_IRQHandler+0x15c>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a34      	ldr	r2, [pc, #208]	; (8001d0c <HAL_DMA_IRQHandler+0x1fc>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d012      	beq.n	8001c66 <HAL_DMA_IRQHandler+0x156>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a32      	ldr	r2, [pc, #200]	; (8001d10 <HAL_DMA_IRQHandler+0x200>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d00a      	beq.n	8001c60 <HAL_DMA_IRQHandler+0x150>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a31      	ldr	r2, [pc, #196]	; (8001d14 <HAL_DMA_IRQHandler+0x204>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d102      	bne.n	8001c5a <HAL_DMA_IRQHandler+0x14a>
 8001c54:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001c58:	e00e      	b.n	8001c78 <HAL_DMA_IRQHandler+0x168>
 8001c5a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c5e:	e00b      	b.n	8001c78 <HAL_DMA_IRQHandler+0x168>
 8001c60:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c64:	e008      	b.n	8001c78 <HAL_DMA_IRQHandler+0x168>
 8001c66:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c6a:	e005      	b.n	8001c78 <HAL_DMA_IRQHandler+0x168>
 8001c6c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c70:	e002      	b.n	8001c78 <HAL_DMA_IRQHandler+0x168>
 8001c72:	2320      	movs	r3, #32
 8001c74:	e000      	b.n	8001c78 <HAL_DMA_IRQHandler+0x168>
 8001c76:	2302      	movs	r3, #2
 8001c78:	4a27      	ldr	r2, [pc, #156]	; (8001d18 <HAL_DMA_IRQHandler+0x208>)
 8001c7a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2200      	movs	r2, #0
 8001c80:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d034      	beq.n	8001cf6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c90:	6878      	ldr	r0, [r7, #4]
 8001c92:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001c94:	e02f      	b.n	8001cf6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9a:	2208      	movs	r2, #8
 8001c9c:	409a      	lsls	r2, r3
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d028      	beq.n	8001cf8 <HAL_DMA_IRQHandler+0x1e8>
 8001ca6:	68bb      	ldr	r3, [r7, #8]
 8001ca8:	f003 0308 	and.w	r3, r3, #8
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d023      	beq.n	8001cf8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	681a      	ldr	r2, [r3, #0]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f022 020e 	bic.w	r2, r2, #14
 8001cbe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cc8:	2101      	movs	r1, #1
 8001cca:	fa01 f202 	lsl.w	r2, r1, r2
 8001cce:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2201      	movs	r2, #1
 8001cda:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d004      	beq.n	8001cf8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf2:	6878      	ldr	r0, [r7, #4]
 8001cf4:	4798      	blx	r3
    }
  }
  return;
 8001cf6:	bf00      	nop
 8001cf8:	bf00      	nop
}
 8001cfa:	3710      	adds	r7, #16
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	40020008 	.word	0x40020008
 8001d04:	4002001c 	.word	0x4002001c
 8001d08:	40020030 	.word	0x40020030
 8001d0c:	40020044 	.word	0x40020044
 8001d10:	40020058 	.word	0x40020058
 8001d14:	4002006c 	.word	0x4002006c
 8001d18:	40020000 	.word	0x40020000

08001d1c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b085      	sub	sp, #20
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	60f8      	str	r0, [r7, #12]
 8001d24:	60b9      	str	r1, [r7, #8]
 8001d26:	607a      	str	r2, [r7, #4]
 8001d28:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d32:	2101      	movs	r1, #1
 8001d34:	fa01 f202 	lsl.w	r2, r1, r2
 8001d38:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	683a      	ldr	r2, [r7, #0]
 8001d40:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	2b10      	cmp	r3, #16
 8001d48:	d108      	bne.n	8001d5c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	687a      	ldr	r2, [r7, #4]
 8001d50:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	68ba      	ldr	r2, [r7, #8]
 8001d58:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001d5a:	e007      	b.n	8001d6c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	68ba      	ldr	r2, [r7, #8]
 8001d62:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	687a      	ldr	r2, [r7, #4]
 8001d6a:	60da      	str	r2, [r3, #12]
}
 8001d6c:	bf00      	nop
 8001d6e:	3714      	adds	r7, #20
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bc80      	pop	{r7}
 8001d74:	4770      	bx	lr
	...

08001d78 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b08b      	sub	sp, #44	; 0x2c
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
 8001d80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d82:	2300      	movs	r3, #0
 8001d84:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001d86:	2300      	movs	r3, #0
 8001d88:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d8a:	e169      	b.n	8002060 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d90:	fa02 f303 	lsl.w	r3, r2, r3
 8001d94:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	69fa      	ldr	r2, [r7, #28]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001da0:	69ba      	ldr	r2, [r7, #24]
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	429a      	cmp	r2, r3
 8001da6:	f040 8158 	bne.w	800205a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	685b      	ldr	r3, [r3, #4]
 8001dae:	4a9a      	ldr	r2, [pc, #616]	; (8002018 <HAL_GPIO_Init+0x2a0>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d05e      	beq.n	8001e72 <HAL_GPIO_Init+0xfa>
 8001db4:	4a98      	ldr	r2, [pc, #608]	; (8002018 <HAL_GPIO_Init+0x2a0>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d875      	bhi.n	8001ea6 <HAL_GPIO_Init+0x12e>
 8001dba:	4a98      	ldr	r2, [pc, #608]	; (800201c <HAL_GPIO_Init+0x2a4>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d058      	beq.n	8001e72 <HAL_GPIO_Init+0xfa>
 8001dc0:	4a96      	ldr	r2, [pc, #600]	; (800201c <HAL_GPIO_Init+0x2a4>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d86f      	bhi.n	8001ea6 <HAL_GPIO_Init+0x12e>
 8001dc6:	4a96      	ldr	r2, [pc, #600]	; (8002020 <HAL_GPIO_Init+0x2a8>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d052      	beq.n	8001e72 <HAL_GPIO_Init+0xfa>
 8001dcc:	4a94      	ldr	r2, [pc, #592]	; (8002020 <HAL_GPIO_Init+0x2a8>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d869      	bhi.n	8001ea6 <HAL_GPIO_Init+0x12e>
 8001dd2:	4a94      	ldr	r2, [pc, #592]	; (8002024 <HAL_GPIO_Init+0x2ac>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d04c      	beq.n	8001e72 <HAL_GPIO_Init+0xfa>
 8001dd8:	4a92      	ldr	r2, [pc, #584]	; (8002024 <HAL_GPIO_Init+0x2ac>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d863      	bhi.n	8001ea6 <HAL_GPIO_Init+0x12e>
 8001dde:	4a92      	ldr	r2, [pc, #584]	; (8002028 <HAL_GPIO_Init+0x2b0>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d046      	beq.n	8001e72 <HAL_GPIO_Init+0xfa>
 8001de4:	4a90      	ldr	r2, [pc, #576]	; (8002028 <HAL_GPIO_Init+0x2b0>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d85d      	bhi.n	8001ea6 <HAL_GPIO_Init+0x12e>
 8001dea:	2b12      	cmp	r3, #18
 8001dec:	d82a      	bhi.n	8001e44 <HAL_GPIO_Init+0xcc>
 8001dee:	2b12      	cmp	r3, #18
 8001df0:	d859      	bhi.n	8001ea6 <HAL_GPIO_Init+0x12e>
 8001df2:	a201      	add	r2, pc, #4	; (adr r2, 8001df8 <HAL_GPIO_Init+0x80>)
 8001df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001df8:	08001e73 	.word	0x08001e73
 8001dfc:	08001e4d 	.word	0x08001e4d
 8001e00:	08001e5f 	.word	0x08001e5f
 8001e04:	08001ea1 	.word	0x08001ea1
 8001e08:	08001ea7 	.word	0x08001ea7
 8001e0c:	08001ea7 	.word	0x08001ea7
 8001e10:	08001ea7 	.word	0x08001ea7
 8001e14:	08001ea7 	.word	0x08001ea7
 8001e18:	08001ea7 	.word	0x08001ea7
 8001e1c:	08001ea7 	.word	0x08001ea7
 8001e20:	08001ea7 	.word	0x08001ea7
 8001e24:	08001ea7 	.word	0x08001ea7
 8001e28:	08001ea7 	.word	0x08001ea7
 8001e2c:	08001ea7 	.word	0x08001ea7
 8001e30:	08001ea7 	.word	0x08001ea7
 8001e34:	08001ea7 	.word	0x08001ea7
 8001e38:	08001ea7 	.word	0x08001ea7
 8001e3c:	08001e55 	.word	0x08001e55
 8001e40:	08001e69 	.word	0x08001e69
 8001e44:	4a79      	ldr	r2, [pc, #484]	; (800202c <HAL_GPIO_Init+0x2b4>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d013      	beq.n	8001e72 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001e4a:	e02c      	b.n	8001ea6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	68db      	ldr	r3, [r3, #12]
 8001e50:	623b      	str	r3, [r7, #32]
          break;
 8001e52:	e029      	b.n	8001ea8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	68db      	ldr	r3, [r3, #12]
 8001e58:	3304      	adds	r3, #4
 8001e5a:	623b      	str	r3, [r7, #32]
          break;
 8001e5c:	e024      	b.n	8001ea8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	68db      	ldr	r3, [r3, #12]
 8001e62:	3308      	adds	r3, #8
 8001e64:	623b      	str	r3, [r7, #32]
          break;
 8001e66:	e01f      	b.n	8001ea8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	330c      	adds	r3, #12
 8001e6e:	623b      	str	r3, [r7, #32]
          break;
 8001e70:	e01a      	b.n	8001ea8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d102      	bne.n	8001e80 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001e7a:	2304      	movs	r3, #4
 8001e7c:	623b      	str	r3, [r7, #32]
          break;
 8001e7e:	e013      	b.n	8001ea8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	689b      	ldr	r3, [r3, #8]
 8001e84:	2b01      	cmp	r3, #1
 8001e86:	d105      	bne.n	8001e94 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e88:	2308      	movs	r3, #8
 8001e8a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	69fa      	ldr	r2, [r7, #28]
 8001e90:	611a      	str	r2, [r3, #16]
          break;
 8001e92:	e009      	b.n	8001ea8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e94:	2308      	movs	r3, #8
 8001e96:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	69fa      	ldr	r2, [r7, #28]
 8001e9c:	615a      	str	r2, [r3, #20]
          break;
 8001e9e:	e003      	b.n	8001ea8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	623b      	str	r3, [r7, #32]
          break;
 8001ea4:	e000      	b.n	8001ea8 <HAL_GPIO_Init+0x130>
          break;
 8001ea6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ea8:	69bb      	ldr	r3, [r7, #24]
 8001eaa:	2bff      	cmp	r3, #255	; 0xff
 8001eac:	d801      	bhi.n	8001eb2 <HAL_GPIO_Init+0x13a>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	e001      	b.n	8001eb6 <HAL_GPIO_Init+0x13e>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	3304      	adds	r3, #4
 8001eb6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001eb8:	69bb      	ldr	r3, [r7, #24]
 8001eba:	2bff      	cmp	r3, #255	; 0xff
 8001ebc:	d802      	bhi.n	8001ec4 <HAL_GPIO_Init+0x14c>
 8001ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ec0:	009b      	lsls	r3, r3, #2
 8001ec2:	e002      	b.n	8001eca <HAL_GPIO_Init+0x152>
 8001ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ec6:	3b08      	subs	r3, #8
 8001ec8:	009b      	lsls	r3, r3, #2
 8001eca:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	210f      	movs	r1, #15
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ed8:	43db      	mvns	r3, r3
 8001eda:	401a      	ands	r2, r3
 8001edc:	6a39      	ldr	r1, [r7, #32]
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ee4:	431a      	orrs	r2, r3
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	f000 80b1 	beq.w	800205a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ef8:	4b4d      	ldr	r3, [pc, #308]	; (8002030 <HAL_GPIO_Init+0x2b8>)
 8001efa:	699b      	ldr	r3, [r3, #24]
 8001efc:	4a4c      	ldr	r2, [pc, #304]	; (8002030 <HAL_GPIO_Init+0x2b8>)
 8001efe:	f043 0301 	orr.w	r3, r3, #1
 8001f02:	6193      	str	r3, [r2, #24]
 8001f04:	4b4a      	ldr	r3, [pc, #296]	; (8002030 <HAL_GPIO_Init+0x2b8>)
 8001f06:	699b      	ldr	r3, [r3, #24]
 8001f08:	f003 0301 	and.w	r3, r3, #1
 8001f0c:	60bb      	str	r3, [r7, #8]
 8001f0e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001f10:	4a48      	ldr	r2, [pc, #288]	; (8002034 <HAL_GPIO_Init+0x2bc>)
 8001f12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f14:	089b      	lsrs	r3, r3, #2
 8001f16:	3302      	adds	r3, #2
 8001f18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f1c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f20:	f003 0303 	and.w	r3, r3, #3
 8001f24:	009b      	lsls	r3, r3, #2
 8001f26:	220f      	movs	r2, #15
 8001f28:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2c:	43db      	mvns	r3, r3
 8001f2e:	68fa      	ldr	r2, [r7, #12]
 8001f30:	4013      	ands	r3, r2
 8001f32:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	4a40      	ldr	r2, [pc, #256]	; (8002038 <HAL_GPIO_Init+0x2c0>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d013      	beq.n	8001f64 <HAL_GPIO_Init+0x1ec>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	4a3f      	ldr	r2, [pc, #252]	; (800203c <HAL_GPIO_Init+0x2c4>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d00d      	beq.n	8001f60 <HAL_GPIO_Init+0x1e8>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	4a3e      	ldr	r2, [pc, #248]	; (8002040 <HAL_GPIO_Init+0x2c8>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d007      	beq.n	8001f5c <HAL_GPIO_Init+0x1e4>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	4a3d      	ldr	r2, [pc, #244]	; (8002044 <HAL_GPIO_Init+0x2cc>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d101      	bne.n	8001f58 <HAL_GPIO_Init+0x1e0>
 8001f54:	2303      	movs	r3, #3
 8001f56:	e006      	b.n	8001f66 <HAL_GPIO_Init+0x1ee>
 8001f58:	2304      	movs	r3, #4
 8001f5a:	e004      	b.n	8001f66 <HAL_GPIO_Init+0x1ee>
 8001f5c:	2302      	movs	r3, #2
 8001f5e:	e002      	b.n	8001f66 <HAL_GPIO_Init+0x1ee>
 8001f60:	2301      	movs	r3, #1
 8001f62:	e000      	b.n	8001f66 <HAL_GPIO_Init+0x1ee>
 8001f64:	2300      	movs	r3, #0
 8001f66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f68:	f002 0203 	and.w	r2, r2, #3
 8001f6c:	0092      	lsls	r2, r2, #2
 8001f6e:	4093      	lsls	r3, r2
 8001f70:	68fa      	ldr	r2, [r7, #12]
 8001f72:	4313      	orrs	r3, r2
 8001f74:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001f76:	492f      	ldr	r1, [pc, #188]	; (8002034 <HAL_GPIO_Init+0x2bc>)
 8001f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f7a:	089b      	lsrs	r3, r3, #2
 8001f7c:	3302      	adds	r3, #2
 8001f7e:	68fa      	ldr	r2, [r7, #12]
 8001f80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d006      	beq.n	8001f9e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f90:	4b2d      	ldr	r3, [pc, #180]	; (8002048 <HAL_GPIO_Init+0x2d0>)
 8001f92:	689a      	ldr	r2, [r3, #8]
 8001f94:	492c      	ldr	r1, [pc, #176]	; (8002048 <HAL_GPIO_Init+0x2d0>)
 8001f96:	69bb      	ldr	r3, [r7, #24]
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	608b      	str	r3, [r1, #8]
 8001f9c:	e006      	b.n	8001fac <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f9e:	4b2a      	ldr	r3, [pc, #168]	; (8002048 <HAL_GPIO_Init+0x2d0>)
 8001fa0:	689a      	ldr	r2, [r3, #8]
 8001fa2:	69bb      	ldr	r3, [r7, #24]
 8001fa4:	43db      	mvns	r3, r3
 8001fa6:	4928      	ldr	r1, [pc, #160]	; (8002048 <HAL_GPIO_Init+0x2d0>)
 8001fa8:	4013      	ands	r3, r2
 8001faa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d006      	beq.n	8001fc6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001fb8:	4b23      	ldr	r3, [pc, #140]	; (8002048 <HAL_GPIO_Init+0x2d0>)
 8001fba:	68da      	ldr	r2, [r3, #12]
 8001fbc:	4922      	ldr	r1, [pc, #136]	; (8002048 <HAL_GPIO_Init+0x2d0>)
 8001fbe:	69bb      	ldr	r3, [r7, #24]
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	60cb      	str	r3, [r1, #12]
 8001fc4:	e006      	b.n	8001fd4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001fc6:	4b20      	ldr	r3, [pc, #128]	; (8002048 <HAL_GPIO_Init+0x2d0>)
 8001fc8:	68da      	ldr	r2, [r3, #12]
 8001fca:	69bb      	ldr	r3, [r7, #24]
 8001fcc:	43db      	mvns	r3, r3
 8001fce:	491e      	ldr	r1, [pc, #120]	; (8002048 <HAL_GPIO_Init+0x2d0>)
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d006      	beq.n	8001fee <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001fe0:	4b19      	ldr	r3, [pc, #100]	; (8002048 <HAL_GPIO_Init+0x2d0>)
 8001fe2:	685a      	ldr	r2, [r3, #4]
 8001fe4:	4918      	ldr	r1, [pc, #96]	; (8002048 <HAL_GPIO_Init+0x2d0>)
 8001fe6:	69bb      	ldr	r3, [r7, #24]
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	604b      	str	r3, [r1, #4]
 8001fec:	e006      	b.n	8001ffc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001fee:	4b16      	ldr	r3, [pc, #88]	; (8002048 <HAL_GPIO_Init+0x2d0>)
 8001ff0:	685a      	ldr	r2, [r3, #4]
 8001ff2:	69bb      	ldr	r3, [r7, #24]
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	4914      	ldr	r1, [pc, #80]	; (8002048 <HAL_GPIO_Init+0x2d0>)
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002004:	2b00      	cmp	r3, #0
 8002006:	d021      	beq.n	800204c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002008:	4b0f      	ldr	r3, [pc, #60]	; (8002048 <HAL_GPIO_Init+0x2d0>)
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	490e      	ldr	r1, [pc, #56]	; (8002048 <HAL_GPIO_Init+0x2d0>)
 800200e:	69bb      	ldr	r3, [r7, #24]
 8002010:	4313      	orrs	r3, r2
 8002012:	600b      	str	r3, [r1, #0]
 8002014:	e021      	b.n	800205a <HAL_GPIO_Init+0x2e2>
 8002016:	bf00      	nop
 8002018:	10320000 	.word	0x10320000
 800201c:	10310000 	.word	0x10310000
 8002020:	10220000 	.word	0x10220000
 8002024:	10210000 	.word	0x10210000
 8002028:	10120000 	.word	0x10120000
 800202c:	10110000 	.word	0x10110000
 8002030:	40021000 	.word	0x40021000
 8002034:	40010000 	.word	0x40010000
 8002038:	40010800 	.word	0x40010800
 800203c:	40010c00 	.word	0x40010c00
 8002040:	40011000 	.word	0x40011000
 8002044:	40011400 	.word	0x40011400
 8002048:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800204c:	4b0b      	ldr	r3, [pc, #44]	; (800207c <HAL_GPIO_Init+0x304>)
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	69bb      	ldr	r3, [r7, #24]
 8002052:	43db      	mvns	r3, r3
 8002054:	4909      	ldr	r1, [pc, #36]	; (800207c <HAL_GPIO_Init+0x304>)
 8002056:	4013      	ands	r3, r2
 8002058:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800205a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800205c:	3301      	adds	r3, #1
 800205e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002066:	fa22 f303 	lsr.w	r3, r2, r3
 800206a:	2b00      	cmp	r3, #0
 800206c:	f47f ae8e 	bne.w	8001d8c <HAL_GPIO_Init+0x14>
  }
}
 8002070:	bf00      	nop
 8002072:	bf00      	nop
 8002074:	372c      	adds	r7, #44	; 0x2c
 8002076:	46bd      	mov	sp, r7
 8002078:	bc80      	pop	{r7}
 800207a:	4770      	bx	lr
 800207c:	40010400 	.word	0x40010400

08002080 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002080:	b480      	push	{r7}
 8002082:	b085      	sub	sp, #20
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	460b      	mov	r3, r1
 800208a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	689a      	ldr	r2, [r3, #8]
 8002090:	887b      	ldrh	r3, [r7, #2]
 8002092:	4013      	ands	r3, r2
 8002094:	2b00      	cmp	r3, #0
 8002096:	d002      	beq.n	800209e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002098:	2301      	movs	r3, #1
 800209a:	73fb      	strb	r3, [r7, #15]
 800209c:	e001      	b.n	80020a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800209e:	2300      	movs	r3, #0
 80020a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80020a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3714      	adds	r7, #20
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bc80      	pop	{r7}
 80020ac:	4770      	bx	lr

080020ae <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020ae:	b480      	push	{r7}
 80020b0:	b083      	sub	sp, #12
 80020b2:	af00      	add	r7, sp, #0
 80020b4:	6078      	str	r0, [r7, #4]
 80020b6:	460b      	mov	r3, r1
 80020b8:	807b      	strh	r3, [r7, #2]
 80020ba:	4613      	mov	r3, r2
 80020bc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80020be:	787b      	ldrb	r3, [r7, #1]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d003      	beq.n	80020cc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020c4:	887a      	ldrh	r2, [r7, #2]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80020ca:	e003      	b.n	80020d4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80020cc:	887b      	ldrh	r3, [r7, #2]
 80020ce:	041a      	lsls	r2, r3, #16
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	611a      	str	r2, [r3, #16]
}
 80020d4:	bf00      	nop
 80020d6:	370c      	adds	r7, #12
 80020d8:	46bd      	mov	sp, r7
 80020da:	bc80      	pop	{r7}
 80020dc:	4770      	bx	lr
	...

080020e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b086      	sub	sp, #24
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d101      	bne.n	80020f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e272      	b.n	80025d8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f003 0301 	and.w	r3, r3, #1
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	f000 8087 	beq.w	800220e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002100:	4b92      	ldr	r3, [pc, #584]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f003 030c 	and.w	r3, r3, #12
 8002108:	2b04      	cmp	r3, #4
 800210a:	d00c      	beq.n	8002126 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800210c:	4b8f      	ldr	r3, [pc, #572]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	f003 030c 	and.w	r3, r3, #12
 8002114:	2b08      	cmp	r3, #8
 8002116:	d112      	bne.n	800213e <HAL_RCC_OscConfig+0x5e>
 8002118:	4b8c      	ldr	r3, [pc, #560]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002120:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002124:	d10b      	bne.n	800213e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002126:	4b89      	ldr	r3, [pc, #548]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800212e:	2b00      	cmp	r3, #0
 8002130:	d06c      	beq.n	800220c <HAL_RCC_OscConfig+0x12c>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d168      	bne.n	800220c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	e24c      	b.n	80025d8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002146:	d106      	bne.n	8002156 <HAL_RCC_OscConfig+0x76>
 8002148:	4b80      	ldr	r3, [pc, #512]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a7f      	ldr	r2, [pc, #508]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 800214e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002152:	6013      	str	r3, [r2, #0]
 8002154:	e02e      	b.n	80021b4 <HAL_RCC_OscConfig+0xd4>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d10c      	bne.n	8002178 <HAL_RCC_OscConfig+0x98>
 800215e:	4b7b      	ldr	r3, [pc, #492]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a7a      	ldr	r2, [pc, #488]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 8002164:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002168:	6013      	str	r3, [r2, #0]
 800216a:	4b78      	ldr	r3, [pc, #480]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a77      	ldr	r2, [pc, #476]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 8002170:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002174:	6013      	str	r3, [r2, #0]
 8002176:	e01d      	b.n	80021b4 <HAL_RCC_OscConfig+0xd4>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002180:	d10c      	bne.n	800219c <HAL_RCC_OscConfig+0xbc>
 8002182:	4b72      	ldr	r3, [pc, #456]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a71      	ldr	r2, [pc, #452]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 8002188:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800218c:	6013      	str	r3, [r2, #0]
 800218e:	4b6f      	ldr	r3, [pc, #444]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a6e      	ldr	r2, [pc, #440]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 8002194:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002198:	6013      	str	r3, [r2, #0]
 800219a:	e00b      	b.n	80021b4 <HAL_RCC_OscConfig+0xd4>
 800219c:	4b6b      	ldr	r3, [pc, #428]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a6a      	ldr	r2, [pc, #424]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 80021a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021a6:	6013      	str	r3, [r2, #0]
 80021a8:	4b68      	ldr	r3, [pc, #416]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a67      	ldr	r2, [pc, #412]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 80021ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021b2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d013      	beq.n	80021e4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021bc:	f7ff f902 	bl	80013c4 <HAL_GetTick>
 80021c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021c2:	e008      	b.n	80021d6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021c4:	f7ff f8fe 	bl	80013c4 <HAL_GetTick>
 80021c8:	4602      	mov	r2, r0
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	2b64      	cmp	r3, #100	; 0x64
 80021d0:	d901      	bls.n	80021d6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80021d2:	2303      	movs	r3, #3
 80021d4:	e200      	b.n	80025d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021d6:	4b5d      	ldr	r3, [pc, #372]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d0f0      	beq.n	80021c4 <HAL_RCC_OscConfig+0xe4>
 80021e2:	e014      	b.n	800220e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021e4:	f7ff f8ee 	bl	80013c4 <HAL_GetTick>
 80021e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021ea:	e008      	b.n	80021fe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021ec:	f7ff f8ea 	bl	80013c4 <HAL_GetTick>
 80021f0:	4602      	mov	r2, r0
 80021f2:	693b      	ldr	r3, [r7, #16]
 80021f4:	1ad3      	subs	r3, r2, r3
 80021f6:	2b64      	cmp	r3, #100	; 0x64
 80021f8:	d901      	bls.n	80021fe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80021fa:	2303      	movs	r3, #3
 80021fc:	e1ec      	b.n	80025d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021fe:	4b53      	ldr	r3, [pc, #332]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002206:	2b00      	cmp	r3, #0
 8002208:	d1f0      	bne.n	80021ec <HAL_RCC_OscConfig+0x10c>
 800220a:	e000      	b.n	800220e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800220c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 0302 	and.w	r3, r3, #2
 8002216:	2b00      	cmp	r3, #0
 8002218:	d063      	beq.n	80022e2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800221a:	4b4c      	ldr	r3, [pc, #304]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	f003 030c 	and.w	r3, r3, #12
 8002222:	2b00      	cmp	r3, #0
 8002224:	d00b      	beq.n	800223e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002226:	4b49      	ldr	r3, [pc, #292]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	f003 030c 	and.w	r3, r3, #12
 800222e:	2b08      	cmp	r3, #8
 8002230:	d11c      	bne.n	800226c <HAL_RCC_OscConfig+0x18c>
 8002232:	4b46      	ldr	r3, [pc, #280]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800223a:	2b00      	cmp	r3, #0
 800223c:	d116      	bne.n	800226c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800223e:	4b43      	ldr	r3, [pc, #268]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0302 	and.w	r3, r3, #2
 8002246:	2b00      	cmp	r3, #0
 8002248:	d005      	beq.n	8002256 <HAL_RCC_OscConfig+0x176>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	691b      	ldr	r3, [r3, #16]
 800224e:	2b01      	cmp	r3, #1
 8002250:	d001      	beq.n	8002256 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e1c0      	b.n	80025d8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002256:	4b3d      	ldr	r3, [pc, #244]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	695b      	ldr	r3, [r3, #20]
 8002262:	00db      	lsls	r3, r3, #3
 8002264:	4939      	ldr	r1, [pc, #228]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 8002266:	4313      	orrs	r3, r2
 8002268:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800226a:	e03a      	b.n	80022e2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	691b      	ldr	r3, [r3, #16]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d020      	beq.n	80022b6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002274:	4b36      	ldr	r3, [pc, #216]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 8002276:	2201      	movs	r2, #1
 8002278:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800227a:	f7ff f8a3 	bl	80013c4 <HAL_GetTick>
 800227e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002280:	e008      	b.n	8002294 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002282:	f7ff f89f 	bl	80013c4 <HAL_GetTick>
 8002286:	4602      	mov	r2, r0
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	2b02      	cmp	r3, #2
 800228e:	d901      	bls.n	8002294 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002290:	2303      	movs	r3, #3
 8002292:	e1a1      	b.n	80025d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002294:	4b2d      	ldr	r3, [pc, #180]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f003 0302 	and.w	r3, r3, #2
 800229c:	2b00      	cmp	r3, #0
 800229e:	d0f0      	beq.n	8002282 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022a0:	4b2a      	ldr	r3, [pc, #168]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	695b      	ldr	r3, [r3, #20]
 80022ac:	00db      	lsls	r3, r3, #3
 80022ae:	4927      	ldr	r1, [pc, #156]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 80022b0:	4313      	orrs	r3, r2
 80022b2:	600b      	str	r3, [r1, #0]
 80022b4:	e015      	b.n	80022e2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022b6:	4b26      	ldr	r3, [pc, #152]	; (8002350 <HAL_RCC_OscConfig+0x270>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022bc:	f7ff f882 	bl	80013c4 <HAL_GetTick>
 80022c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022c2:	e008      	b.n	80022d6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022c4:	f7ff f87e 	bl	80013c4 <HAL_GetTick>
 80022c8:	4602      	mov	r2, r0
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	2b02      	cmp	r3, #2
 80022d0:	d901      	bls.n	80022d6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80022d2:	2303      	movs	r3, #3
 80022d4:	e180      	b.n	80025d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022d6:	4b1d      	ldr	r3, [pc, #116]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f003 0302 	and.w	r3, r3, #2
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d1f0      	bne.n	80022c4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0308 	and.w	r3, r3, #8
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d03a      	beq.n	8002364 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	699b      	ldr	r3, [r3, #24]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d019      	beq.n	800232a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022f6:	4b17      	ldr	r3, [pc, #92]	; (8002354 <HAL_RCC_OscConfig+0x274>)
 80022f8:	2201      	movs	r2, #1
 80022fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022fc:	f7ff f862 	bl	80013c4 <HAL_GetTick>
 8002300:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002302:	e008      	b.n	8002316 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002304:	f7ff f85e 	bl	80013c4 <HAL_GetTick>
 8002308:	4602      	mov	r2, r0
 800230a:	693b      	ldr	r3, [r7, #16]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	2b02      	cmp	r3, #2
 8002310:	d901      	bls.n	8002316 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002312:	2303      	movs	r3, #3
 8002314:	e160      	b.n	80025d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002316:	4b0d      	ldr	r3, [pc, #52]	; (800234c <HAL_RCC_OscConfig+0x26c>)
 8002318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800231a:	f003 0302 	and.w	r3, r3, #2
 800231e:	2b00      	cmp	r3, #0
 8002320:	d0f0      	beq.n	8002304 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002322:	2001      	movs	r0, #1
 8002324:	f000 face 	bl	80028c4 <RCC_Delay>
 8002328:	e01c      	b.n	8002364 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800232a:	4b0a      	ldr	r3, [pc, #40]	; (8002354 <HAL_RCC_OscConfig+0x274>)
 800232c:	2200      	movs	r2, #0
 800232e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002330:	f7ff f848 	bl	80013c4 <HAL_GetTick>
 8002334:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002336:	e00f      	b.n	8002358 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002338:	f7ff f844 	bl	80013c4 <HAL_GetTick>
 800233c:	4602      	mov	r2, r0
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	1ad3      	subs	r3, r2, r3
 8002342:	2b02      	cmp	r3, #2
 8002344:	d908      	bls.n	8002358 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002346:	2303      	movs	r3, #3
 8002348:	e146      	b.n	80025d8 <HAL_RCC_OscConfig+0x4f8>
 800234a:	bf00      	nop
 800234c:	40021000 	.word	0x40021000
 8002350:	42420000 	.word	0x42420000
 8002354:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002358:	4b92      	ldr	r3, [pc, #584]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 800235a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800235c:	f003 0302 	and.w	r3, r3, #2
 8002360:	2b00      	cmp	r3, #0
 8002362:	d1e9      	bne.n	8002338 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 0304 	and.w	r3, r3, #4
 800236c:	2b00      	cmp	r3, #0
 800236e:	f000 80a6 	beq.w	80024be <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002372:	2300      	movs	r3, #0
 8002374:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002376:	4b8b      	ldr	r3, [pc, #556]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 8002378:	69db      	ldr	r3, [r3, #28]
 800237a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d10d      	bne.n	800239e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002382:	4b88      	ldr	r3, [pc, #544]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 8002384:	69db      	ldr	r3, [r3, #28]
 8002386:	4a87      	ldr	r2, [pc, #540]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 8002388:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800238c:	61d3      	str	r3, [r2, #28]
 800238e:	4b85      	ldr	r3, [pc, #532]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 8002390:	69db      	ldr	r3, [r3, #28]
 8002392:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002396:	60bb      	str	r3, [r7, #8]
 8002398:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800239a:	2301      	movs	r3, #1
 800239c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800239e:	4b82      	ldr	r3, [pc, #520]	; (80025a8 <HAL_RCC_OscConfig+0x4c8>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d118      	bne.n	80023dc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023aa:	4b7f      	ldr	r3, [pc, #508]	; (80025a8 <HAL_RCC_OscConfig+0x4c8>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a7e      	ldr	r2, [pc, #504]	; (80025a8 <HAL_RCC_OscConfig+0x4c8>)
 80023b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023b6:	f7ff f805 	bl	80013c4 <HAL_GetTick>
 80023ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023bc:	e008      	b.n	80023d0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023be:	f7ff f801 	bl	80013c4 <HAL_GetTick>
 80023c2:	4602      	mov	r2, r0
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	1ad3      	subs	r3, r2, r3
 80023c8:	2b64      	cmp	r3, #100	; 0x64
 80023ca:	d901      	bls.n	80023d0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80023cc:	2303      	movs	r3, #3
 80023ce:	e103      	b.n	80025d8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023d0:	4b75      	ldr	r3, [pc, #468]	; (80025a8 <HAL_RCC_OscConfig+0x4c8>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d0f0      	beq.n	80023be <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d106      	bne.n	80023f2 <HAL_RCC_OscConfig+0x312>
 80023e4:	4b6f      	ldr	r3, [pc, #444]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 80023e6:	6a1b      	ldr	r3, [r3, #32]
 80023e8:	4a6e      	ldr	r2, [pc, #440]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 80023ea:	f043 0301 	orr.w	r3, r3, #1
 80023ee:	6213      	str	r3, [r2, #32]
 80023f0:	e02d      	b.n	800244e <HAL_RCC_OscConfig+0x36e>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	68db      	ldr	r3, [r3, #12]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d10c      	bne.n	8002414 <HAL_RCC_OscConfig+0x334>
 80023fa:	4b6a      	ldr	r3, [pc, #424]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 80023fc:	6a1b      	ldr	r3, [r3, #32]
 80023fe:	4a69      	ldr	r2, [pc, #420]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 8002400:	f023 0301 	bic.w	r3, r3, #1
 8002404:	6213      	str	r3, [r2, #32]
 8002406:	4b67      	ldr	r3, [pc, #412]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 8002408:	6a1b      	ldr	r3, [r3, #32]
 800240a:	4a66      	ldr	r2, [pc, #408]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 800240c:	f023 0304 	bic.w	r3, r3, #4
 8002410:	6213      	str	r3, [r2, #32]
 8002412:	e01c      	b.n	800244e <HAL_RCC_OscConfig+0x36e>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	68db      	ldr	r3, [r3, #12]
 8002418:	2b05      	cmp	r3, #5
 800241a:	d10c      	bne.n	8002436 <HAL_RCC_OscConfig+0x356>
 800241c:	4b61      	ldr	r3, [pc, #388]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 800241e:	6a1b      	ldr	r3, [r3, #32]
 8002420:	4a60      	ldr	r2, [pc, #384]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 8002422:	f043 0304 	orr.w	r3, r3, #4
 8002426:	6213      	str	r3, [r2, #32]
 8002428:	4b5e      	ldr	r3, [pc, #376]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 800242a:	6a1b      	ldr	r3, [r3, #32]
 800242c:	4a5d      	ldr	r2, [pc, #372]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 800242e:	f043 0301 	orr.w	r3, r3, #1
 8002432:	6213      	str	r3, [r2, #32]
 8002434:	e00b      	b.n	800244e <HAL_RCC_OscConfig+0x36e>
 8002436:	4b5b      	ldr	r3, [pc, #364]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 8002438:	6a1b      	ldr	r3, [r3, #32]
 800243a:	4a5a      	ldr	r2, [pc, #360]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 800243c:	f023 0301 	bic.w	r3, r3, #1
 8002440:	6213      	str	r3, [r2, #32]
 8002442:	4b58      	ldr	r3, [pc, #352]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 8002444:	6a1b      	ldr	r3, [r3, #32]
 8002446:	4a57      	ldr	r2, [pc, #348]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 8002448:	f023 0304 	bic.w	r3, r3, #4
 800244c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d015      	beq.n	8002482 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002456:	f7fe ffb5 	bl	80013c4 <HAL_GetTick>
 800245a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800245c:	e00a      	b.n	8002474 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800245e:	f7fe ffb1 	bl	80013c4 <HAL_GetTick>
 8002462:	4602      	mov	r2, r0
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	1ad3      	subs	r3, r2, r3
 8002468:	f241 3288 	movw	r2, #5000	; 0x1388
 800246c:	4293      	cmp	r3, r2
 800246e:	d901      	bls.n	8002474 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002470:	2303      	movs	r3, #3
 8002472:	e0b1      	b.n	80025d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002474:	4b4b      	ldr	r3, [pc, #300]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 8002476:	6a1b      	ldr	r3, [r3, #32]
 8002478:	f003 0302 	and.w	r3, r3, #2
 800247c:	2b00      	cmp	r3, #0
 800247e:	d0ee      	beq.n	800245e <HAL_RCC_OscConfig+0x37e>
 8002480:	e014      	b.n	80024ac <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002482:	f7fe ff9f 	bl	80013c4 <HAL_GetTick>
 8002486:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002488:	e00a      	b.n	80024a0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800248a:	f7fe ff9b 	bl	80013c4 <HAL_GetTick>
 800248e:	4602      	mov	r2, r0
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	1ad3      	subs	r3, r2, r3
 8002494:	f241 3288 	movw	r2, #5000	; 0x1388
 8002498:	4293      	cmp	r3, r2
 800249a:	d901      	bls.n	80024a0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800249c:	2303      	movs	r3, #3
 800249e:	e09b      	b.n	80025d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024a0:	4b40      	ldr	r3, [pc, #256]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 80024a2:	6a1b      	ldr	r3, [r3, #32]
 80024a4:	f003 0302 	and.w	r3, r3, #2
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d1ee      	bne.n	800248a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80024ac:	7dfb      	ldrb	r3, [r7, #23]
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d105      	bne.n	80024be <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024b2:	4b3c      	ldr	r3, [pc, #240]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 80024b4:	69db      	ldr	r3, [r3, #28]
 80024b6:	4a3b      	ldr	r2, [pc, #236]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 80024b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024bc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	69db      	ldr	r3, [r3, #28]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	f000 8087 	beq.w	80025d6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024c8:	4b36      	ldr	r3, [pc, #216]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f003 030c 	and.w	r3, r3, #12
 80024d0:	2b08      	cmp	r3, #8
 80024d2:	d061      	beq.n	8002598 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	69db      	ldr	r3, [r3, #28]
 80024d8:	2b02      	cmp	r3, #2
 80024da:	d146      	bne.n	800256a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024dc:	4b33      	ldr	r3, [pc, #204]	; (80025ac <HAL_RCC_OscConfig+0x4cc>)
 80024de:	2200      	movs	r2, #0
 80024e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024e2:	f7fe ff6f 	bl	80013c4 <HAL_GetTick>
 80024e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024e8:	e008      	b.n	80024fc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024ea:	f7fe ff6b 	bl	80013c4 <HAL_GetTick>
 80024ee:	4602      	mov	r2, r0
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	1ad3      	subs	r3, r2, r3
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d901      	bls.n	80024fc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80024f8:	2303      	movs	r3, #3
 80024fa:	e06d      	b.n	80025d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024fc:	4b29      	ldr	r3, [pc, #164]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002504:	2b00      	cmp	r3, #0
 8002506:	d1f0      	bne.n	80024ea <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6a1b      	ldr	r3, [r3, #32]
 800250c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002510:	d108      	bne.n	8002524 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002512:	4b24      	ldr	r3, [pc, #144]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	4921      	ldr	r1, [pc, #132]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 8002520:	4313      	orrs	r3, r2
 8002522:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002524:	4b1f      	ldr	r3, [pc, #124]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6a19      	ldr	r1, [r3, #32]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002534:	430b      	orrs	r3, r1
 8002536:	491b      	ldr	r1, [pc, #108]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 8002538:	4313      	orrs	r3, r2
 800253a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800253c:	4b1b      	ldr	r3, [pc, #108]	; (80025ac <HAL_RCC_OscConfig+0x4cc>)
 800253e:	2201      	movs	r2, #1
 8002540:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002542:	f7fe ff3f 	bl	80013c4 <HAL_GetTick>
 8002546:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002548:	e008      	b.n	800255c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800254a:	f7fe ff3b 	bl	80013c4 <HAL_GetTick>
 800254e:	4602      	mov	r2, r0
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	1ad3      	subs	r3, r2, r3
 8002554:	2b02      	cmp	r3, #2
 8002556:	d901      	bls.n	800255c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002558:	2303      	movs	r3, #3
 800255a:	e03d      	b.n	80025d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800255c:	4b11      	ldr	r3, [pc, #68]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002564:	2b00      	cmp	r3, #0
 8002566:	d0f0      	beq.n	800254a <HAL_RCC_OscConfig+0x46a>
 8002568:	e035      	b.n	80025d6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800256a:	4b10      	ldr	r3, [pc, #64]	; (80025ac <HAL_RCC_OscConfig+0x4cc>)
 800256c:	2200      	movs	r2, #0
 800256e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002570:	f7fe ff28 	bl	80013c4 <HAL_GetTick>
 8002574:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002576:	e008      	b.n	800258a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002578:	f7fe ff24 	bl	80013c4 <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	2b02      	cmp	r3, #2
 8002584:	d901      	bls.n	800258a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	e026      	b.n	80025d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800258a:	4b06      	ldr	r3, [pc, #24]	; (80025a4 <HAL_RCC_OscConfig+0x4c4>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002592:	2b00      	cmp	r3, #0
 8002594:	d1f0      	bne.n	8002578 <HAL_RCC_OscConfig+0x498>
 8002596:	e01e      	b.n	80025d6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	69db      	ldr	r3, [r3, #28]
 800259c:	2b01      	cmp	r3, #1
 800259e:	d107      	bne.n	80025b0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	e019      	b.n	80025d8 <HAL_RCC_OscConfig+0x4f8>
 80025a4:	40021000 	.word	0x40021000
 80025a8:	40007000 	.word	0x40007000
 80025ac:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80025b0:	4b0b      	ldr	r3, [pc, #44]	; (80025e0 <HAL_RCC_OscConfig+0x500>)
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6a1b      	ldr	r3, [r3, #32]
 80025c0:	429a      	cmp	r2, r3
 80025c2:	d106      	bne.n	80025d2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d001      	beq.n	80025d6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e000      	b.n	80025d8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80025d6:	2300      	movs	r3, #0
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3718      	adds	r7, #24
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	40021000 	.word	0x40021000

080025e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d101      	bne.n	80025f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	e0d0      	b.n	800279a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80025f8:	4b6a      	ldr	r3, [pc, #424]	; (80027a4 <HAL_RCC_ClockConfig+0x1c0>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 0307 	and.w	r3, r3, #7
 8002600:	683a      	ldr	r2, [r7, #0]
 8002602:	429a      	cmp	r2, r3
 8002604:	d910      	bls.n	8002628 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002606:	4b67      	ldr	r3, [pc, #412]	; (80027a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f023 0207 	bic.w	r2, r3, #7
 800260e:	4965      	ldr	r1, [pc, #404]	; (80027a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	4313      	orrs	r3, r2
 8002614:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002616:	4b63      	ldr	r3, [pc, #396]	; (80027a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 0307 	and.w	r3, r3, #7
 800261e:	683a      	ldr	r2, [r7, #0]
 8002620:	429a      	cmp	r2, r3
 8002622:	d001      	beq.n	8002628 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002624:	2301      	movs	r3, #1
 8002626:	e0b8      	b.n	800279a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 0302 	and.w	r3, r3, #2
 8002630:	2b00      	cmp	r3, #0
 8002632:	d020      	beq.n	8002676 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f003 0304 	and.w	r3, r3, #4
 800263c:	2b00      	cmp	r3, #0
 800263e:	d005      	beq.n	800264c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002640:	4b59      	ldr	r3, [pc, #356]	; (80027a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	4a58      	ldr	r2, [pc, #352]	; (80027a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002646:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800264a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 0308 	and.w	r3, r3, #8
 8002654:	2b00      	cmp	r3, #0
 8002656:	d005      	beq.n	8002664 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002658:	4b53      	ldr	r3, [pc, #332]	; (80027a8 <HAL_RCC_ClockConfig+0x1c4>)
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	4a52      	ldr	r2, [pc, #328]	; (80027a8 <HAL_RCC_ClockConfig+0x1c4>)
 800265e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002662:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002664:	4b50      	ldr	r3, [pc, #320]	; (80027a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	494d      	ldr	r1, [pc, #308]	; (80027a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002672:	4313      	orrs	r3, r2
 8002674:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0301 	and.w	r3, r3, #1
 800267e:	2b00      	cmp	r3, #0
 8002680:	d040      	beq.n	8002704 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	2b01      	cmp	r3, #1
 8002688:	d107      	bne.n	800269a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800268a:	4b47      	ldr	r3, [pc, #284]	; (80027a8 <HAL_RCC_ClockConfig+0x1c4>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d115      	bne.n	80026c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e07f      	b.n	800279a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	2b02      	cmp	r3, #2
 80026a0:	d107      	bne.n	80026b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026a2:	4b41      	ldr	r3, [pc, #260]	; (80027a8 <HAL_RCC_ClockConfig+0x1c4>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d109      	bne.n	80026c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e073      	b.n	800279a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026b2:	4b3d      	ldr	r3, [pc, #244]	; (80027a8 <HAL_RCC_ClockConfig+0x1c4>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f003 0302 	and.w	r3, r3, #2
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d101      	bne.n	80026c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e06b      	b.n	800279a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026c2:	4b39      	ldr	r3, [pc, #228]	; (80027a8 <HAL_RCC_ClockConfig+0x1c4>)
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	f023 0203 	bic.w	r2, r3, #3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	4936      	ldr	r1, [pc, #216]	; (80027a8 <HAL_RCC_ClockConfig+0x1c4>)
 80026d0:	4313      	orrs	r3, r2
 80026d2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026d4:	f7fe fe76 	bl	80013c4 <HAL_GetTick>
 80026d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026da:	e00a      	b.n	80026f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026dc:	f7fe fe72 	bl	80013c4 <HAL_GetTick>
 80026e0:	4602      	mov	r2, r0
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	1ad3      	subs	r3, r2, r3
 80026e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d901      	bls.n	80026f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80026ee:	2303      	movs	r3, #3
 80026f0:	e053      	b.n	800279a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026f2:	4b2d      	ldr	r3, [pc, #180]	; (80027a8 <HAL_RCC_ClockConfig+0x1c4>)
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	f003 020c 	and.w	r2, r3, #12
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	429a      	cmp	r2, r3
 8002702:	d1eb      	bne.n	80026dc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002704:	4b27      	ldr	r3, [pc, #156]	; (80027a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 0307 	and.w	r3, r3, #7
 800270c:	683a      	ldr	r2, [r7, #0]
 800270e:	429a      	cmp	r2, r3
 8002710:	d210      	bcs.n	8002734 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002712:	4b24      	ldr	r3, [pc, #144]	; (80027a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f023 0207 	bic.w	r2, r3, #7
 800271a:	4922      	ldr	r1, [pc, #136]	; (80027a4 <HAL_RCC_ClockConfig+0x1c0>)
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	4313      	orrs	r3, r2
 8002720:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002722:	4b20      	ldr	r3, [pc, #128]	; (80027a4 <HAL_RCC_ClockConfig+0x1c0>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0307 	and.w	r3, r3, #7
 800272a:	683a      	ldr	r2, [r7, #0]
 800272c:	429a      	cmp	r2, r3
 800272e:	d001      	beq.n	8002734 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	e032      	b.n	800279a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f003 0304 	and.w	r3, r3, #4
 800273c:	2b00      	cmp	r3, #0
 800273e:	d008      	beq.n	8002752 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002740:	4b19      	ldr	r3, [pc, #100]	; (80027a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	4916      	ldr	r1, [pc, #88]	; (80027a8 <HAL_RCC_ClockConfig+0x1c4>)
 800274e:	4313      	orrs	r3, r2
 8002750:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f003 0308 	and.w	r3, r3, #8
 800275a:	2b00      	cmp	r3, #0
 800275c:	d009      	beq.n	8002772 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800275e:	4b12      	ldr	r3, [pc, #72]	; (80027a8 <HAL_RCC_ClockConfig+0x1c4>)
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	691b      	ldr	r3, [r3, #16]
 800276a:	00db      	lsls	r3, r3, #3
 800276c:	490e      	ldr	r1, [pc, #56]	; (80027a8 <HAL_RCC_ClockConfig+0x1c4>)
 800276e:	4313      	orrs	r3, r2
 8002770:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002772:	f000 f821 	bl	80027b8 <HAL_RCC_GetSysClockFreq>
 8002776:	4602      	mov	r2, r0
 8002778:	4b0b      	ldr	r3, [pc, #44]	; (80027a8 <HAL_RCC_ClockConfig+0x1c4>)
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	091b      	lsrs	r3, r3, #4
 800277e:	f003 030f 	and.w	r3, r3, #15
 8002782:	490a      	ldr	r1, [pc, #40]	; (80027ac <HAL_RCC_ClockConfig+0x1c8>)
 8002784:	5ccb      	ldrb	r3, [r1, r3]
 8002786:	fa22 f303 	lsr.w	r3, r2, r3
 800278a:	4a09      	ldr	r2, [pc, #36]	; (80027b0 <HAL_RCC_ClockConfig+0x1cc>)
 800278c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800278e:	4b09      	ldr	r3, [pc, #36]	; (80027b4 <HAL_RCC_ClockConfig+0x1d0>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4618      	mov	r0, r3
 8002794:	f7fe fdd4 	bl	8001340 <HAL_InitTick>

  return HAL_OK;
 8002798:	2300      	movs	r3, #0
}
 800279a:	4618      	mov	r0, r3
 800279c:	3710      	adds	r7, #16
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	40022000 	.word	0x40022000
 80027a8:	40021000 	.word	0x40021000
 80027ac:	08004a58 	.word	0x08004a58
 80027b0:	20000000 	.word	0x20000000
 80027b4:	2000000c 	.word	0x2000000c

080027b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b087      	sub	sp, #28
 80027bc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80027be:	2300      	movs	r3, #0
 80027c0:	60fb      	str	r3, [r7, #12]
 80027c2:	2300      	movs	r3, #0
 80027c4:	60bb      	str	r3, [r7, #8]
 80027c6:	2300      	movs	r3, #0
 80027c8:	617b      	str	r3, [r7, #20]
 80027ca:	2300      	movs	r3, #0
 80027cc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80027ce:	2300      	movs	r3, #0
 80027d0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80027d2:	4b1e      	ldr	r3, [pc, #120]	; (800284c <HAL_RCC_GetSysClockFreq+0x94>)
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	f003 030c 	and.w	r3, r3, #12
 80027de:	2b04      	cmp	r3, #4
 80027e0:	d002      	beq.n	80027e8 <HAL_RCC_GetSysClockFreq+0x30>
 80027e2:	2b08      	cmp	r3, #8
 80027e4:	d003      	beq.n	80027ee <HAL_RCC_GetSysClockFreq+0x36>
 80027e6:	e027      	b.n	8002838 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80027e8:	4b19      	ldr	r3, [pc, #100]	; (8002850 <HAL_RCC_GetSysClockFreq+0x98>)
 80027ea:	613b      	str	r3, [r7, #16]
      break;
 80027ec:	e027      	b.n	800283e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	0c9b      	lsrs	r3, r3, #18
 80027f2:	f003 030f 	and.w	r3, r3, #15
 80027f6:	4a17      	ldr	r2, [pc, #92]	; (8002854 <HAL_RCC_GetSysClockFreq+0x9c>)
 80027f8:	5cd3      	ldrb	r3, [r2, r3]
 80027fa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002802:	2b00      	cmp	r3, #0
 8002804:	d010      	beq.n	8002828 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002806:	4b11      	ldr	r3, [pc, #68]	; (800284c <HAL_RCC_GetSysClockFreq+0x94>)
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	0c5b      	lsrs	r3, r3, #17
 800280c:	f003 0301 	and.w	r3, r3, #1
 8002810:	4a11      	ldr	r2, [pc, #68]	; (8002858 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002812:	5cd3      	ldrb	r3, [r2, r3]
 8002814:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	4a0d      	ldr	r2, [pc, #52]	; (8002850 <HAL_RCC_GetSysClockFreq+0x98>)
 800281a:	fb03 f202 	mul.w	r2, r3, r2
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	fbb2 f3f3 	udiv	r3, r2, r3
 8002824:	617b      	str	r3, [r7, #20]
 8002826:	e004      	b.n	8002832 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	4a0c      	ldr	r2, [pc, #48]	; (800285c <HAL_RCC_GetSysClockFreq+0xa4>)
 800282c:	fb02 f303 	mul.w	r3, r2, r3
 8002830:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	613b      	str	r3, [r7, #16]
      break;
 8002836:	e002      	b.n	800283e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002838:	4b05      	ldr	r3, [pc, #20]	; (8002850 <HAL_RCC_GetSysClockFreq+0x98>)
 800283a:	613b      	str	r3, [r7, #16]
      break;
 800283c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800283e:	693b      	ldr	r3, [r7, #16]
}
 8002840:	4618      	mov	r0, r3
 8002842:	371c      	adds	r7, #28
 8002844:	46bd      	mov	sp, r7
 8002846:	bc80      	pop	{r7}
 8002848:	4770      	bx	lr
 800284a:	bf00      	nop
 800284c:	40021000 	.word	0x40021000
 8002850:	007a1200 	.word	0x007a1200
 8002854:	08005dbc 	.word	0x08005dbc
 8002858:	08005dcc 	.word	0x08005dcc
 800285c:	003d0900 	.word	0x003d0900

08002860 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002860:	b480      	push	{r7}
 8002862:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002864:	4b02      	ldr	r3, [pc, #8]	; (8002870 <HAL_RCC_GetHCLKFreq+0x10>)
 8002866:	681b      	ldr	r3, [r3, #0]
}
 8002868:	4618      	mov	r0, r3
 800286a:	46bd      	mov	sp, r7
 800286c:	bc80      	pop	{r7}
 800286e:	4770      	bx	lr
 8002870:	20000000 	.word	0x20000000

08002874 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002878:	f7ff fff2 	bl	8002860 <HAL_RCC_GetHCLKFreq>
 800287c:	4602      	mov	r2, r0
 800287e:	4b05      	ldr	r3, [pc, #20]	; (8002894 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	0a1b      	lsrs	r3, r3, #8
 8002884:	f003 0307 	and.w	r3, r3, #7
 8002888:	4903      	ldr	r1, [pc, #12]	; (8002898 <HAL_RCC_GetPCLK1Freq+0x24>)
 800288a:	5ccb      	ldrb	r3, [r1, r3]
 800288c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002890:	4618      	mov	r0, r3
 8002892:	bd80      	pop	{r7, pc}
 8002894:	40021000 	.word	0x40021000
 8002898:	08004a68 	.word	0x08004a68

0800289c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80028a0:	f7ff ffde 	bl	8002860 <HAL_RCC_GetHCLKFreq>
 80028a4:	4602      	mov	r2, r0
 80028a6:	4b05      	ldr	r3, [pc, #20]	; (80028bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	0adb      	lsrs	r3, r3, #11
 80028ac:	f003 0307 	and.w	r3, r3, #7
 80028b0:	4903      	ldr	r1, [pc, #12]	; (80028c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80028b2:	5ccb      	ldrb	r3, [r1, r3]
 80028b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	40021000 	.word	0x40021000
 80028c0:	08004a68 	.word	0x08004a68

080028c4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b085      	sub	sp, #20
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80028cc:	4b0a      	ldr	r3, [pc, #40]	; (80028f8 <RCC_Delay+0x34>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a0a      	ldr	r2, [pc, #40]	; (80028fc <RCC_Delay+0x38>)
 80028d2:	fba2 2303 	umull	r2, r3, r2, r3
 80028d6:	0a5b      	lsrs	r3, r3, #9
 80028d8:	687a      	ldr	r2, [r7, #4]
 80028da:	fb02 f303 	mul.w	r3, r2, r3
 80028de:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80028e0:	bf00      	nop
  }
  while (Delay --);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	1e5a      	subs	r2, r3, #1
 80028e6:	60fa      	str	r2, [r7, #12]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d1f9      	bne.n	80028e0 <RCC_Delay+0x1c>
}
 80028ec:	bf00      	nop
 80028ee:	bf00      	nop
 80028f0:	3714      	adds	r7, #20
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bc80      	pop	{r7}
 80028f6:	4770      	bx	lr
 80028f8:	20000000 	.word	0x20000000
 80028fc:	10624dd3 	.word	0x10624dd3

08002900 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d101      	bne.n	8002912 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e076      	b.n	8002a00 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002916:	2b00      	cmp	r3, #0
 8002918:	d108      	bne.n	800292c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002922:	d009      	beq.n	8002938 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2200      	movs	r2, #0
 8002928:	61da      	str	r2, [r3, #28]
 800292a:	e005      	b.n	8002938 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2200      	movs	r2, #0
 800293c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002944:	b2db      	uxtb	r3, r3
 8002946:	2b00      	cmp	r3, #0
 8002948:	d106      	bne.n	8002958 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f7fe f8d0 	bl	8000af8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2202      	movs	r2, #2
 800295c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800296e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002980:	431a      	orrs	r2, r3
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	68db      	ldr	r3, [r3, #12]
 8002986:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800298a:	431a      	orrs	r2, r3
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	691b      	ldr	r3, [r3, #16]
 8002990:	f003 0302 	and.w	r3, r3, #2
 8002994:	431a      	orrs	r2, r3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	695b      	ldr	r3, [r3, #20]
 800299a:	f003 0301 	and.w	r3, r3, #1
 800299e:	431a      	orrs	r2, r3
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	699b      	ldr	r3, [r3, #24]
 80029a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029a8:	431a      	orrs	r2, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	69db      	ldr	r3, [r3, #28]
 80029ae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80029b2:	431a      	orrs	r2, r3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6a1b      	ldr	r3, [r3, #32]
 80029b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029bc:	ea42 0103 	orr.w	r1, r2, r3
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029c4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	430a      	orrs	r2, r1
 80029ce:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	699b      	ldr	r3, [r3, #24]
 80029d4:	0c1a      	lsrs	r2, r3, #16
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f002 0204 	and.w	r2, r2, #4
 80029de:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	69da      	ldr	r2, [r3, #28]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80029ee:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2200      	movs	r2, #0
 80029f4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2201      	movs	r2, #1
 80029fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80029fe:	2300      	movs	r3, #0
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3708      	adds	r7, #8
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}

08002a08 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b088      	sub	sp, #32
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	60f8      	str	r0, [r7, #12]
 8002a10:	60b9      	str	r1, [r7, #8]
 8002a12:	603b      	str	r3, [r7, #0]
 8002a14:	4613      	mov	r3, r2
 8002a16:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d101      	bne.n	8002a2a <HAL_SPI_Transmit+0x22>
 8002a26:	2302      	movs	r3, #2
 8002a28:	e12d      	b.n	8002c86 <HAL_SPI_Transmit+0x27e>
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002a32:	f7fe fcc7 	bl	80013c4 <HAL_GetTick>
 8002a36:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002a38:	88fb      	ldrh	r3, [r7, #6]
 8002a3a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002a42:	b2db      	uxtb	r3, r3
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d002      	beq.n	8002a4e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002a48:	2302      	movs	r3, #2
 8002a4a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002a4c:	e116      	b.n	8002c7c <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d002      	beq.n	8002a5a <HAL_SPI_Transmit+0x52>
 8002a54:	88fb      	ldrh	r3, [r7, #6]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d102      	bne.n	8002a60 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002a5e:	e10d      	b.n	8002c7c <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	2203      	movs	r2, #3
 8002a64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	68ba      	ldr	r2, [r7, #8]
 8002a72:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	88fa      	ldrh	r2, [r7, #6]
 8002a78:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	88fa      	ldrh	r2, [r7, #6]
 8002a7e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2200      	movs	r2, #0
 8002a84:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2200      	movs	r2, #0
 8002a96:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002aa6:	d10f      	bne.n	8002ac8 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ab6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ac6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ad2:	2b40      	cmp	r3, #64	; 0x40
 8002ad4:	d007      	beq.n	8002ae6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ae4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002aee:	d14f      	bne.n	8002b90 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d002      	beq.n	8002afe <HAL_SPI_Transmit+0xf6>
 8002af8:	8afb      	ldrh	r3, [r7, #22]
 8002afa:	2b01      	cmp	r3, #1
 8002afc:	d142      	bne.n	8002b84 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b02:	881a      	ldrh	r2, [r3, #0]
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0e:	1c9a      	adds	r2, r3, #2
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b18:	b29b      	uxth	r3, r3
 8002b1a:	3b01      	subs	r3, #1
 8002b1c:	b29a      	uxth	r2, r3
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002b22:	e02f      	b.n	8002b84 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	f003 0302 	and.w	r3, r3, #2
 8002b2e:	2b02      	cmp	r3, #2
 8002b30:	d112      	bne.n	8002b58 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b36:	881a      	ldrh	r2, [r3, #0]
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b42:	1c9a      	adds	r2, r3, #2
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b4c:	b29b      	uxth	r3, r3
 8002b4e:	3b01      	subs	r3, #1
 8002b50:	b29a      	uxth	r2, r3
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	86da      	strh	r2, [r3, #54]	; 0x36
 8002b56:	e015      	b.n	8002b84 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002b58:	f7fe fc34 	bl	80013c4 <HAL_GetTick>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	69bb      	ldr	r3, [r7, #24]
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	683a      	ldr	r2, [r7, #0]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d803      	bhi.n	8002b70 <HAL_SPI_Transmit+0x168>
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b6e:	d102      	bne.n	8002b76 <HAL_SPI_Transmit+0x16e>
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d106      	bne.n	8002b84 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8002b76:	2303      	movs	r3, #3
 8002b78:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8002b82:	e07b      	b.n	8002c7c <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002b88:	b29b      	uxth	r3, r3
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d1ca      	bne.n	8002b24 <HAL_SPI_Transmit+0x11c>
 8002b8e:	e050      	b.n	8002c32 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d002      	beq.n	8002b9e <HAL_SPI_Transmit+0x196>
 8002b98:	8afb      	ldrh	r3, [r7, #22]
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d144      	bne.n	8002c28 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	330c      	adds	r3, #12
 8002ba8:	7812      	ldrb	r2, [r2, #0]
 8002baa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb0:	1c5a      	adds	r2, r3, #1
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	3b01      	subs	r3, #1
 8002bbe:	b29a      	uxth	r2, r3
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002bc4:	e030      	b.n	8002c28 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	f003 0302 	and.w	r3, r3, #2
 8002bd0:	2b02      	cmp	r3, #2
 8002bd2:	d113      	bne.n	8002bfc <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	330c      	adds	r3, #12
 8002bde:	7812      	ldrb	r2, [r2, #0]
 8002be0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002be6:	1c5a      	adds	r2, r3, #1
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002bf0:	b29b      	uxth	r3, r3
 8002bf2:	3b01      	subs	r3, #1
 8002bf4:	b29a      	uxth	r2, r3
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	86da      	strh	r2, [r3, #54]	; 0x36
 8002bfa:	e015      	b.n	8002c28 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002bfc:	f7fe fbe2 	bl	80013c4 <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	69bb      	ldr	r3, [r7, #24]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	683a      	ldr	r2, [r7, #0]
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d803      	bhi.n	8002c14 <HAL_SPI_Transmit+0x20c>
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c12:	d102      	bne.n	8002c1a <HAL_SPI_Transmit+0x212>
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d106      	bne.n	8002c28 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2201      	movs	r2, #1
 8002c22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8002c26:	e029      	b.n	8002c7c <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c2c:	b29b      	uxth	r3, r3
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d1c9      	bne.n	8002bc6 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002c32:	69ba      	ldr	r2, [r7, #24]
 8002c34:	6839      	ldr	r1, [r7, #0]
 8002c36:	68f8      	ldr	r0, [r7, #12]
 8002c38:	f000 f8b2 	bl	8002da0 <SPI_EndRxTxTransaction>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d002      	beq.n	8002c48 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2220      	movs	r2, #32
 8002c46:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d10a      	bne.n	8002c66 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002c50:	2300      	movs	r3, #0
 8002c52:	613b      	str	r3, [r7, #16]
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	613b      	str	r3, [r7, #16]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	613b      	str	r3, [r7, #16]
 8002c64:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d002      	beq.n	8002c74 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	77fb      	strb	r3, [r7, #31]
 8002c72:	e003      	b.n	8002c7c <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	2201      	movs	r2, #1
 8002c78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002c84:	7ffb      	ldrb	r3, [r7, #31]
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	3720      	adds	r7, #32
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}
	...

08002c90 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b088      	sub	sp, #32
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	60f8      	str	r0, [r7, #12]
 8002c98:	60b9      	str	r1, [r7, #8]
 8002c9a:	603b      	str	r3, [r7, #0]
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002ca0:	f7fe fb90 	bl	80013c4 <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ca8:	1a9b      	subs	r3, r3, r2
 8002caa:	683a      	ldr	r2, [r7, #0]
 8002cac:	4413      	add	r3, r2
 8002cae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002cb0:	f7fe fb88 	bl	80013c4 <HAL_GetTick>
 8002cb4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002cb6:	4b39      	ldr	r3, [pc, #228]	; (8002d9c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	015b      	lsls	r3, r3, #5
 8002cbc:	0d1b      	lsrs	r3, r3, #20
 8002cbe:	69fa      	ldr	r2, [r7, #28]
 8002cc0:	fb02 f303 	mul.w	r3, r2, r3
 8002cc4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002cc6:	e054      	b.n	8002d72 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cce:	d050      	beq.n	8002d72 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002cd0:	f7fe fb78 	bl	80013c4 <HAL_GetTick>
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	69bb      	ldr	r3, [r7, #24]
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	69fa      	ldr	r2, [r7, #28]
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	d902      	bls.n	8002ce6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d13d      	bne.n	8002d62 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	685a      	ldr	r2, [r3, #4]
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002cf4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002cfe:	d111      	bne.n	8002d24 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d08:	d004      	beq.n	8002d14 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	689b      	ldr	r3, [r3, #8]
 8002d0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d12:	d107      	bne.n	8002d24 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d22:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002d2c:	d10f      	bne.n	8002d4e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002d3c:	601a      	str	r2, [r3, #0]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d4c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	2201      	movs	r2, #1
 8002d52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	2200      	movs	r2, #0
 8002d5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002d5e:	2303      	movs	r3, #3
 8002d60:	e017      	b.n	8002d92 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d101      	bne.n	8002d6c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	3b01      	subs	r3, #1
 8002d70:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	689a      	ldr	r2, [r3, #8]
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	4013      	ands	r3, r2
 8002d7c:	68ba      	ldr	r2, [r7, #8]
 8002d7e:	429a      	cmp	r2, r3
 8002d80:	bf0c      	ite	eq
 8002d82:	2301      	moveq	r3, #1
 8002d84:	2300      	movne	r3, #0
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	461a      	mov	r2, r3
 8002d8a:	79fb      	ldrb	r3, [r7, #7]
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d19b      	bne.n	8002cc8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002d90:	2300      	movs	r3, #0
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3720      	adds	r7, #32
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	20000000 	.word	0x20000000

08002da0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b086      	sub	sp, #24
 8002da4:	af02      	add	r7, sp, #8
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	60b9      	str	r1, [r7, #8]
 8002daa:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	9300      	str	r3, [sp, #0]
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	2200      	movs	r2, #0
 8002db4:	2180      	movs	r1, #128	; 0x80
 8002db6:	68f8      	ldr	r0, [r7, #12]
 8002db8:	f7ff ff6a 	bl	8002c90 <SPI_WaitFlagStateUntilTimeout>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d007      	beq.n	8002dd2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dc6:	f043 0220 	orr.w	r2, r3, #32
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e000      	b.n	8002dd4 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8002dd2:	2300      	movs	r3, #0
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3710      	adds	r7, #16
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}

08002ddc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b086      	sub	sp, #24
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d101      	bne.n	8002df0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	e093      	b.n	8002f18 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d106      	bne.n	8002e0a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8002e04:	6878      	ldr	r0, [r7, #4]
 8002e06:	f7fd feb5 	bl	8000b74 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2202      	movs	r2, #2
 8002e0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	687a      	ldr	r2, [r7, #4]
 8002e1a:	6812      	ldr	r2, [r2, #0]
 8002e1c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002e20:	f023 0307 	bic.w	r3, r3, #7
 8002e24:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	3304      	adds	r3, #4
 8002e2e:	4619      	mov	r1, r3
 8002e30:	4610      	mov	r0, r2
 8002e32:	f000 f903 	bl	800303c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	699b      	ldr	r3, [r3, #24]
 8002e44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	6a1b      	ldr	r3, [r3, #32]
 8002e4c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	697a      	ldr	r2, [r7, #20]
 8002e54:	4313      	orrs	r3, r2
 8002e56:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002e58:	693b      	ldr	r3, [r7, #16]
 8002e5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e5e:	f023 0303 	bic.w	r3, r3, #3
 8002e62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	689a      	ldr	r2, [r3, #8]
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	699b      	ldr	r3, [r3, #24]
 8002e6c:	021b      	lsls	r3, r3, #8
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	693a      	ldr	r2, [r7, #16]
 8002e72:	4313      	orrs	r3, r2
 8002e74:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002e7c:	f023 030c 	bic.w	r3, r3, #12
 8002e80:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002e88:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002e8c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	68da      	ldr	r2, [r3, #12]
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	69db      	ldr	r3, [r3, #28]
 8002e96:	021b      	lsls	r3, r3, #8
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	693a      	ldr	r2, [r7, #16]
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	691b      	ldr	r3, [r3, #16]
 8002ea4:	011a      	lsls	r2, r3, #4
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	6a1b      	ldr	r3, [r3, #32]
 8002eaa:	031b      	lsls	r3, r3, #12
 8002eac:	4313      	orrs	r3, r2
 8002eae:	693a      	ldr	r2, [r7, #16]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002eba:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	685a      	ldr	r2, [r3, #4]
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	695b      	ldr	r3, [r3, #20]
 8002ec4:	011b      	lsls	r3, r3, #4
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	68fa      	ldr	r2, [r7, #12]
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	697a      	ldr	r2, [r7, #20]
 8002ed4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	693a      	ldr	r2, [r7, #16]
 8002edc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	68fa      	ldr	r2, [r7, #12]
 8002ee4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2201      	movs	r2, #1
 8002eea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2201      	movs	r2, #1
 8002efa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2201      	movs	r2, #1
 8002f02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2201      	movs	r2, #1
 8002f0a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2201      	movs	r2, #1
 8002f12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002f16:	2300      	movs	r3, #0
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	3718      	adds	r7, #24
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}

08002f20 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b084      	sub	sp, #16
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f30:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002f38:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002f40:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002f48:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d110      	bne.n	8002f72 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002f50:	7bfb      	ldrb	r3, [r7, #15]
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d102      	bne.n	8002f5c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8002f56:	7b7b      	ldrb	r3, [r7, #13]
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d001      	beq.n	8002f60 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e069      	b.n	8003034 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2202      	movs	r2, #2
 8002f64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2202      	movs	r2, #2
 8002f6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002f70:	e031      	b.n	8002fd6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	2b04      	cmp	r3, #4
 8002f76:	d110      	bne.n	8002f9a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002f78:	7bbb      	ldrb	r3, [r7, #14]
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d102      	bne.n	8002f84 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8002f7e:	7b3b      	ldrb	r3, [r7, #12]
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d001      	beq.n	8002f88 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8002f84:	2301      	movs	r3, #1
 8002f86:	e055      	b.n	8003034 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2202      	movs	r2, #2
 8002f8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2202      	movs	r2, #2
 8002f94:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002f98:	e01d      	b.n	8002fd6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002f9a:	7bfb      	ldrb	r3, [r7, #15]
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d108      	bne.n	8002fb2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8002fa0:	7bbb      	ldrb	r3, [r7, #14]
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d105      	bne.n	8002fb2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002fa6:	7b7b      	ldrb	r3, [r7, #13]
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d102      	bne.n	8002fb2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8002fac:	7b3b      	ldrb	r3, [r7, #12]
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d001      	beq.n	8002fb6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e03e      	b.n	8003034 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2202      	movs	r2, #2
 8002fba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2202      	movs	r2, #2
 8002fc2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2202      	movs	r2, #2
 8002fca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2202      	movs	r2, #2
 8002fd2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d003      	beq.n	8002fe4 <HAL_TIM_Encoder_Start+0xc4>
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	2b04      	cmp	r3, #4
 8002fe0:	d008      	beq.n	8002ff4 <HAL_TIM_Encoder_Start+0xd4>
 8002fe2:	e00f      	b.n	8003004 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	2201      	movs	r2, #1
 8002fea:	2100      	movs	r1, #0
 8002fec:	4618      	mov	r0, r3
 8002fee:	f000 f887 	bl	8003100 <TIM_CCxChannelCmd>
      break;
 8002ff2:	e016      	b.n	8003022 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	2104      	movs	r1, #4
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f000 f87f 	bl	8003100 <TIM_CCxChannelCmd>
      break;
 8003002:	e00e      	b.n	8003022 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	2201      	movs	r2, #1
 800300a:	2100      	movs	r1, #0
 800300c:	4618      	mov	r0, r3
 800300e:	f000 f877 	bl	8003100 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	2201      	movs	r2, #1
 8003018:	2104      	movs	r1, #4
 800301a:	4618      	mov	r0, r3
 800301c:	f000 f870 	bl	8003100 <TIM_CCxChannelCmd>
      break;
 8003020:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f042 0201 	orr.w	r2, r2, #1
 8003030:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003032:	2300      	movs	r3, #0
}
 8003034:	4618      	mov	r0, r3
 8003036:	3710      	adds	r7, #16
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}

0800303c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800303c:	b480      	push	{r7}
 800303e:	b085      	sub	sp, #20
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	4a29      	ldr	r2, [pc, #164]	; (80030f4 <TIM_Base_SetConfig+0xb8>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d00b      	beq.n	800306c <TIM_Base_SetConfig+0x30>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800305a:	d007      	beq.n	800306c <TIM_Base_SetConfig+0x30>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	4a26      	ldr	r2, [pc, #152]	; (80030f8 <TIM_Base_SetConfig+0xbc>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d003      	beq.n	800306c <TIM_Base_SetConfig+0x30>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	4a25      	ldr	r2, [pc, #148]	; (80030fc <TIM_Base_SetConfig+0xc0>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d108      	bne.n	800307e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003072:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	68fa      	ldr	r2, [r7, #12]
 800307a:	4313      	orrs	r3, r2
 800307c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	4a1c      	ldr	r2, [pc, #112]	; (80030f4 <TIM_Base_SetConfig+0xb8>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d00b      	beq.n	800309e <TIM_Base_SetConfig+0x62>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800308c:	d007      	beq.n	800309e <TIM_Base_SetConfig+0x62>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	4a19      	ldr	r2, [pc, #100]	; (80030f8 <TIM_Base_SetConfig+0xbc>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d003      	beq.n	800309e <TIM_Base_SetConfig+0x62>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a18      	ldr	r2, [pc, #96]	; (80030fc <TIM_Base_SetConfig+0xc0>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d108      	bne.n	80030b0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	68db      	ldr	r3, [r3, #12]
 80030aa:	68fa      	ldr	r2, [r7, #12]
 80030ac:	4313      	orrs	r3, r2
 80030ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	695b      	ldr	r3, [r3, #20]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	68fa      	ldr	r2, [r7, #12]
 80030c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	689a      	ldr	r2, [r3, #8]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	4a07      	ldr	r2, [pc, #28]	; (80030f4 <TIM_Base_SetConfig+0xb8>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d103      	bne.n	80030e4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	691a      	ldr	r2, [r3, #16]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2201      	movs	r2, #1
 80030e8:	615a      	str	r2, [r3, #20]
}
 80030ea:	bf00      	nop
 80030ec:	3714      	adds	r7, #20
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bc80      	pop	{r7}
 80030f2:	4770      	bx	lr
 80030f4:	40012c00 	.word	0x40012c00
 80030f8:	40000400 	.word	0x40000400
 80030fc:	40000800 	.word	0x40000800

08003100 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003100:	b480      	push	{r7}
 8003102:	b087      	sub	sp, #28
 8003104:	af00      	add	r7, sp, #0
 8003106:	60f8      	str	r0, [r7, #12]
 8003108:	60b9      	str	r1, [r7, #8]
 800310a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	f003 031f 	and.w	r3, r3, #31
 8003112:	2201      	movs	r2, #1
 8003114:	fa02 f303 	lsl.w	r3, r2, r3
 8003118:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	6a1a      	ldr	r2, [r3, #32]
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	43db      	mvns	r3, r3
 8003122:	401a      	ands	r2, r3
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6a1a      	ldr	r2, [r3, #32]
 800312c:	68bb      	ldr	r3, [r7, #8]
 800312e:	f003 031f 	and.w	r3, r3, #31
 8003132:	6879      	ldr	r1, [r7, #4]
 8003134:	fa01 f303 	lsl.w	r3, r1, r3
 8003138:	431a      	orrs	r2, r3
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	621a      	str	r2, [r3, #32]
}
 800313e:	bf00      	nop
 8003140:	371c      	adds	r7, #28
 8003142:	46bd      	mov	sp, r7
 8003144:	bc80      	pop	{r7}
 8003146:	4770      	bx	lr

08003148 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003148:	b480      	push	{r7}
 800314a:	b085      	sub	sp, #20
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003158:	2b01      	cmp	r3, #1
 800315a:	d101      	bne.n	8003160 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800315c:	2302      	movs	r3, #2
 800315e:	e046      	b.n	80031ee <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2201      	movs	r2, #1
 8003164:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2202      	movs	r2, #2
 800316c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003186:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	68fa      	ldr	r2, [r7, #12]
 800318e:	4313      	orrs	r3, r2
 8003190:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	68fa      	ldr	r2, [r7, #12]
 8003198:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a16      	ldr	r2, [pc, #88]	; (80031f8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d00e      	beq.n	80031c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031ac:	d009      	beq.n	80031c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a12      	ldr	r2, [pc, #72]	; (80031fc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d004      	beq.n	80031c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a10      	ldr	r2, [pc, #64]	; (8003200 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d10c      	bne.n	80031dc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80031c2:	68bb      	ldr	r3, [r7, #8]
 80031c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80031c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	68ba      	ldr	r2, [r7, #8]
 80031d0:	4313      	orrs	r3, r2
 80031d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	68ba      	ldr	r2, [r7, #8]
 80031da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3714      	adds	r7, #20
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bc80      	pop	{r7}
 80031f6:	4770      	bx	lr
 80031f8:	40012c00 	.word	0x40012c00
 80031fc:	40000400 	.word	0x40000400
 8003200:	40000800 	.word	0x40000800

08003204 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b082      	sub	sp, #8
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d101      	bne.n	8003216 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	e042      	b.n	800329c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800321c:	b2db      	uxtb	r3, r3
 800321e:	2b00      	cmp	r3, #0
 8003220:	d106      	bne.n	8003230 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2200      	movs	r2, #0
 8003226:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800322a:	6878      	ldr	r0, [r7, #4]
 800322c:	f7fd fce0 	bl	8000bf0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2224      	movs	r2, #36	; 0x24
 8003234:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	68da      	ldr	r2, [r3, #12]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003246:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003248:	6878      	ldr	r0, [r7, #4]
 800324a:	f000 fe9b 	bl	8003f84 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	691a      	ldr	r2, [r3, #16]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800325c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	695a      	ldr	r2, [r3, #20]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800326c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	68da      	ldr	r2, [r3, #12]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800327c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2200      	movs	r2, #0
 8003282:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2220      	movs	r2, #32
 8003288:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2220      	movs	r2, #32
 8003290:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800329a:	2300      	movs	r3, #0
}
 800329c:	4618      	mov	r0, r3
 800329e:	3708      	adds	r7, #8
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}

080032a4 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b08c      	sub	sp, #48	; 0x30
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	4613      	mov	r3, r2
 80032b0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	2b20      	cmp	r3, #32
 80032bc:	d14a      	bne.n	8003354 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d002      	beq.n	80032ca <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 80032c4:	88fb      	ldrh	r3, [r7, #6]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d101      	bne.n	80032ce <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	e043      	b.n	8003356 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2201      	movs	r2, #1
 80032d2:	631a      	str	r2, [r3, #48]	; 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2200      	movs	r2, #0
 80032d8:	635a      	str	r2, [r3, #52]	; 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80032da:	88fb      	ldrh	r3, [r7, #6]
 80032dc:	461a      	mov	r2, r3
 80032de:	68b9      	ldr	r1, [r7, #8]
 80032e0:	68f8      	ldr	r0, [r7, #12]
 80032e2:	f000 fbf3 	bl	8003acc <UART_Start_Receive_DMA>
 80032e6:	4603      	mov	r3, r0
 80032e8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80032ec:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d12c      	bne.n	800334e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d125      	bne.n	8003348 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80032fc:	2300      	movs	r3, #0
 80032fe:	613b      	str	r3, [r7, #16]
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	613b      	str	r3, [r7, #16]
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	613b      	str	r3, [r7, #16]
 8003310:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	330c      	adds	r3, #12
 8003318:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800331a:	69bb      	ldr	r3, [r7, #24]
 800331c:	e853 3f00 	ldrex	r3, [r3]
 8003320:	617b      	str	r3, [r7, #20]
   return(result);
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	f043 0310 	orr.w	r3, r3, #16
 8003328:	62bb      	str	r3, [r7, #40]	; 0x28
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	330c      	adds	r3, #12
 8003330:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003332:	627a      	str	r2, [r7, #36]	; 0x24
 8003334:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003336:	6a39      	ldr	r1, [r7, #32]
 8003338:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800333a:	e841 2300 	strex	r3, r2, [r1]
 800333e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003340:	69fb      	ldr	r3, [r7, #28]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d1e5      	bne.n	8003312 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8003346:	e002      	b.n	800334e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 800334e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003352:	e000      	b.n	8003356 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8003354:	2302      	movs	r3, #2
  }
}
 8003356:	4618      	mov	r0, r3
 8003358:	3730      	adds	r7, #48	; 0x30
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
	...

08003360 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b0ba      	sub	sp, #232	; 0xe8
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	68db      	ldr	r3, [r3, #12]
 8003378:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	695b      	ldr	r3, [r3, #20]
 8003382:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003386:	2300      	movs	r3, #0
 8003388:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800338c:	2300      	movs	r3, #0
 800338e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003392:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003396:	f003 030f 	and.w	r3, r3, #15
 800339a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800339e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d10f      	bne.n	80033c6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80033a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033aa:	f003 0320 	and.w	r3, r3, #32
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d009      	beq.n	80033c6 <HAL_UART_IRQHandler+0x66>
 80033b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80033b6:	f003 0320 	and.w	r3, r3, #32
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d003      	beq.n	80033c6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80033be:	6878      	ldr	r0, [r7, #4]
 80033c0:	f000 fd22 	bl	8003e08 <UART_Receive_IT>
      return;
 80033c4:	e25b      	b.n	800387e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80033c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	f000 80de 	beq.w	800358c <HAL_UART_IRQHandler+0x22c>
 80033d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80033d4:	f003 0301 	and.w	r3, r3, #1
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d106      	bne.n	80033ea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80033dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80033e0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	f000 80d1 	beq.w	800358c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80033ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033ee:	f003 0301 	and.w	r3, r3, #1
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d00b      	beq.n	800340e <HAL_UART_IRQHandler+0xae>
 80033f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80033fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d005      	beq.n	800340e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003406:	f043 0201 	orr.w	r2, r3, #1
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800340e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003412:	f003 0304 	and.w	r3, r3, #4
 8003416:	2b00      	cmp	r3, #0
 8003418:	d00b      	beq.n	8003432 <HAL_UART_IRQHandler+0xd2>
 800341a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800341e:	f003 0301 	and.w	r3, r3, #1
 8003422:	2b00      	cmp	r3, #0
 8003424:	d005      	beq.n	8003432 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800342a:	f043 0202 	orr.w	r2, r3, #2
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003432:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003436:	f003 0302 	and.w	r3, r3, #2
 800343a:	2b00      	cmp	r3, #0
 800343c:	d00b      	beq.n	8003456 <HAL_UART_IRQHandler+0xf6>
 800343e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003442:	f003 0301 	and.w	r3, r3, #1
 8003446:	2b00      	cmp	r3, #0
 8003448:	d005      	beq.n	8003456 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800344e:	f043 0204 	orr.w	r2, r3, #4
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003456:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800345a:	f003 0308 	and.w	r3, r3, #8
 800345e:	2b00      	cmp	r3, #0
 8003460:	d011      	beq.n	8003486 <HAL_UART_IRQHandler+0x126>
 8003462:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003466:	f003 0320 	and.w	r3, r3, #32
 800346a:	2b00      	cmp	r3, #0
 800346c:	d105      	bne.n	800347a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800346e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003472:	f003 0301 	and.w	r3, r3, #1
 8003476:	2b00      	cmp	r3, #0
 8003478:	d005      	beq.n	8003486 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800347e:	f043 0208 	orr.w	r2, r3, #8
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800348a:	2b00      	cmp	r3, #0
 800348c:	f000 81f2 	beq.w	8003874 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003490:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003494:	f003 0320 	and.w	r3, r3, #32
 8003498:	2b00      	cmp	r3, #0
 800349a:	d008      	beq.n	80034ae <HAL_UART_IRQHandler+0x14e>
 800349c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80034a0:	f003 0320 	and.w	r3, r3, #32
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d002      	beq.n	80034ae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80034a8:	6878      	ldr	r0, [r7, #4]
 80034aa:	f000 fcad 	bl	8003e08 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	695b      	ldr	r3, [r3, #20]
 80034b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	bf14      	ite	ne
 80034bc:	2301      	movne	r3, #1
 80034be:	2300      	moveq	r3, #0
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ca:	f003 0308 	and.w	r3, r3, #8
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d103      	bne.n	80034da <HAL_UART_IRQHandler+0x17a>
 80034d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d04f      	beq.n	800357a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f000 fbb7 	bl	8003c4e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	695b      	ldr	r3, [r3, #20]
 80034e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d041      	beq.n	8003572 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	3314      	adds	r3, #20
 80034f4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80034fc:	e853 3f00 	ldrex	r3, [r3]
 8003500:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003504:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003508:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800350c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	3314      	adds	r3, #20
 8003516:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800351a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800351e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003522:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003526:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800352a:	e841 2300 	strex	r3, r2, [r1]
 800352e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003532:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003536:	2b00      	cmp	r3, #0
 8003538:	d1d9      	bne.n	80034ee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800353e:	2b00      	cmp	r3, #0
 8003540:	d013      	beq.n	800356a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003546:	4a7e      	ldr	r2, [pc, #504]	; (8003740 <HAL_UART_IRQHandler+0x3e0>)
 8003548:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800354e:	4618      	mov	r0, r3
 8003550:	f7fe fa66 	bl	8001a20 <HAL_DMA_Abort_IT>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d016      	beq.n	8003588 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800355e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003560:	687a      	ldr	r2, [r7, #4]
 8003562:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003564:	4610      	mov	r0, r2
 8003566:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003568:	e00e      	b.n	8003588 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	f7fc fdee 	bl	800014c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003570:	e00a      	b.n	8003588 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f7fc fdea 	bl	800014c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003578:	e006      	b.n	8003588 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f7fc fde6 	bl	800014c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2200      	movs	r2, #0
 8003584:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8003586:	e175      	b.n	8003874 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003588:	bf00      	nop
    return;
 800358a:	e173      	b.n	8003874 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003590:	2b01      	cmp	r3, #1
 8003592:	f040 814f 	bne.w	8003834 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003596:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800359a:	f003 0310 	and.w	r3, r3, #16
 800359e:	2b00      	cmp	r3, #0
 80035a0:	f000 8148 	beq.w	8003834 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80035a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80035a8:	f003 0310 	and.w	r3, r3, #16
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	f000 8141 	beq.w	8003834 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80035b2:	2300      	movs	r3, #0
 80035b4:	60bb      	str	r3, [r7, #8]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	60bb      	str	r3, [r7, #8]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	60bb      	str	r3, [r7, #8]
 80035c6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	695b      	ldr	r3, [r3, #20]
 80035ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	f000 80b6 	beq.w	8003744 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80035e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	f000 8145 	beq.w	8003878 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80035f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80035f6:	429a      	cmp	r2, r3
 80035f8:	f080 813e 	bcs.w	8003878 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003602:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003608:	699b      	ldr	r3, [r3, #24]
 800360a:	2b20      	cmp	r3, #32
 800360c:	f000 8088 	beq.w	8003720 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	330c      	adds	r3, #12
 8003616:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800361a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800361e:	e853 3f00 	ldrex	r3, [r3]
 8003622:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003626:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800362a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800362e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	330c      	adds	r3, #12
 8003638:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800363c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003640:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003644:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003648:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800364c:	e841 2300 	strex	r3, r2, [r1]
 8003650:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003654:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003658:	2b00      	cmp	r3, #0
 800365a:	d1d9      	bne.n	8003610 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	3314      	adds	r3, #20
 8003662:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003664:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003666:	e853 3f00 	ldrex	r3, [r3]
 800366a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800366c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800366e:	f023 0301 	bic.w	r3, r3, #1
 8003672:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	3314      	adds	r3, #20
 800367c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003680:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003684:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003686:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003688:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800368c:	e841 2300 	strex	r3, r2, [r1]
 8003690:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003692:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003694:	2b00      	cmp	r3, #0
 8003696:	d1e1      	bne.n	800365c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	3314      	adds	r3, #20
 800369e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036a0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80036a2:	e853 3f00 	ldrex	r3, [r3]
 80036a6:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80036a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80036aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80036ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	3314      	adds	r3, #20
 80036b8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80036bc:	66fa      	str	r2, [r7, #108]	; 0x6c
 80036be:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036c0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80036c2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80036c4:	e841 2300 	strex	r3, r2, [r1]
 80036c8:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80036ca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d1e3      	bne.n	8003698 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2220      	movs	r2, #32
 80036d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2200      	movs	r2, #0
 80036dc:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	330c      	adds	r3, #12
 80036e4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036e8:	e853 3f00 	ldrex	r3, [r3]
 80036ec:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80036ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036f0:	f023 0310 	bic.w	r3, r3, #16
 80036f4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	330c      	adds	r3, #12
 80036fe:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003702:	65ba      	str	r2, [r7, #88]	; 0x58
 8003704:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003706:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003708:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800370a:	e841 2300 	strex	r3, r2, [r1]
 800370e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003710:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003712:	2b00      	cmp	r3, #0
 8003714:	d1e3      	bne.n	80036de <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800371a:	4618      	mov	r0, r3
 800371c:	f7fe f944 	bl	80019a8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2202      	movs	r2, #2
 8003724:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800372e:	b29b      	uxth	r3, r3
 8003730:	1ad3      	subs	r3, r2, r3
 8003732:	b29b      	uxth	r3, r3
 8003734:	4619      	mov	r1, r3
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f7fc fd9c 	bl	8000274 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800373c:	e09c      	b.n	8003878 <HAL_UART_IRQHandler+0x518>
 800373e:	bf00      	nop
 8003740:	08003d13 	.word	0x08003d13
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800374c:	b29b      	uxth	r3, r3
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003758:	b29b      	uxth	r3, r3
 800375a:	2b00      	cmp	r3, #0
 800375c:	f000 808e 	beq.w	800387c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003760:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003764:	2b00      	cmp	r3, #0
 8003766:	f000 8089 	beq.w	800387c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	330c      	adds	r3, #12
 8003770:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003772:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003774:	e853 3f00 	ldrex	r3, [r3]
 8003778:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800377a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800377c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003780:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	330c      	adds	r3, #12
 800378a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800378e:	647a      	str	r2, [r7, #68]	; 0x44
 8003790:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003792:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003794:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003796:	e841 2300 	strex	r3, r2, [r1]
 800379a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800379c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d1e3      	bne.n	800376a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	3314      	adds	r3, #20
 80037a8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ac:	e853 3f00 	ldrex	r3, [r3]
 80037b0:	623b      	str	r3, [r7, #32]
   return(result);
 80037b2:	6a3b      	ldr	r3, [r7, #32]
 80037b4:	f023 0301 	bic.w	r3, r3, #1
 80037b8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	3314      	adds	r3, #20
 80037c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80037c6:	633a      	str	r2, [r7, #48]	; 0x30
 80037c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80037cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037ce:	e841 2300 	strex	r3, r2, [r1]
 80037d2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80037d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d1e3      	bne.n	80037a2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2220      	movs	r2, #32
 80037de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2200      	movs	r2, #0
 80037e6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	330c      	adds	r3, #12
 80037ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	e853 3f00 	ldrex	r3, [r3]
 80037f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	f023 0310 	bic.w	r3, r3, #16
 80037fe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	330c      	adds	r3, #12
 8003808:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800380c:	61fa      	str	r2, [r7, #28]
 800380e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003810:	69b9      	ldr	r1, [r7, #24]
 8003812:	69fa      	ldr	r2, [r7, #28]
 8003814:	e841 2300 	strex	r3, r2, [r1]
 8003818:	617b      	str	r3, [r7, #20]
   return(result);
 800381a:	697b      	ldr	r3, [r7, #20]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d1e3      	bne.n	80037e8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2202      	movs	r2, #2
 8003824:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003826:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800382a:	4619      	mov	r1, r3
 800382c:	6878      	ldr	r0, [r7, #4]
 800382e:	f7fc fd21 	bl	8000274 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003832:	e023      	b.n	800387c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003834:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003838:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800383c:	2b00      	cmp	r3, #0
 800383e:	d009      	beq.n	8003854 <HAL_UART_IRQHandler+0x4f4>
 8003840:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003844:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003848:	2b00      	cmp	r3, #0
 800384a:	d003      	beq.n	8003854 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	f000 fa74 	bl	8003d3a <UART_Transmit_IT>
    return;
 8003852:	e014      	b.n	800387e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003854:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003858:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800385c:	2b00      	cmp	r3, #0
 800385e:	d00e      	beq.n	800387e <HAL_UART_IRQHandler+0x51e>
 8003860:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003864:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003868:	2b00      	cmp	r3, #0
 800386a:	d008      	beq.n	800387e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800386c:	6878      	ldr	r0, [r7, #4]
 800386e:	f000 fab3 	bl	8003dd8 <UART_EndTransmit_IT>
    return;
 8003872:	e004      	b.n	800387e <HAL_UART_IRQHandler+0x51e>
    return;
 8003874:	bf00      	nop
 8003876:	e002      	b.n	800387e <HAL_UART_IRQHandler+0x51e>
      return;
 8003878:	bf00      	nop
 800387a:	e000      	b.n	800387e <HAL_UART_IRQHandler+0x51e>
      return;
 800387c:	bf00      	nop
  }
}
 800387e:	37e8      	adds	r7, #232	; 0xe8
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}

08003884 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003884:	b480      	push	{r7}
 8003886:	b083      	sub	sp, #12
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800388c:	bf00      	nop
 800388e:	370c      	adds	r7, #12
 8003890:	46bd      	mov	sp, r7
 8003892:	bc80      	pop	{r7}
 8003894:	4770      	bx	lr

08003896 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003896:	b480      	push	{r7}
 8003898:	b083      	sub	sp, #12
 800389a:	af00      	add	r7, sp, #0
 800389c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800389e:	bf00      	nop
 80038a0:	370c      	adds	r7, #12
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bc80      	pop	{r7}
 80038a6:	4770      	bx	lr

080038a8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b083      	sub	sp, #12
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80038b0:	bf00      	nop
 80038b2:	370c      	adds	r7, #12
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bc80      	pop	{r7}
 80038b8:	4770      	bx	lr

080038ba <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 80038ba:	b480      	push	{r7}
 80038bc:	b083      	sub	sp, #12
 80038be:	af00      	add	r7, sp, #0
 80038c0:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	370c      	adds	r7, #12
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bc80      	pop	{r7}
 80038ce:	4770      	bx	lr

080038d0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b09c      	sub	sp, #112	; 0x70
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038dc:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 0320 	and.w	r3, r3, #32
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d172      	bne.n	80039d2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80038ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038ee:	2200      	movs	r2, #0
 80038f0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80038f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	330c      	adds	r3, #12
 80038f8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80038fc:	e853 3f00 	ldrex	r3, [r3]
 8003900:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003902:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003904:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003908:	66bb      	str	r3, [r7, #104]	; 0x68
 800390a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	330c      	adds	r3, #12
 8003910:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003912:	65ba      	str	r2, [r7, #88]	; 0x58
 8003914:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003916:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003918:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800391a:	e841 2300 	strex	r3, r2, [r1]
 800391e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003920:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003922:	2b00      	cmp	r3, #0
 8003924:	d1e5      	bne.n	80038f2 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003926:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	3314      	adds	r3, #20
 800392c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800392e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003930:	e853 3f00 	ldrex	r3, [r3]
 8003934:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003936:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003938:	f023 0301 	bic.w	r3, r3, #1
 800393c:	667b      	str	r3, [r7, #100]	; 0x64
 800393e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	3314      	adds	r3, #20
 8003944:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003946:	647a      	str	r2, [r7, #68]	; 0x44
 8003948:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800394a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800394c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800394e:	e841 2300 	strex	r3, r2, [r1]
 8003952:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003954:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003956:	2b00      	cmp	r3, #0
 8003958:	d1e5      	bne.n	8003926 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800395a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	3314      	adds	r3, #20
 8003960:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003964:	e853 3f00 	ldrex	r3, [r3]
 8003968:	623b      	str	r3, [r7, #32]
   return(result);
 800396a:	6a3b      	ldr	r3, [r7, #32]
 800396c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003970:	663b      	str	r3, [r7, #96]	; 0x60
 8003972:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	3314      	adds	r3, #20
 8003978:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800397a:	633a      	str	r2, [r7, #48]	; 0x30
 800397c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800397e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003980:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003982:	e841 2300 	strex	r3, r2, [r1]
 8003986:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800398a:	2b00      	cmp	r3, #0
 800398c:	d1e5      	bne.n	800395a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800398e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003990:	2220      	movs	r2, #32
 8003992:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003996:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800399a:	2b01      	cmp	r3, #1
 800399c:	d119      	bne.n	80039d2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800399e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	330c      	adds	r3, #12
 80039a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	e853 3f00 	ldrex	r3, [r3]
 80039ac:	60fb      	str	r3, [r7, #12]
   return(result);
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	f023 0310 	bic.w	r3, r3, #16
 80039b4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80039b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	330c      	adds	r3, #12
 80039bc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80039be:	61fa      	str	r2, [r7, #28]
 80039c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039c2:	69b9      	ldr	r1, [r7, #24]
 80039c4:	69fa      	ldr	r2, [r7, #28]
 80039c6:	e841 2300 	strex	r3, r2, [r1]
 80039ca:	617b      	str	r3, [r7, #20]
   return(result);
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d1e5      	bne.n	800399e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039d4:	2200      	movs	r2, #0
 80039d6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039dc:	2b01      	cmp	r3, #1
 80039de:	d106      	bne.n	80039ee <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80039e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039e2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80039e4:	4619      	mov	r1, r3
 80039e6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80039e8:	f7fc fc44 	bl	8000274 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80039ec:	e002      	b.n	80039f4 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80039ee:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80039f0:	f7ff ff51 	bl	8003896 <HAL_UART_RxCpltCallback>
}
 80039f4:	bf00      	nop
 80039f6:	3770      	adds	r7, #112	; 0x70
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}

080039fc <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b084      	sub	sp, #16
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a08:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d108      	bne.n	8003a2a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003a1c:	085b      	lsrs	r3, r3, #1
 8003a1e:	b29b      	uxth	r3, r3
 8003a20:	4619      	mov	r1, r3
 8003a22:	68f8      	ldr	r0, [r7, #12]
 8003a24:	f7fc fc26 	bl	8000274 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003a28:	e002      	b.n	8003a30 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8003a2a:	68f8      	ldr	r0, [r7, #12]
 8003a2c:	f7ff ff3c 	bl	80038a8 <HAL_UART_RxHalfCpltCallback>
}
 8003a30:	bf00      	nop
 8003a32:	3710      	adds	r7, #16
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}

08003a38 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003a40:	2300      	movs	r3, #0
 8003a42:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a48:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	695b      	ldr	r3, [r3, #20]
 8003a50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	bf14      	ite	ne
 8003a58:	2301      	movne	r3, #1
 8003a5a:	2300      	moveq	r3, #0
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	2b21      	cmp	r3, #33	; 0x21
 8003a6a:	d108      	bne.n	8003a7e <UART_DMAError+0x46>
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d005      	beq.n	8003a7e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	2200      	movs	r2, #0
 8003a76:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8003a78:	68b8      	ldr	r0, [r7, #8]
 8003a7a:	f000 f8c1 	bl	8003c00 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	695b      	ldr	r3, [r3, #20]
 8003a84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	bf14      	ite	ne
 8003a8c:	2301      	movne	r3, #1
 8003a8e:	2300      	moveq	r3, #0
 8003a90:	b2db      	uxtb	r3, r3
 8003a92:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003a9a:	b2db      	uxtb	r3, r3
 8003a9c:	2b22      	cmp	r3, #34	; 0x22
 8003a9e:	d108      	bne.n	8003ab2 <UART_DMAError+0x7a>
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d005      	beq.n	8003ab2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8003aac:	68b8      	ldr	r0, [r7, #8]
 8003aae:	f000 f8ce 	bl	8003c4e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ab6:	f043 0210 	orr.w	r2, r3, #16
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003abe:	68b8      	ldr	r0, [r7, #8]
 8003ac0:	f7fc fb44 	bl	800014c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ac4:	bf00      	nop
 8003ac6:	3710      	adds	r7, #16
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}

08003acc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b098      	sub	sp, #96	; 0x60
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	60b9      	str	r1, [r7, #8]
 8003ad6:	4613      	mov	r3, r2
 8003ad8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8003ada:	68ba      	ldr	r2, [r7, #8]
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	88fa      	ldrh	r2, [r7, #6]
 8003ae4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2222      	movs	r2, #34	; 0x22
 8003af0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003af8:	4a3e      	ldr	r2, [pc, #248]	; (8003bf4 <UART_Start_Receive_DMA+0x128>)
 8003afa:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b00:	4a3d      	ldr	r2, [pc, #244]	; (8003bf8 <UART_Start_Receive_DMA+0x12c>)
 8003b02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b08:	4a3c      	ldr	r2, [pc, #240]	; (8003bfc <UART_Start_Receive_DMA+0x130>)
 8003b0a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b10:	2200      	movs	r2, #0
 8003b12:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8003b14:	f107 0308 	add.w	r3, r7, #8
 8003b18:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	3304      	adds	r3, #4
 8003b24:	4619      	mov	r1, r3
 8003b26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	88fb      	ldrh	r3, [r7, #6]
 8003b2c:	f7fd fedc 	bl	80018e8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8003b30:	2300      	movs	r3, #0
 8003b32:	613b      	str	r3, [r7, #16]
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	613b      	str	r3, [r7, #16]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	613b      	str	r3, [r7, #16]
 8003b44:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	691b      	ldr	r3, [r3, #16]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d019      	beq.n	8003b82 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	330c      	adds	r3, #12
 8003b54:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b58:	e853 3f00 	ldrex	r3, [r3]
 8003b5c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003b5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b64:	65bb      	str	r3, [r7, #88]	; 0x58
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	330c      	adds	r3, #12
 8003b6c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003b6e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003b70:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b72:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003b74:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003b76:	e841 2300 	strex	r3, r2, [r1]
 8003b7a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8003b7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d1e5      	bne.n	8003b4e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	3314      	adds	r3, #20
 8003b88:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b8c:	e853 3f00 	ldrex	r3, [r3]
 8003b90:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003b92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b94:	f043 0301 	orr.w	r3, r3, #1
 8003b98:	657b      	str	r3, [r7, #84]	; 0x54
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	3314      	adds	r3, #20
 8003ba0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003ba2:	63ba      	str	r2, [r7, #56]	; 0x38
 8003ba4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ba6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003ba8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003baa:	e841 2300 	strex	r3, r2, [r1]
 8003bae:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003bb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d1e5      	bne.n	8003b82 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	3314      	adds	r3, #20
 8003bbc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bbe:	69bb      	ldr	r3, [r7, #24]
 8003bc0:	e853 3f00 	ldrex	r3, [r3]
 8003bc4:	617b      	str	r3, [r7, #20]
   return(result);
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003bcc:	653b      	str	r3, [r7, #80]	; 0x50
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	3314      	adds	r3, #20
 8003bd4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003bd6:	627a      	str	r2, [r7, #36]	; 0x24
 8003bd8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bda:	6a39      	ldr	r1, [r7, #32]
 8003bdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bde:	e841 2300 	strex	r3, r2, [r1]
 8003be2:	61fb      	str	r3, [r7, #28]
   return(result);
 8003be4:	69fb      	ldr	r3, [r7, #28]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d1e5      	bne.n	8003bb6 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8003bea:	2300      	movs	r3, #0
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	3760      	adds	r7, #96	; 0x60
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bd80      	pop	{r7, pc}
 8003bf4:	080038d1 	.word	0x080038d1
 8003bf8:	080039fd 	.word	0x080039fd
 8003bfc:	08003a39 	.word	0x08003a39

08003c00 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003c00:	b480      	push	{r7}
 8003c02:	b089      	sub	sp, #36	; 0x24
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	330c      	adds	r3, #12
 8003c0e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	e853 3f00 	ldrex	r3, [r3]
 8003c16:	60bb      	str	r3, [r7, #8]
   return(result);
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003c1e:	61fb      	str	r3, [r7, #28]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	330c      	adds	r3, #12
 8003c26:	69fa      	ldr	r2, [r7, #28]
 8003c28:	61ba      	str	r2, [r7, #24]
 8003c2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c2c:	6979      	ldr	r1, [r7, #20]
 8003c2e:	69ba      	ldr	r2, [r7, #24]
 8003c30:	e841 2300 	strex	r3, r2, [r1]
 8003c34:	613b      	str	r3, [r7, #16]
   return(result);
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d1e5      	bne.n	8003c08 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2220      	movs	r2, #32
 8003c40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8003c44:	bf00      	nop
 8003c46:	3724      	adds	r7, #36	; 0x24
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bc80      	pop	{r7}
 8003c4c:	4770      	bx	lr

08003c4e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003c4e:	b480      	push	{r7}
 8003c50:	b095      	sub	sp, #84	; 0x54
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	330c      	adds	r3, #12
 8003c5c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c60:	e853 3f00 	ldrex	r3, [r3]
 8003c64:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003c66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c68:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003c6c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	330c      	adds	r3, #12
 8003c74:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003c76:	643a      	str	r2, [r7, #64]	; 0x40
 8003c78:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c7a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003c7c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003c7e:	e841 2300 	strex	r3, r2, [r1]
 8003c82:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003c84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d1e5      	bne.n	8003c56 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	3314      	adds	r3, #20
 8003c90:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c92:	6a3b      	ldr	r3, [r7, #32]
 8003c94:	e853 3f00 	ldrex	r3, [r3]
 8003c98:	61fb      	str	r3, [r7, #28]
   return(result);
 8003c9a:	69fb      	ldr	r3, [r7, #28]
 8003c9c:	f023 0301 	bic.w	r3, r3, #1
 8003ca0:	64bb      	str	r3, [r7, #72]	; 0x48
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	3314      	adds	r3, #20
 8003ca8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003caa:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003cac:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003cb0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003cb2:	e841 2300 	strex	r3, r2, [r1]
 8003cb6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d1e5      	bne.n	8003c8a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d119      	bne.n	8003cfa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	330c      	adds	r3, #12
 8003ccc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	e853 3f00 	ldrex	r3, [r3]
 8003cd4:	60bb      	str	r3, [r7, #8]
   return(result);
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	f023 0310 	bic.w	r3, r3, #16
 8003cdc:	647b      	str	r3, [r7, #68]	; 0x44
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	330c      	adds	r3, #12
 8003ce4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003ce6:	61ba      	str	r2, [r7, #24]
 8003ce8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cea:	6979      	ldr	r1, [r7, #20]
 8003cec:	69ba      	ldr	r2, [r7, #24]
 8003cee:	e841 2300 	strex	r3, r2, [r1]
 8003cf2:	613b      	str	r3, [r7, #16]
   return(result);
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d1e5      	bne.n	8003cc6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2220      	movs	r2, #32
 8003cfe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2200      	movs	r2, #0
 8003d06:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003d08:	bf00      	nop
 8003d0a:	3754      	adds	r7, #84	; 0x54
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bc80      	pop	{r7}
 8003d10:	4770      	bx	lr

08003d12 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003d12:	b580      	push	{r7, lr}
 8003d14:	b084      	sub	sp, #16
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d1e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2200      	movs	r2, #0
 8003d24:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003d2c:	68f8      	ldr	r0, [r7, #12]
 8003d2e:	f7fc fa0d 	bl	800014c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003d32:	bf00      	nop
 8003d34:	3710      	adds	r7, #16
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}

08003d3a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003d3a:	b480      	push	{r7}
 8003d3c:	b085      	sub	sp, #20
 8003d3e:	af00      	add	r7, sp, #0
 8003d40:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	2b21      	cmp	r3, #33	; 0x21
 8003d4c:	d13e      	bne.n	8003dcc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d56:	d114      	bne.n	8003d82 <UART_Transmit_IT+0x48>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	691b      	ldr	r3, [r3, #16]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d110      	bne.n	8003d82 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6a1b      	ldr	r3, [r3, #32]
 8003d64:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	881b      	ldrh	r3, [r3, #0]
 8003d6a:	461a      	mov	r2, r3
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d74:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6a1b      	ldr	r3, [r3, #32]
 8003d7a:	1c9a      	adds	r2, r3, #2
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	621a      	str	r2, [r3, #32]
 8003d80:	e008      	b.n	8003d94 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6a1b      	ldr	r3, [r3, #32]
 8003d86:	1c59      	adds	r1, r3, #1
 8003d88:	687a      	ldr	r2, [r7, #4]
 8003d8a:	6211      	str	r1, [r2, #32]
 8003d8c:	781a      	ldrb	r2, [r3, #0]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003d98:	b29b      	uxth	r3, r3
 8003d9a:	3b01      	subs	r3, #1
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	687a      	ldr	r2, [r7, #4]
 8003da0:	4619      	mov	r1, r3
 8003da2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d10f      	bne.n	8003dc8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	68da      	ldr	r2, [r3, #12]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003db6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	68da      	ldr	r2, [r3, #12]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003dc6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	e000      	b.n	8003dce <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003dcc:	2302      	movs	r3, #2
  }
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	3714      	adds	r7, #20
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bc80      	pop	{r7}
 8003dd6:	4770      	bx	lr

08003dd8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b082      	sub	sp, #8
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	68da      	ldr	r2, [r3, #12]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003dee:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2220      	movs	r2, #32
 8003df4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	f7ff fd43 	bl	8003884 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003dfe:	2300      	movs	r3, #0
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3708      	adds	r7, #8
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}

08003e08 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b08c      	sub	sp, #48	; 0x30
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003e16:	b2db      	uxtb	r3, r3
 8003e18:	2b22      	cmp	r3, #34	; 0x22
 8003e1a:	f040 80ae 	bne.w	8003f7a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e26:	d117      	bne.n	8003e58 <UART_Receive_IT+0x50>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	691b      	ldr	r3, [r3, #16]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d113      	bne.n	8003e58 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003e30:	2300      	movs	r3, #0
 8003e32:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e38:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	b29b      	uxth	r3, r3
 8003e42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e46:	b29a      	uxth	r2, r3
 8003e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e4a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e50:	1c9a      	adds	r2, r3, #2
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	629a      	str	r2, [r3, #40]	; 0x28
 8003e56:	e026      	b.n	8003ea6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e5c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e6a:	d007      	beq.n	8003e7c <UART_Receive_IT+0x74>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d10a      	bne.n	8003e8a <UART_Receive_IT+0x82>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	691b      	ldr	r3, [r3, #16]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d106      	bne.n	8003e8a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	b2da      	uxtb	r2, r3
 8003e84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e86:	701a      	strb	r2, [r3, #0]
 8003e88:	e008      	b.n	8003e9c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e96:	b2da      	uxtb	r2, r3
 8003e98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e9a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ea0:	1c5a      	adds	r2, r3, #1
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003eaa:	b29b      	uxth	r3, r3
 8003eac:	3b01      	subs	r3, #1
 8003eae:	b29b      	uxth	r3, r3
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	4619      	mov	r1, r3
 8003eb4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d15d      	bne.n	8003f76 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	68da      	ldr	r2, [r3, #12]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f022 0220 	bic.w	r2, r2, #32
 8003ec8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	68da      	ldr	r2, [r3, #12]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ed8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	695a      	ldr	r2, [r3, #20]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f022 0201 	bic.w	r2, r2, #1
 8003ee8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2220      	movs	r2, #32
 8003eee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	d135      	bne.n	8003f6c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	330c      	adds	r3, #12
 8003f0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	e853 3f00 	ldrex	r3, [r3]
 8003f14:	613b      	str	r3, [r7, #16]
   return(result);
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	f023 0310 	bic.w	r3, r3, #16
 8003f1c:	627b      	str	r3, [r7, #36]	; 0x24
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	330c      	adds	r3, #12
 8003f24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f26:	623a      	str	r2, [r7, #32]
 8003f28:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f2a:	69f9      	ldr	r1, [r7, #28]
 8003f2c:	6a3a      	ldr	r2, [r7, #32]
 8003f2e:	e841 2300 	strex	r3, r2, [r1]
 8003f32:	61bb      	str	r3, [r7, #24]
   return(result);
 8003f34:	69bb      	ldr	r3, [r7, #24]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d1e5      	bne.n	8003f06 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 0310 	and.w	r3, r3, #16
 8003f44:	2b10      	cmp	r3, #16
 8003f46:	d10a      	bne.n	8003f5e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003f48:	2300      	movs	r3, #0
 8003f4a:	60fb      	str	r3, [r7, #12]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	60fb      	str	r3, [r7, #12]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	60fb      	str	r3, [r7, #12]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003f62:	4619      	mov	r1, r3
 8003f64:	6878      	ldr	r0, [r7, #4]
 8003f66:	f7fc f985 	bl	8000274 <HAL_UARTEx_RxEventCallback>
 8003f6a:	e002      	b.n	8003f72 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	f7ff fc92 	bl	8003896 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003f72:	2300      	movs	r3, #0
 8003f74:	e002      	b.n	8003f7c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003f76:	2300      	movs	r3, #0
 8003f78:	e000      	b.n	8003f7c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003f7a:	2302      	movs	r3, #2
  }
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	3730      	adds	r7, #48	; 0x30
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}

08003f84 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b084      	sub	sp, #16
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	691b      	ldr	r3, [r3, #16]
 8003f92:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	68da      	ldr	r2, [r3, #12]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	430a      	orrs	r2, r1
 8003fa0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	689a      	ldr	r2, [r3, #8]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	691b      	ldr	r3, [r3, #16]
 8003faa:	431a      	orrs	r2, r3
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	695b      	ldr	r3, [r3, #20]
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	68db      	ldr	r3, [r3, #12]
 8003fba:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003fbe:	f023 030c 	bic.w	r3, r3, #12
 8003fc2:	687a      	ldr	r2, [r7, #4]
 8003fc4:	6812      	ldr	r2, [r2, #0]
 8003fc6:	68b9      	ldr	r1, [r7, #8]
 8003fc8:	430b      	orrs	r3, r1
 8003fca:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	695b      	ldr	r3, [r3, #20]
 8003fd2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	699a      	ldr	r2, [r3, #24]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	430a      	orrs	r2, r1
 8003fe0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a2c      	ldr	r2, [pc, #176]	; (8004098 <UART_SetConfig+0x114>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d103      	bne.n	8003ff4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003fec:	f7fe fc56 	bl	800289c <HAL_RCC_GetPCLK2Freq>
 8003ff0:	60f8      	str	r0, [r7, #12]
 8003ff2:	e002      	b.n	8003ffa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003ff4:	f7fe fc3e 	bl	8002874 <HAL_RCC_GetPCLK1Freq>
 8003ff8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003ffa:	68fa      	ldr	r2, [r7, #12]
 8003ffc:	4613      	mov	r3, r2
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	4413      	add	r3, r2
 8004002:	009a      	lsls	r2, r3, #2
 8004004:	441a      	add	r2, r3
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	009b      	lsls	r3, r3, #2
 800400c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004010:	4a22      	ldr	r2, [pc, #136]	; (800409c <UART_SetConfig+0x118>)
 8004012:	fba2 2303 	umull	r2, r3, r2, r3
 8004016:	095b      	lsrs	r3, r3, #5
 8004018:	0119      	lsls	r1, r3, #4
 800401a:	68fa      	ldr	r2, [r7, #12]
 800401c:	4613      	mov	r3, r2
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	4413      	add	r3, r2
 8004022:	009a      	lsls	r2, r3, #2
 8004024:	441a      	add	r2, r3
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004030:	4b1a      	ldr	r3, [pc, #104]	; (800409c <UART_SetConfig+0x118>)
 8004032:	fba3 0302 	umull	r0, r3, r3, r2
 8004036:	095b      	lsrs	r3, r3, #5
 8004038:	2064      	movs	r0, #100	; 0x64
 800403a:	fb00 f303 	mul.w	r3, r0, r3
 800403e:	1ad3      	subs	r3, r2, r3
 8004040:	011b      	lsls	r3, r3, #4
 8004042:	3332      	adds	r3, #50	; 0x32
 8004044:	4a15      	ldr	r2, [pc, #84]	; (800409c <UART_SetConfig+0x118>)
 8004046:	fba2 2303 	umull	r2, r3, r2, r3
 800404a:	095b      	lsrs	r3, r3, #5
 800404c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004050:	4419      	add	r1, r3
 8004052:	68fa      	ldr	r2, [r7, #12]
 8004054:	4613      	mov	r3, r2
 8004056:	009b      	lsls	r3, r3, #2
 8004058:	4413      	add	r3, r2
 800405a:	009a      	lsls	r2, r3, #2
 800405c:	441a      	add	r2, r3
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	009b      	lsls	r3, r3, #2
 8004064:	fbb2 f2f3 	udiv	r2, r2, r3
 8004068:	4b0c      	ldr	r3, [pc, #48]	; (800409c <UART_SetConfig+0x118>)
 800406a:	fba3 0302 	umull	r0, r3, r3, r2
 800406e:	095b      	lsrs	r3, r3, #5
 8004070:	2064      	movs	r0, #100	; 0x64
 8004072:	fb00 f303 	mul.w	r3, r0, r3
 8004076:	1ad3      	subs	r3, r2, r3
 8004078:	011b      	lsls	r3, r3, #4
 800407a:	3332      	adds	r3, #50	; 0x32
 800407c:	4a07      	ldr	r2, [pc, #28]	; (800409c <UART_SetConfig+0x118>)
 800407e:	fba2 2303 	umull	r2, r3, r2, r3
 8004082:	095b      	lsrs	r3, r3, #5
 8004084:	f003 020f 	and.w	r2, r3, #15
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	440a      	add	r2, r1
 800408e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004090:	bf00      	nop
 8004092:	3710      	adds	r7, #16
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	40013800 	.word	0x40013800
 800409c:	51eb851f 	.word	0x51eb851f

080040a0 <__errno>:
 80040a0:	4b01      	ldr	r3, [pc, #4]	; (80040a8 <__errno+0x8>)
 80040a2:	6818      	ldr	r0, [r3, #0]
 80040a4:	4770      	bx	lr
 80040a6:	bf00      	nop
 80040a8:	20000014 	.word	0x20000014

080040ac <__libc_init_array>:
 80040ac:	b570      	push	{r4, r5, r6, lr}
 80040ae:	2600      	movs	r6, #0
 80040b0:	4d0c      	ldr	r5, [pc, #48]	; (80040e4 <__libc_init_array+0x38>)
 80040b2:	4c0d      	ldr	r4, [pc, #52]	; (80040e8 <__libc_init_array+0x3c>)
 80040b4:	1b64      	subs	r4, r4, r5
 80040b6:	10a4      	asrs	r4, r4, #2
 80040b8:	42a6      	cmp	r6, r4
 80040ba:	d109      	bne.n	80040d0 <__libc_init_array+0x24>
 80040bc:	f000 fcb0 	bl	8004a20 <_init>
 80040c0:	2600      	movs	r6, #0
 80040c2:	4d0a      	ldr	r5, [pc, #40]	; (80040ec <__libc_init_array+0x40>)
 80040c4:	4c0a      	ldr	r4, [pc, #40]	; (80040f0 <__libc_init_array+0x44>)
 80040c6:	1b64      	subs	r4, r4, r5
 80040c8:	10a4      	asrs	r4, r4, #2
 80040ca:	42a6      	cmp	r6, r4
 80040cc:	d105      	bne.n	80040da <__libc_init_array+0x2e>
 80040ce:	bd70      	pop	{r4, r5, r6, pc}
 80040d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80040d4:	4798      	blx	r3
 80040d6:	3601      	adds	r6, #1
 80040d8:	e7ee      	b.n	80040b8 <__libc_init_array+0xc>
 80040da:	f855 3b04 	ldr.w	r3, [r5], #4
 80040de:	4798      	blx	r3
 80040e0:	3601      	adds	r6, #1
 80040e2:	e7f2      	b.n	80040ca <__libc_init_array+0x1e>
 80040e4:	08005e04 	.word	0x08005e04
 80040e8:	08005e04 	.word	0x08005e04
 80040ec:	08005e04 	.word	0x08005e04
 80040f0:	08005e08 	.word	0x08005e08

080040f4 <memcpy>:
 80040f4:	440a      	add	r2, r1
 80040f6:	4291      	cmp	r1, r2
 80040f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80040fc:	d100      	bne.n	8004100 <memcpy+0xc>
 80040fe:	4770      	bx	lr
 8004100:	b510      	push	{r4, lr}
 8004102:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004106:	4291      	cmp	r1, r2
 8004108:	f803 4f01 	strb.w	r4, [r3, #1]!
 800410c:	d1f9      	bne.n	8004102 <memcpy+0xe>
 800410e:	bd10      	pop	{r4, pc}

08004110 <memmove>:
 8004110:	4288      	cmp	r0, r1
 8004112:	b510      	push	{r4, lr}
 8004114:	eb01 0402 	add.w	r4, r1, r2
 8004118:	d902      	bls.n	8004120 <memmove+0x10>
 800411a:	4284      	cmp	r4, r0
 800411c:	4623      	mov	r3, r4
 800411e:	d807      	bhi.n	8004130 <memmove+0x20>
 8004120:	1e43      	subs	r3, r0, #1
 8004122:	42a1      	cmp	r1, r4
 8004124:	d008      	beq.n	8004138 <memmove+0x28>
 8004126:	f811 2b01 	ldrb.w	r2, [r1], #1
 800412a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800412e:	e7f8      	b.n	8004122 <memmove+0x12>
 8004130:	4601      	mov	r1, r0
 8004132:	4402      	add	r2, r0
 8004134:	428a      	cmp	r2, r1
 8004136:	d100      	bne.n	800413a <memmove+0x2a>
 8004138:	bd10      	pop	{r4, pc}
 800413a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800413e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004142:	e7f7      	b.n	8004134 <memmove+0x24>

08004144 <memset>:
 8004144:	4603      	mov	r3, r0
 8004146:	4402      	add	r2, r0
 8004148:	4293      	cmp	r3, r2
 800414a:	d100      	bne.n	800414e <memset+0xa>
 800414c:	4770      	bx	lr
 800414e:	f803 1b01 	strb.w	r1, [r3], #1
 8004152:	e7f9      	b.n	8004148 <memset+0x4>

08004154 <sniprintf>:
 8004154:	b40c      	push	{r2, r3}
 8004156:	b530      	push	{r4, r5, lr}
 8004158:	4b17      	ldr	r3, [pc, #92]	; (80041b8 <sniprintf+0x64>)
 800415a:	1e0c      	subs	r4, r1, #0
 800415c:	681d      	ldr	r5, [r3, #0]
 800415e:	b09d      	sub	sp, #116	; 0x74
 8004160:	da08      	bge.n	8004174 <sniprintf+0x20>
 8004162:	238b      	movs	r3, #139	; 0x8b
 8004164:	f04f 30ff 	mov.w	r0, #4294967295
 8004168:	602b      	str	r3, [r5, #0]
 800416a:	b01d      	add	sp, #116	; 0x74
 800416c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004170:	b002      	add	sp, #8
 8004172:	4770      	bx	lr
 8004174:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004178:	f8ad 3014 	strh.w	r3, [sp, #20]
 800417c:	bf0c      	ite	eq
 800417e:	4623      	moveq	r3, r4
 8004180:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004184:	9304      	str	r3, [sp, #16]
 8004186:	9307      	str	r3, [sp, #28]
 8004188:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800418c:	9002      	str	r0, [sp, #8]
 800418e:	9006      	str	r0, [sp, #24]
 8004190:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004194:	4628      	mov	r0, r5
 8004196:	ab21      	add	r3, sp, #132	; 0x84
 8004198:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800419a:	a902      	add	r1, sp, #8
 800419c:	9301      	str	r3, [sp, #4]
 800419e:	f000 f869 	bl	8004274 <_svfiprintf_r>
 80041a2:	1c43      	adds	r3, r0, #1
 80041a4:	bfbc      	itt	lt
 80041a6:	238b      	movlt	r3, #139	; 0x8b
 80041a8:	602b      	strlt	r3, [r5, #0]
 80041aa:	2c00      	cmp	r4, #0
 80041ac:	d0dd      	beq.n	800416a <sniprintf+0x16>
 80041ae:	2200      	movs	r2, #0
 80041b0:	9b02      	ldr	r3, [sp, #8]
 80041b2:	701a      	strb	r2, [r3, #0]
 80041b4:	e7d9      	b.n	800416a <sniprintf+0x16>
 80041b6:	bf00      	nop
 80041b8:	20000014 	.word	0x20000014

080041bc <__ssputs_r>:
 80041bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041c0:	688e      	ldr	r6, [r1, #8]
 80041c2:	4682      	mov	sl, r0
 80041c4:	429e      	cmp	r6, r3
 80041c6:	460c      	mov	r4, r1
 80041c8:	4690      	mov	r8, r2
 80041ca:	461f      	mov	r7, r3
 80041cc:	d838      	bhi.n	8004240 <__ssputs_r+0x84>
 80041ce:	898a      	ldrh	r2, [r1, #12]
 80041d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80041d4:	d032      	beq.n	800423c <__ssputs_r+0x80>
 80041d6:	6825      	ldr	r5, [r4, #0]
 80041d8:	6909      	ldr	r1, [r1, #16]
 80041da:	3301      	adds	r3, #1
 80041dc:	eba5 0901 	sub.w	r9, r5, r1
 80041e0:	6965      	ldr	r5, [r4, #20]
 80041e2:	444b      	add	r3, r9
 80041e4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80041e8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80041ec:	106d      	asrs	r5, r5, #1
 80041ee:	429d      	cmp	r5, r3
 80041f0:	bf38      	it	cc
 80041f2:	461d      	movcc	r5, r3
 80041f4:	0553      	lsls	r3, r2, #21
 80041f6:	d531      	bpl.n	800425c <__ssputs_r+0xa0>
 80041f8:	4629      	mov	r1, r5
 80041fa:	f000 fb47 	bl	800488c <_malloc_r>
 80041fe:	4606      	mov	r6, r0
 8004200:	b950      	cbnz	r0, 8004218 <__ssputs_r+0x5c>
 8004202:	230c      	movs	r3, #12
 8004204:	f04f 30ff 	mov.w	r0, #4294967295
 8004208:	f8ca 3000 	str.w	r3, [sl]
 800420c:	89a3      	ldrh	r3, [r4, #12]
 800420e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004212:	81a3      	strh	r3, [r4, #12]
 8004214:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004218:	464a      	mov	r2, r9
 800421a:	6921      	ldr	r1, [r4, #16]
 800421c:	f7ff ff6a 	bl	80040f4 <memcpy>
 8004220:	89a3      	ldrh	r3, [r4, #12]
 8004222:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004226:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800422a:	81a3      	strh	r3, [r4, #12]
 800422c:	6126      	str	r6, [r4, #16]
 800422e:	444e      	add	r6, r9
 8004230:	6026      	str	r6, [r4, #0]
 8004232:	463e      	mov	r6, r7
 8004234:	6165      	str	r5, [r4, #20]
 8004236:	eba5 0509 	sub.w	r5, r5, r9
 800423a:	60a5      	str	r5, [r4, #8]
 800423c:	42be      	cmp	r6, r7
 800423e:	d900      	bls.n	8004242 <__ssputs_r+0x86>
 8004240:	463e      	mov	r6, r7
 8004242:	4632      	mov	r2, r6
 8004244:	4641      	mov	r1, r8
 8004246:	6820      	ldr	r0, [r4, #0]
 8004248:	f7ff ff62 	bl	8004110 <memmove>
 800424c:	68a3      	ldr	r3, [r4, #8]
 800424e:	2000      	movs	r0, #0
 8004250:	1b9b      	subs	r3, r3, r6
 8004252:	60a3      	str	r3, [r4, #8]
 8004254:	6823      	ldr	r3, [r4, #0]
 8004256:	4433      	add	r3, r6
 8004258:	6023      	str	r3, [r4, #0]
 800425a:	e7db      	b.n	8004214 <__ssputs_r+0x58>
 800425c:	462a      	mov	r2, r5
 800425e:	f000 fb89 	bl	8004974 <_realloc_r>
 8004262:	4606      	mov	r6, r0
 8004264:	2800      	cmp	r0, #0
 8004266:	d1e1      	bne.n	800422c <__ssputs_r+0x70>
 8004268:	4650      	mov	r0, sl
 800426a:	6921      	ldr	r1, [r4, #16]
 800426c:	f000 faa6 	bl	80047bc <_free_r>
 8004270:	e7c7      	b.n	8004202 <__ssputs_r+0x46>
	...

08004274 <_svfiprintf_r>:
 8004274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004278:	4698      	mov	r8, r3
 800427a:	898b      	ldrh	r3, [r1, #12]
 800427c:	4607      	mov	r7, r0
 800427e:	061b      	lsls	r3, r3, #24
 8004280:	460d      	mov	r5, r1
 8004282:	4614      	mov	r4, r2
 8004284:	b09d      	sub	sp, #116	; 0x74
 8004286:	d50e      	bpl.n	80042a6 <_svfiprintf_r+0x32>
 8004288:	690b      	ldr	r3, [r1, #16]
 800428a:	b963      	cbnz	r3, 80042a6 <_svfiprintf_r+0x32>
 800428c:	2140      	movs	r1, #64	; 0x40
 800428e:	f000 fafd 	bl	800488c <_malloc_r>
 8004292:	6028      	str	r0, [r5, #0]
 8004294:	6128      	str	r0, [r5, #16]
 8004296:	b920      	cbnz	r0, 80042a2 <_svfiprintf_r+0x2e>
 8004298:	230c      	movs	r3, #12
 800429a:	603b      	str	r3, [r7, #0]
 800429c:	f04f 30ff 	mov.w	r0, #4294967295
 80042a0:	e0d1      	b.n	8004446 <_svfiprintf_r+0x1d2>
 80042a2:	2340      	movs	r3, #64	; 0x40
 80042a4:	616b      	str	r3, [r5, #20]
 80042a6:	2300      	movs	r3, #0
 80042a8:	9309      	str	r3, [sp, #36]	; 0x24
 80042aa:	2320      	movs	r3, #32
 80042ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80042b0:	2330      	movs	r3, #48	; 0x30
 80042b2:	f04f 0901 	mov.w	r9, #1
 80042b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80042ba:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004460 <_svfiprintf_r+0x1ec>
 80042be:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80042c2:	4623      	mov	r3, r4
 80042c4:	469a      	mov	sl, r3
 80042c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80042ca:	b10a      	cbz	r2, 80042d0 <_svfiprintf_r+0x5c>
 80042cc:	2a25      	cmp	r2, #37	; 0x25
 80042ce:	d1f9      	bne.n	80042c4 <_svfiprintf_r+0x50>
 80042d0:	ebba 0b04 	subs.w	fp, sl, r4
 80042d4:	d00b      	beq.n	80042ee <_svfiprintf_r+0x7a>
 80042d6:	465b      	mov	r3, fp
 80042d8:	4622      	mov	r2, r4
 80042da:	4629      	mov	r1, r5
 80042dc:	4638      	mov	r0, r7
 80042de:	f7ff ff6d 	bl	80041bc <__ssputs_r>
 80042e2:	3001      	adds	r0, #1
 80042e4:	f000 80aa 	beq.w	800443c <_svfiprintf_r+0x1c8>
 80042e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80042ea:	445a      	add	r2, fp
 80042ec:	9209      	str	r2, [sp, #36]	; 0x24
 80042ee:	f89a 3000 	ldrb.w	r3, [sl]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	f000 80a2 	beq.w	800443c <_svfiprintf_r+0x1c8>
 80042f8:	2300      	movs	r3, #0
 80042fa:	f04f 32ff 	mov.w	r2, #4294967295
 80042fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004302:	f10a 0a01 	add.w	sl, sl, #1
 8004306:	9304      	str	r3, [sp, #16]
 8004308:	9307      	str	r3, [sp, #28]
 800430a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800430e:	931a      	str	r3, [sp, #104]	; 0x68
 8004310:	4654      	mov	r4, sl
 8004312:	2205      	movs	r2, #5
 8004314:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004318:	4851      	ldr	r0, [pc, #324]	; (8004460 <_svfiprintf_r+0x1ec>)
 800431a:	f000 fa41 	bl	80047a0 <memchr>
 800431e:	9a04      	ldr	r2, [sp, #16]
 8004320:	b9d8      	cbnz	r0, 800435a <_svfiprintf_r+0xe6>
 8004322:	06d0      	lsls	r0, r2, #27
 8004324:	bf44      	itt	mi
 8004326:	2320      	movmi	r3, #32
 8004328:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800432c:	0711      	lsls	r1, r2, #28
 800432e:	bf44      	itt	mi
 8004330:	232b      	movmi	r3, #43	; 0x2b
 8004332:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004336:	f89a 3000 	ldrb.w	r3, [sl]
 800433a:	2b2a      	cmp	r3, #42	; 0x2a
 800433c:	d015      	beq.n	800436a <_svfiprintf_r+0xf6>
 800433e:	4654      	mov	r4, sl
 8004340:	2000      	movs	r0, #0
 8004342:	f04f 0c0a 	mov.w	ip, #10
 8004346:	9a07      	ldr	r2, [sp, #28]
 8004348:	4621      	mov	r1, r4
 800434a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800434e:	3b30      	subs	r3, #48	; 0x30
 8004350:	2b09      	cmp	r3, #9
 8004352:	d94e      	bls.n	80043f2 <_svfiprintf_r+0x17e>
 8004354:	b1b0      	cbz	r0, 8004384 <_svfiprintf_r+0x110>
 8004356:	9207      	str	r2, [sp, #28]
 8004358:	e014      	b.n	8004384 <_svfiprintf_r+0x110>
 800435a:	eba0 0308 	sub.w	r3, r0, r8
 800435e:	fa09 f303 	lsl.w	r3, r9, r3
 8004362:	4313      	orrs	r3, r2
 8004364:	46a2      	mov	sl, r4
 8004366:	9304      	str	r3, [sp, #16]
 8004368:	e7d2      	b.n	8004310 <_svfiprintf_r+0x9c>
 800436a:	9b03      	ldr	r3, [sp, #12]
 800436c:	1d19      	adds	r1, r3, #4
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	9103      	str	r1, [sp, #12]
 8004372:	2b00      	cmp	r3, #0
 8004374:	bfbb      	ittet	lt
 8004376:	425b      	neglt	r3, r3
 8004378:	f042 0202 	orrlt.w	r2, r2, #2
 800437c:	9307      	strge	r3, [sp, #28]
 800437e:	9307      	strlt	r3, [sp, #28]
 8004380:	bfb8      	it	lt
 8004382:	9204      	strlt	r2, [sp, #16]
 8004384:	7823      	ldrb	r3, [r4, #0]
 8004386:	2b2e      	cmp	r3, #46	; 0x2e
 8004388:	d10c      	bne.n	80043a4 <_svfiprintf_r+0x130>
 800438a:	7863      	ldrb	r3, [r4, #1]
 800438c:	2b2a      	cmp	r3, #42	; 0x2a
 800438e:	d135      	bne.n	80043fc <_svfiprintf_r+0x188>
 8004390:	9b03      	ldr	r3, [sp, #12]
 8004392:	3402      	adds	r4, #2
 8004394:	1d1a      	adds	r2, r3, #4
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	9203      	str	r2, [sp, #12]
 800439a:	2b00      	cmp	r3, #0
 800439c:	bfb8      	it	lt
 800439e:	f04f 33ff 	movlt.w	r3, #4294967295
 80043a2:	9305      	str	r3, [sp, #20]
 80043a4:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8004464 <_svfiprintf_r+0x1f0>
 80043a8:	2203      	movs	r2, #3
 80043aa:	4650      	mov	r0, sl
 80043ac:	7821      	ldrb	r1, [r4, #0]
 80043ae:	f000 f9f7 	bl	80047a0 <memchr>
 80043b2:	b140      	cbz	r0, 80043c6 <_svfiprintf_r+0x152>
 80043b4:	2340      	movs	r3, #64	; 0x40
 80043b6:	eba0 000a 	sub.w	r0, r0, sl
 80043ba:	fa03 f000 	lsl.w	r0, r3, r0
 80043be:	9b04      	ldr	r3, [sp, #16]
 80043c0:	3401      	adds	r4, #1
 80043c2:	4303      	orrs	r3, r0
 80043c4:	9304      	str	r3, [sp, #16]
 80043c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043ca:	2206      	movs	r2, #6
 80043cc:	4826      	ldr	r0, [pc, #152]	; (8004468 <_svfiprintf_r+0x1f4>)
 80043ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80043d2:	f000 f9e5 	bl	80047a0 <memchr>
 80043d6:	2800      	cmp	r0, #0
 80043d8:	d038      	beq.n	800444c <_svfiprintf_r+0x1d8>
 80043da:	4b24      	ldr	r3, [pc, #144]	; (800446c <_svfiprintf_r+0x1f8>)
 80043dc:	bb1b      	cbnz	r3, 8004426 <_svfiprintf_r+0x1b2>
 80043de:	9b03      	ldr	r3, [sp, #12]
 80043e0:	3307      	adds	r3, #7
 80043e2:	f023 0307 	bic.w	r3, r3, #7
 80043e6:	3308      	adds	r3, #8
 80043e8:	9303      	str	r3, [sp, #12]
 80043ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043ec:	4433      	add	r3, r6
 80043ee:	9309      	str	r3, [sp, #36]	; 0x24
 80043f0:	e767      	b.n	80042c2 <_svfiprintf_r+0x4e>
 80043f2:	460c      	mov	r4, r1
 80043f4:	2001      	movs	r0, #1
 80043f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80043fa:	e7a5      	b.n	8004348 <_svfiprintf_r+0xd4>
 80043fc:	2300      	movs	r3, #0
 80043fe:	f04f 0c0a 	mov.w	ip, #10
 8004402:	4619      	mov	r1, r3
 8004404:	3401      	adds	r4, #1
 8004406:	9305      	str	r3, [sp, #20]
 8004408:	4620      	mov	r0, r4
 800440a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800440e:	3a30      	subs	r2, #48	; 0x30
 8004410:	2a09      	cmp	r2, #9
 8004412:	d903      	bls.n	800441c <_svfiprintf_r+0x1a8>
 8004414:	2b00      	cmp	r3, #0
 8004416:	d0c5      	beq.n	80043a4 <_svfiprintf_r+0x130>
 8004418:	9105      	str	r1, [sp, #20]
 800441a:	e7c3      	b.n	80043a4 <_svfiprintf_r+0x130>
 800441c:	4604      	mov	r4, r0
 800441e:	2301      	movs	r3, #1
 8004420:	fb0c 2101 	mla	r1, ip, r1, r2
 8004424:	e7f0      	b.n	8004408 <_svfiprintf_r+0x194>
 8004426:	ab03      	add	r3, sp, #12
 8004428:	9300      	str	r3, [sp, #0]
 800442a:	462a      	mov	r2, r5
 800442c:	4638      	mov	r0, r7
 800442e:	4b10      	ldr	r3, [pc, #64]	; (8004470 <_svfiprintf_r+0x1fc>)
 8004430:	a904      	add	r1, sp, #16
 8004432:	f3af 8000 	nop.w
 8004436:	1c42      	adds	r2, r0, #1
 8004438:	4606      	mov	r6, r0
 800443a:	d1d6      	bne.n	80043ea <_svfiprintf_r+0x176>
 800443c:	89ab      	ldrh	r3, [r5, #12]
 800443e:	065b      	lsls	r3, r3, #25
 8004440:	f53f af2c 	bmi.w	800429c <_svfiprintf_r+0x28>
 8004444:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004446:	b01d      	add	sp, #116	; 0x74
 8004448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800444c:	ab03      	add	r3, sp, #12
 800444e:	9300      	str	r3, [sp, #0]
 8004450:	462a      	mov	r2, r5
 8004452:	4638      	mov	r0, r7
 8004454:	4b06      	ldr	r3, [pc, #24]	; (8004470 <_svfiprintf_r+0x1fc>)
 8004456:	a904      	add	r1, sp, #16
 8004458:	f000 f87c 	bl	8004554 <_printf_i>
 800445c:	e7eb      	b.n	8004436 <_svfiprintf_r+0x1c2>
 800445e:	bf00      	nop
 8004460:	08005dce 	.word	0x08005dce
 8004464:	08005dd4 	.word	0x08005dd4
 8004468:	08005dd8 	.word	0x08005dd8
 800446c:	00000000 	.word	0x00000000
 8004470:	080041bd 	.word	0x080041bd

08004474 <_printf_common>:
 8004474:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004478:	4616      	mov	r6, r2
 800447a:	4699      	mov	r9, r3
 800447c:	688a      	ldr	r2, [r1, #8]
 800447e:	690b      	ldr	r3, [r1, #16]
 8004480:	4607      	mov	r7, r0
 8004482:	4293      	cmp	r3, r2
 8004484:	bfb8      	it	lt
 8004486:	4613      	movlt	r3, r2
 8004488:	6033      	str	r3, [r6, #0]
 800448a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800448e:	460c      	mov	r4, r1
 8004490:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004494:	b10a      	cbz	r2, 800449a <_printf_common+0x26>
 8004496:	3301      	adds	r3, #1
 8004498:	6033      	str	r3, [r6, #0]
 800449a:	6823      	ldr	r3, [r4, #0]
 800449c:	0699      	lsls	r1, r3, #26
 800449e:	bf42      	ittt	mi
 80044a0:	6833      	ldrmi	r3, [r6, #0]
 80044a2:	3302      	addmi	r3, #2
 80044a4:	6033      	strmi	r3, [r6, #0]
 80044a6:	6825      	ldr	r5, [r4, #0]
 80044a8:	f015 0506 	ands.w	r5, r5, #6
 80044ac:	d106      	bne.n	80044bc <_printf_common+0x48>
 80044ae:	f104 0a19 	add.w	sl, r4, #25
 80044b2:	68e3      	ldr	r3, [r4, #12]
 80044b4:	6832      	ldr	r2, [r6, #0]
 80044b6:	1a9b      	subs	r3, r3, r2
 80044b8:	42ab      	cmp	r3, r5
 80044ba:	dc28      	bgt.n	800450e <_printf_common+0x9a>
 80044bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80044c0:	1e13      	subs	r3, r2, #0
 80044c2:	6822      	ldr	r2, [r4, #0]
 80044c4:	bf18      	it	ne
 80044c6:	2301      	movne	r3, #1
 80044c8:	0692      	lsls	r2, r2, #26
 80044ca:	d42d      	bmi.n	8004528 <_printf_common+0xb4>
 80044cc:	4649      	mov	r1, r9
 80044ce:	4638      	mov	r0, r7
 80044d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80044d4:	47c0      	blx	r8
 80044d6:	3001      	adds	r0, #1
 80044d8:	d020      	beq.n	800451c <_printf_common+0xa8>
 80044da:	6823      	ldr	r3, [r4, #0]
 80044dc:	68e5      	ldr	r5, [r4, #12]
 80044de:	f003 0306 	and.w	r3, r3, #6
 80044e2:	2b04      	cmp	r3, #4
 80044e4:	bf18      	it	ne
 80044e6:	2500      	movne	r5, #0
 80044e8:	6832      	ldr	r2, [r6, #0]
 80044ea:	f04f 0600 	mov.w	r6, #0
 80044ee:	68a3      	ldr	r3, [r4, #8]
 80044f0:	bf08      	it	eq
 80044f2:	1aad      	subeq	r5, r5, r2
 80044f4:	6922      	ldr	r2, [r4, #16]
 80044f6:	bf08      	it	eq
 80044f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80044fc:	4293      	cmp	r3, r2
 80044fe:	bfc4      	itt	gt
 8004500:	1a9b      	subgt	r3, r3, r2
 8004502:	18ed      	addgt	r5, r5, r3
 8004504:	341a      	adds	r4, #26
 8004506:	42b5      	cmp	r5, r6
 8004508:	d11a      	bne.n	8004540 <_printf_common+0xcc>
 800450a:	2000      	movs	r0, #0
 800450c:	e008      	b.n	8004520 <_printf_common+0xac>
 800450e:	2301      	movs	r3, #1
 8004510:	4652      	mov	r2, sl
 8004512:	4649      	mov	r1, r9
 8004514:	4638      	mov	r0, r7
 8004516:	47c0      	blx	r8
 8004518:	3001      	adds	r0, #1
 800451a:	d103      	bne.n	8004524 <_printf_common+0xb0>
 800451c:	f04f 30ff 	mov.w	r0, #4294967295
 8004520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004524:	3501      	adds	r5, #1
 8004526:	e7c4      	b.n	80044b2 <_printf_common+0x3e>
 8004528:	2030      	movs	r0, #48	; 0x30
 800452a:	18e1      	adds	r1, r4, r3
 800452c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004530:	1c5a      	adds	r2, r3, #1
 8004532:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004536:	4422      	add	r2, r4
 8004538:	3302      	adds	r3, #2
 800453a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800453e:	e7c5      	b.n	80044cc <_printf_common+0x58>
 8004540:	2301      	movs	r3, #1
 8004542:	4622      	mov	r2, r4
 8004544:	4649      	mov	r1, r9
 8004546:	4638      	mov	r0, r7
 8004548:	47c0      	blx	r8
 800454a:	3001      	adds	r0, #1
 800454c:	d0e6      	beq.n	800451c <_printf_common+0xa8>
 800454e:	3601      	adds	r6, #1
 8004550:	e7d9      	b.n	8004506 <_printf_common+0x92>
	...

08004554 <_printf_i>:
 8004554:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004558:	7e0f      	ldrb	r7, [r1, #24]
 800455a:	4691      	mov	r9, r2
 800455c:	2f78      	cmp	r7, #120	; 0x78
 800455e:	4680      	mov	r8, r0
 8004560:	460c      	mov	r4, r1
 8004562:	469a      	mov	sl, r3
 8004564:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004566:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800456a:	d807      	bhi.n	800457c <_printf_i+0x28>
 800456c:	2f62      	cmp	r7, #98	; 0x62
 800456e:	d80a      	bhi.n	8004586 <_printf_i+0x32>
 8004570:	2f00      	cmp	r7, #0
 8004572:	f000 80d9 	beq.w	8004728 <_printf_i+0x1d4>
 8004576:	2f58      	cmp	r7, #88	; 0x58
 8004578:	f000 80a4 	beq.w	80046c4 <_printf_i+0x170>
 800457c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004580:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004584:	e03a      	b.n	80045fc <_printf_i+0xa8>
 8004586:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800458a:	2b15      	cmp	r3, #21
 800458c:	d8f6      	bhi.n	800457c <_printf_i+0x28>
 800458e:	a101      	add	r1, pc, #4	; (adr r1, 8004594 <_printf_i+0x40>)
 8004590:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004594:	080045ed 	.word	0x080045ed
 8004598:	08004601 	.word	0x08004601
 800459c:	0800457d 	.word	0x0800457d
 80045a0:	0800457d 	.word	0x0800457d
 80045a4:	0800457d 	.word	0x0800457d
 80045a8:	0800457d 	.word	0x0800457d
 80045ac:	08004601 	.word	0x08004601
 80045b0:	0800457d 	.word	0x0800457d
 80045b4:	0800457d 	.word	0x0800457d
 80045b8:	0800457d 	.word	0x0800457d
 80045bc:	0800457d 	.word	0x0800457d
 80045c0:	0800470f 	.word	0x0800470f
 80045c4:	08004631 	.word	0x08004631
 80045c8:	080046f1 	.word	0x080046f1
 80045cc:	0800457d 	.word	0x0800457d
 80045d0:	0800457d 	.word	0x0800457d
 80045d4:	08004731 	.word	0x08004731
 80045d8:	0800457d 	.word	0x0800457d
 80045dc:	08004631 	.word	0x08004631
 80045e0:	0800457d 	.word	0x0800457d
 80045e4:	0800457d 	.word	0x0800457d
 80045e8:	080046f9 	.word	0x080046f9
 80045ec:	682b      	ldr	r3, [r5, #0]
 80045ee:	1d1a      	adds	r2, r3, #4
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	602a      	str	r2, [r5, #0]
 80045f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80045f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80045fc:	2301      	movs	r3, #1
 80045fe:	e0a4      	b.n	800474a <_printf_i+0x1f6>
 8004600:	6820      	ldr	r0, [r4, #0]
 8004602:	6829      	ldr	r1, [r5, #0]
 8004604:	0606      	lsls	r6, r0, #24
 8004606:	f101 0304 	add.w	r3, r1, #4
 800460a:	d50a      	bpl.n	8004622 <_printf_i+0xce>
 800460c:	680e      	ldr	r6, [r1, #0]
 800460e:	602b      	str	r3, [r5, #0]
 8004610:	2e00      	cmp	r6, #0
 8004612:	da03      	bge.n	800461c <_printf_i+0xc8>
 8004614:	232d      	movs	r3, #45	; 0x2d
 8004616:	4276      	negs	r6, r6
 8004618:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800461c:	230a      	movs	r3, #10
 800461e:	485e      	ldr	r0, [pc, #376]	; (8004798 <_printf_i+0x244>)
 8004620:	e019      	b.n	8004656 <_printf_i+0x102>
 8004622:	680e      	ldr	r6, [r1, #0]
 8004624:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004628:	602b      	str	r3, [r5, #0]
 800462a:	bf18      	it	ne
 800462c:	b236      	sxthne	r6, r6
 800462e:	e7ef      	b.n	8004610 <_printf_i+0xbc>
 8004630:	682b      	ldr	r3, [r5, #0]
 8004632:	6820      	ldr	r0, [r4, #0]
 8004634:	1d19      	adds	r1, r3, #4
 8004636:	6029      	str	r1, [r5, #0]
 8004638:	0601      	lsls	r1, r0, #24
 800463a:	d501      	bpl.n	8004640 <_printf_i+0xec>
 800463c:	681e      	ldr	r6, [r3, #0]
 800463e:	e002      	b.n	8004646 <_printf_i+0xf2>
 8004640:	0646      	lsls	r6, r0, #25
 8004642:	d5fb      	bpl.n	800463c <_printf_i+0xe8>
 8004644:	881e      	ldrh	r6, [r3, #0]
 8004646:	2f6f      	cmp	r7, #111	; 0x6f
 8004648:	bf0c      	ite	eq
 800464a:	2308      	moveq	r3, #8
 800464c:	230a      	movne	r3, #10
 800464e:	4852      	ldr	r0, [pc, #328]	; (8004798 <_printf_i+0x244>)
 8004650:	2100      	movs	r1, #0
 8004652:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004656:	6865      	ldr	r5, [r4, #4]
 8004658:	2d00      	cmp	r5, #0
 800465a:	bfa8      	it	ge
 800465c:	6821      	ldrge	r1, [r4, #0]
 800465e:	60a5      	str	r5, [r4, #8]
 8004660:	bfa4      	itt	ge
 8004662:	f021 0104 	bicge.w	r1, r1, #4
 8004666:	6021      	strge	r1, [r4, #0]
 8004668:	b90e      	cbnz	r6, 800466e <_printf_i+0x11a>
 800466a:	2d00      	cmp	r5, #0
 800466c:	d04d      	beq.n	800470a <_printf_i+0x1b6>
 800466e:	4615      	mov	r5, r2
 8004670:	fbb6 f1f3 	udiv	r1, r6, r3
 8004674:	fb03 6711 	mls	r7, r3, r1, r6
 8004678:	5dc7      	ldrb	r7, [r0, r7]
 800467a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800467e:	4637      	mov	r7, r6
 8004680:	42bb      	cmp	r3, r7
 8004682:	460e      	mov	r6, r1
 8004684:	d9f4      	bls.n	8004670 <_printf_i+0x11c>
 8004686:	2b08      	cmp	r3, #8
 8004688:	d10b      	bne.n	80046a2 <_printf_i+0x14e>
 800468a:	6823      	ldr	r3, [r4, #0]
 800468c:	07de      	lsls	r6, r3, #31
 800468e:	d508      	bpl.n	80046a2 <_printf_i+0x14e>
 8004690:	6923      	ldr	r3, [r4, #16]
 8004692:	6861      	ldr	r1, [r4, #4]
 8004694:	4299      	cmp	r1, r3
 8004696:	bfde      	ittt	le
 8004698:	2330      	movle	r3, #48	; 0x30
 800469a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800469e:	f105 35ff 	addle.w	r5, r5, #4294967295
 80046a2:	1b52      	subs	r2, r2, r5
 80046a4:	6122      	str	r2, [r4, #16]
 80046a6:	464b      	mov	r3, r9
 80046a8:	4621      	mov	r1, r4
 80046aa:	4640      	mov	r0, r8
 80046ac:	f8cd a000 	str.w	sl, [sp]
 80046b0:	aa03      	add	r2, sp, #12
 80046b2:	f7ff fedf 	bl	8004474 <_printf_common>
 80046b6:	3001      	adds	r0, #1
 80046b8:	d14c      	bne.n	8004754 <_printf_i+0x200>
 80046ba:	f04f 30ff 	mov.w	r0, #4294967295
 80046be:	b004      	add	sp, #16
 80046c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046c4:	4834      	ldr	r0, [pc, #208]	; (8004798 <_printf_i+0x244>)
 80046c6:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80046ca:	6829      	ldr	r1, [r5, #0]
 80046cc:	6823      	ldr	r3, [r4, #0]
 80046ce:	f851 6b04 	ldr.w	r6, [r1], #4
 80046d2:	6029      	str	r1, [r5, #0]
 80046d4:	061d      	lsls	r5, r3, #24
 80046d6:	d514      	bpl.n	8004702 <_printf_i+0x1ae>
 80046d8:	07df      	lsls	r7, r3, #31
 80046da:	bf44      	itt	mi
 80046dc:	f043 0320 	orrmi.w	r3, r3, #32
 80046e0:	6023      	strmi	r3, [r4, #0]
 80046e2:	b91e      	cbnz	r6, 80046ec <_printf_i+0x198>
 80046e4:	6823      	ldr	r3, [r4, #0]
 80046e6:	f023 0320 	bic.w	r3, r3, #32
 80046ea:	6023      	str	r3, [r4, #0]
 80046ec:	2310      	movs	r3, #16
 80046ee:	e7af      	b.n	8004650 <_printf_i+0xfc>
 80046f0:	6823      	ldr	r3, [r4, #0]
 80046f2:	f043 0320 	orr.w	r3, r3, #32
 80046f6:	6023      	str	r3, [r4, #0]
 80046f8:	2378      	movs	r3, #120	; 0x78
 80046fa:	4828      	ldr	r0, [pc, #160]	; (800479c <_printf_i+0x248>)
 80046fc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004700:	e7e3      	b.n	80046ca <_printf_i+0x176>
 8004702:	0659      	lsls	r1, r3, #25
 8004704:	bf48      	it	mi
 8004706:	b2b6      	uxthmi	r6, r6
 8004708:	e7e6      	b.n	80046d8 <_printf_i+0x184>
 800470a:	4615      	mov	r5, r2
 800470c:	e7bb      	b.n	8004686 <_printf_i+0x132>
 800470e:	682b      	ldr	r3, [r5, #0]
 8004710:	6826      	ldr	r6, [r4, #0]
 8004712:	1d18      	adds	r0, r3, #4
 8004714:	6961      	ldr	r1, [r4, #20]
 8004716:	6028      	str	r0, [r5, #0]
 8004718:	0635      	lsls	r5, r6, #24
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	d501      	bpl.n	8004722 <_printf_i+0x1ce>
 800471e:	6019      	str	r1, [r3, #0]
 8004720:	e002      	b.n	8004728 <_printf_i+0x1d4>
 8004722:	0670      	lsls	r0, r6, #25
 8004724:	d5fb      	bpl.n	800471e <_printf_i+0x1ca>
 8004726:	8019      	strh	r1, [r3, #0]
 8004728:	2300      	movs	r3, #0
 800472a:	4615      	mov	r5, r2
 800472c:	6123      	str	r3, [r4, #16]
 800472e:	e7ba      	b.n	80046a6 <_printf_i+0x152>
 8004730:	682b      	ldr	r3, [r5, #0]
 8004732:	2100      	movs	r1, #0
 8004734:	1d1a      	adds	r2, r3, #4
 8004736:	602a      	str	r2, [r5, #0]
 8004738:	681d      	ldr	r5, [r3, #0]
 800473a:	6862      	ldr	r2, [r4, #4]
 800473c:	4628      	mov	r0, r5
 800473e:	f000 f82f 	bl	80047a0 <memchr>
 8004742:	b108      	cbz	r0, 8004748 <_printf_i+0x1f4>
 8004744:	1b40      	subs	r0, r0, r5
 8004746:	6060      	str	r0, [r4, #4]
 8004748:	6863      	ldr	r3, [r4, #4]
 800474a:	6123      	str	r3, [r4, #16]
 800474c:	2300      	movs	r3, #0
 800474e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004752:	e7a8      	b.n	80046a6 <_printf_i+0x152>
 8004754:	462a      	mov	r2, r5
 8004756:	4649      	mov	r1, r9
 8004758:	4640      	mov	r0, r8
 800475a:	6923      	ldr	r3, [r4, #16]
 800475c:	47d0      	blx	sl
 800475e:	3001      	adds	r0, #1
 8004760:	d0ab      	beq.n	80046ba <_printf_i+0x166>
 8004762:	6823      	ldr	r3, [r4, #0]
 8004764:	079b      	lsls	r3, r3, #30
 8004766:	d413      	bmi.n	8004790 <_printf_i+0x23c>
 8004768:	68e0      	ldr	r0, [r4, #12]
 800476a:	9b03      	ldr	r3, [sp, #12]
 800476c:	4298      	cmp	r0, r3
 800476e:	bfb8      	it	lt
 8004770:	4618      	movlt	r0, r3
 8004772:	e7a4      	b.n	80046be <_printf_i+0x16a>
 8004774:	2301      	movs	r3, #1
 8004776:	4632      	mov	r2, r6
 8004778:	4649      	mov	r1, r9
 800477a:	4640      	mov	r0, r8
 800477c:	47d0      	blx	sl
 800477e:	3001      	adds	r0, #1
 8004780:	d09b      	beq.n	80046ba <_printf_i+0x166>
 8004782:	3501      	adds	r5, #1
 8004784:	68e3      	ldr	r3, [r4, #12]
 8004786:	9903      	ldr	r1, [sp, #12]
 8004788:	1a5b      	subs	r3, r3, r1
 800478a:	42ab      	cmp	r3, r5
 800478c:	dcf2      	bgt.n	8004774 <_printf_i+0x220>
 800478e:	e7eb      	b.n	8004768 <_printf_i+0x214>
 8004790:	2500      	movs	r5, #0
 8004792:	f104 0619 	add.w	r6, r4, #25
 8004796:	e7f5      	b.n	8004784 <_printf_i+0x230>
 8004798:	08005ddf 	.word	0x08005ddf
 800479c:	08005df0 	.word	0x08005df0

080047a0 <memchr>:
 80047a0:	4603      	mov	r3, r0
 80047a2:	b510      	push	{r4, lr}
 80047a4:	b2c9      	uxtb	r1, r1
 80047a6:	4402      	add	r2, r0
 80047a8:	4293      	cmp	r3, r2
 80047aa:	4618      	mov	r0, r3
 80047ac:	d101      	bne.n	80047b2 <memchr+0x12>
 80047ae:	2000      	movs	r0, #0
 80047b0:	e003      	b.n	80047ba <memchr+0x1a>
 80047b2:	7804      	ldrb	r4, [r0, #0]
 80047b4:	3301      	adds	r3, #1
 80047b6:	428c      	cmp	r4, r1
 80047b8:	d1f6      	bne.n	80047a8 <memchr+0x8>
 80047ba:	bd10      	pop	{r4, pc}

080047bc <_free_r>:
 80047bc:	b538      	push	{r3, r4, r5, lr}
 80047be:	4605      	mov	r5, r0
 80047c0:	2900      	cmp	r1, #0
 80047c2:	d040      	beq.n	8004846 <_free_r+0x8a>
 80047c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80047c8:	1f0c      	subs	r4, r1, #4
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	bfb8      	it	lt
 80047ce:	18e4      	addlt	r4, r4, r3
 80047d0:	f000 f910 	bl	80049f4 <__malloc_lock>
 80047d4:	4a1c      	ldr	r2, [pc, #112]	; (8004848 <_free_r+0x8c>)
 80047d6:	6813      	ldr	r3, [r2, #0]
 80047d8:	b933      	cbnz	r3, 80047e8 <_free_r+0x2c>
 80047da:	6063      	str	r3, [r4, #4]
 80047dc:	6014      	str	r4, [r2, #0]
 80047de:	4628      	mov	r0, r5
 80047e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80047e4:	f000 b90c 	b.w	8004a00 <__malloc_unlock>
 80047e8:	42a3      	cmp	r3, r4
 80047ea:	d908      	bls.n	80047fe <_free_r+0x42>
 80047ec:	6820      	ldr	r0, [r4, #0]
 80047ee:	1821      	adds	r1, r4, r0
 80047f0:	428b      	cmp	r3, r1
 80047f2:	bf01      	itttt	eq
 80047f4:	6819      	ldreq	r1, [r3, #0]
 80047f6:	685b      	ldreq	r3, [r3, #4]
 80047f8:	1809      	addeq	r1, r1, r0
 80047fa:	6021      	streq	r1, [r4, #0]
 80047fc:	e7ed      	b.n	80047da <_free_r+0x1e>
 80047fe:	461a      	mov	r2, r3
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	b10b      	cbz	r3, 8004808 <_free_r+0x4c>
 8004804:	42a3      	cmp	r3, r4
 8004806:	d9fa      	bls.n	80047fe <_free_r+0x42>
 8004808:	6811      	ldr	r1, [r2, #0]
 800480a:	1850      	adds	r0, r2, r1
 800480c:	42a0      	cmp	r0, r4
 800480e:	d10b      	bne.n	8004828 <_free_r+0x6c>
 8004810:	6820      	ldr	r0, [r4, #0]
 8004812:	4401      	add	r1, r0
 8004814:	1850      	adds	r0, r2, r1
 8004816:	4283      	cmp	r3, r0
 8004818:	6011      	str	r1, [r2, #0]
 800481a:	d1e0      	bne.n	80047de <_free_r+0x22>
 800481c:	6818      	ldr	r0, [r3, #0]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	4401      	add	r1, r0
 8004822:	6011      	str	r1, [r2, #0]
 8004824:	6053      	str	r3, [r2, #4]
 8004826:	e7da      	b.n	80047de <_free_r+0x22>
 8004828:	d902      	bls.n	8004830 <_free_r+0x74>
 800482a:	230c      	movs	r3, #12
 800482c:	602b      	str	r3, [r5, #0]
 800482e:	e7d6      	b.n	80047de <_free_r+0x22>
 8004830:	6820      	ldr	r0, [r4, #0]
 8004832:	1821      	adds	r1, r4, r0
 8004834:	428b      	cmp	r3, r1
 8004836:	bf01      	itttt	eq
 8004838:	6819      	ldreq	r1, [r3, #0]
 800483a:	685b      	ldreq	r3, [r3, #4]
 800483c:	1809      	addeq	r1, r1, r0
 800483e:	6021      	streq	r1, [r4, #0]
 8004840:	6063      	str	r3, [r4, #4]
 8004842:	6054      	str	r4, [r2, #4]
 8004844:	e7cb      	b.n	80047de <_free_r+0x22>
 8004846:	bd38      	pop	{r3, r4, r5, pc}
 8004848:	200006a8 	.word	0x200006a8

0800484c <sbrk_aligned>:
 800484c:	b570      	push	{r4, r5, r6, lr}
 800484e:	4e0e      	ldr	r6, [pc, #56]	; (8004888 <sbrk_aligned+0x3c>)
 8004850:	460c      	mov	r4, r1
 8004852:	6831      	ldr	r1, [r6, #0]
 8004854:	4605      	mov	r5, r0
 8004856:	b911      	cbnz	r1, 800485e <sbrk_aligned+0x12>
 8004858:	f000 f8bc 	bl	80049d4 <_sbrk_r>
 800485c:	6030      	str	r0, [r6, #0]
 800485e:	4621      	mov	r1, r4
 8004860:	4628      	mov	r0, r5
 8004862:	f000 f8b7 	bl	80049d4 <_sbrk_r>
 8004866:	1c43      	adds	r3, r0, #1
 8004868:	d00a      	beq.n	8004880 <sbrk_aligned+0x34>
 800486a:	1cc4      	adds	r4, r0, #3
 800486c:	f024 0403 	bic.w	r4, r4, #3
 8004870:	42a0      	cmp	r0, r4
 8004872:	d007      	beq.n	8004884 <sbrk_aligned+0x38>
 8004874:	1a21      	subs	r1, r4, r0
 8004876:	4628      	mov	r0, r5
 8004878:	f000 f8ac 	bl	80049d4 <_sbrk_r>
 800487c:	3001      	adds	r0, #1
 800487e:	d101      	bne.n	8004884 <sbrk_aligned+0x38>
 8004880:	f04f 34ff 	mov.w	r4, #4294967295
 8004884:	4620      	mov	r0, r4
 8004886:	bd70      	pop	{r4, r5, r6, pc}
 8004888:	200006ac 	.word	0x200006ac

0800488c <_malloc_r>:
 800488c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004890:	1ccd      	adds	r5, r1, #3
 8004892:	f025 0503 	bic.w	r5, r5, #3
 8004896:	3508      	adds	r5, #8
 8004898:	2d0c      	cmp	r5, #12
 800489a:	bf38      	it	cc
 800489c:	250c      	movcc	r5, #12
 800489e:	2d00      	cmp	r5, #0
 80048a0:	4607      	mov	r7, r0
 80048a2:	db01      	blt.n	80048a8 <_malloc_r+0x1c>
 80048a4:	42a9      	cmp	r1, r5
 80048a6:	d905      	bls.n	80048b4 <_malloc_r+0x28>
 80048a8:	230c      	movs	r3, #12
 80048aa:	2600      	movs	r6, #0
 80048ac:	603b      	str	r3, [r7, #0]
 80048ae:	4630      	mov	r0, r6
 80048b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80048b4:	4e2e      	ldr	r6, [pc, #184]	; (8004970 <_malloc_r+0xe4>)
 80048b6:	f000 f89d 	bl	80049f4 <__malloc_lock>
 80048ba:	6833      	ldr	r3, [r6, #0]
 80048bc:	461c      	mov	r4, r3
 80048be:	bb34      	cbnz	r4, 800490e <_malloc_r+0x82>
 80048c0:	4629      	mov	r1, r5
 80048c2:	4638      	mov	r0, r7
 80048c4:	f7ff ffc2 	bl	800484c <sbrk_aligned>
 80048c8:	1c43      	adds	r3, r0, #1
 80048ca:	4604      	mov	r4, r0
 80048cc:	d14d      	bne.n	800496a <_malloc_r+0xde>
 80048ce:	6834      	ldr	r4, [r6, #0]
 80048d0:	4626      	mov	r6, r4
 80048d2:	2e00      	cmp	r6, #0
 80048d4:	d140      	bne.n	8004958 <_malloc_r+0xcc>
 80048d6:	6823      	ldr	r3, [r4, #0]
 80048d8:	4631      	mov	r1, r6
 80048da:	4638      	mov	r0, r7
 80048dc:	eb04 0803 	add.w	r8, r4, r3
 80048e0:	f000 f878 	bl	80049d4 <_sbrk_r>
 80048e4:	4580      	cmp	r8, r0
 80048e6:	d13a      	bne.n	800495e <_malloc_r+0xd2>
 80048e8:	6821      	ldr	r1, [r4, #0]
 80048ea:	3503      	adds	r5, #3
 80048ec:	1a6d      	subs	r5, r5, r1
 80048ee:	f025 0503 	bic.w	r5, r5, #3
 80048f2:	3508      	adds	r5, #8
 80048f4:	2d0c      	cmp	r5, #12
 80048f6:	bf38      	it	cc
 80048f8:	250c      	movcc	r5, #12
 80048fa:	4638      	mov	r0, r7
 80048fc:	4629      	mov	r1, r5
 80048fe:	f7ff ffa5 	bl	800484c <sbrk_aligned>
 8004902:	3001      	adds	r0, #1
 8004904:	d02b      	beq.n	800495e <_malloc_r+0xd2>
 8004906:	6823      	ldr	r3, [r4, #0]
 8004908:	442b      	add	r3, r5
 800490a:	6023      	str	r3, [r4, #0]
 800490c:	e00e      	b.n	800492c <_malloc_r+0xa0>
 800490e:	6822      	ldr	r2, [r4, #0]
 8004910:	1b52      	subs	r2, r2, r5
 8004912:	d41e      	bmi.n	8004952 <_malloc_r+0xc6>
 8004914:	2a0b      	cmp	r2, #11
 8004916:	d916      	bls.n	8004946 <_malloc_r+0xba>
 8004918:	1961      	adds	r1, r4, r5
 800491a:	42a3      	cmp	r3, r4
 800491c:	6025      	str	r5, [r4, #0]
 800491e:	bf18      	it	ne
 8004920:	6059      	strne	r1, [r3, #4]
 8004922:	6863      	ldr	r3, [r4, #4]
 8004924:	bf08      	it	eq
 8004926:	6031      	streq	r1, [r6, #0]
 8004928:	5162      	str	r2, [r4, r5]
 800492a:	604b      	str	r3, [r1, #4]
 800492c:	4638      	mov	r0, r7
 800492e:	f104 060b 	add.w	r6, r4, #11
 8004932:	f000 f865 	bl	8004a00 <__malloc_unlock>
 8004936:	f026 0607 	bic.w	r6, r6, #7
 800493a:	1d23      	adds	r3, r4, #4
 800493c:	1af2      	subs	r2, r6, r3
 800493e:	d0b6      	beq.n	80048ae <_malloc_r+0x22>
 8004940:	1b9b      	subs	r3, r3, r6
 8004942:	50a3      	str	r3, [r4, r2]
 8004944:	e7b3      	b.n	80048ae <_malloc_r+0x22>
 8004946:	6862      	ldr	r2, [r4, #4]
 8004948:	42a3      	cmp	r3, r4
 800494a:	bf0c      	ite	eq
 800494c:	6032      	streq	r2, [r6, #0]
 800494e:	605a      	strne	r2, [r3, #4]
 8004950:	e7ec      	b.n	800492c <_malloc_r+0xa0>
 8004952:	4623      	mov	r3, r4
 8004954:	6864      	ldr	r4, [r4, #4]
 8004956:	e7b2      	b.n	80048be <_malloc_r+0x32>
 8004958:	4634      	mov	r4, r6
 800495a:	6876      	ldr	r6, [r6, #4]
 800495c:	e7b9      	b.n	80048d2 <_malloc_r+0x46>
 800495e:	230c      	movs	r3, #12
 8004960:	4638      	mov	r0, r7
 8004962:	603b      	str	r3, [r7, #0]
 8004964:	f000 f84c 	bl	8004a00 <__malloc_unlock>
 8004968:	e7a1      	b.n	80048ae <_malloc_r+0x22>
 800496a:	6025      	str	r5, [r4, #0]
 800496c:	e7de      	b.n	800492c <_malloc_r+0xa0>
 800496e:	bf00      	nop
 8004970:	200006a8 	.word	0x200006a8

08004974 <_realloc_r>:
 8004974:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004978:	4680      	mov	r8, r0
 800497a:	4614      	mov	r4, r2
 800497c:	460e      	mov	r6, r1
 800497e:	b921      	cbnz	r1, 800498a <_realloc_r+0x16>
 8004980:	4611      	mov	r1, r2
 8004982:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004986:	f7ff bf81 	b.w	800488c <_malloc_r>
 800498a:	b92a      	cbnz	r2, 8004998 <_realloc_r+0x24>
 800498c:	f7ff ff16 	bl	80047bc <_free_r>
 8004990:	4625      	mov	r5, r4
 8004992:	4628      	mov	r0, r5
 8004994:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004998:	f000 f838 	bl	8004a0c <_malloc_usable_size_r>
 800499c:	4284      	cmp	r4, r0
 800499e:	4607      	mov	r7, r0
 80049a0:	d802      	bhi.n	80049a8 <_realloc_r+0x34>
 80049a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80049a6:	d812      	bhi.n	80049ce <_realloc_r+0x5a>
 80049a8:	4621      	mov	r1, r4
 80049aa:	4640      	mov	r0, r8
 80049ac:	f7ff ff6e 	bl	800488c <_malloc_r>
 80049b0:	4605      	mov	r5, r0
 80049b2:	2800      	cmp	r0, #0
 80049b4:	d0ed      	beq.n	8004992 <_realloc_r+0x1e>
 80049b6:	42bc      	cmp	r4, r7
 80049b8:	4622      	mov	r2, r4
 80049ba:	4631      	mov	r1, r6
 80049bc:	bf28      	it	cs
 80049be:	463a      	movcs	r2, r7
 80049c0:	f7ff fb98 	bl	80040f4 <memcpy>
 80049c4:	4631      	mov	r1, r6
 80049c6:	4640      	mov	r0, r8
 80049c8:	f7ff fef8 	bl	80047bc <_free_r>
 80049cc:	e7e1      	b.n	8004992 <_realloc_r+0x1e>
 80049ce:	4635      	mov	r5, r6
 80049d0:	e7df      	b.n	8004992 <_realloc_r+0x1e>
	...

080049d4 <_sbrk_r>:
 80049d4:	b538      	push	{r3, r4, r5, lr}
 80049d6:	2300      	movs	r3, #0
 80049d8:	4d05      	ldr	r5, [pc, #20]	; (80049f0 <_sbrk_r+0x1c>)
 80049da:	4604      	mov	r4, r0
 80049dc:	4608      	mov	r0, r1
 80049de:	602b      	str	r3, [r5, #0]
 80049e0:	f7fc f9c0 	bl	8000d64 <_sbrk>
 80049e4:	1c43      	adds	r3, r0, #1
 80049e6:	d102      	bne.n	80049ee <_sbrk_r+0x1a>
 80049e8:	682b      	ldr	r3, [r5, #0]
 80049ea:	b103      	cbz	r3, 80049ee <_sbrk_r+0x1a>
 80049ec:	6023      	str	r3, [r4, #0]
 80049ee:	bd38      	pop	{r3, r4, r5, pc}
 80049f0:	200006b0 	.word	0x200006b0

080049f4 <__malloc_lock>:
 80049f4:	4801      	ldr	r0, [pc, #4]	; (80049fc <__malloc_lock+0x8>)
 80049f6:	f000 b811 	b.w	8004a1c <__retarget_lock_acquire_recursive>
 80049fa:	bf00      	nop
 80049fc:	200006b4 	.word	0x200006b4

08004a00 <__malloc_unlock>:
 8004a00:	4801      	ldr	r0, [pc, #4]	; (8004a08 <__malloc_unlock+0x8>)
 8004a02:	f000 b80c 	b.w	8004a1e <__retarget_lock_release_recursive>
 8004a06:	bf00      	nop
 8004a08:	200006b4 	.word	0x200006b4

08004a0c <_malloc_usable_size_r>:
 8004a0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a10:	1f18      	subs	r0, r3, #4
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	bfbc      	itt	lt
 8004a16:	580b      	ldrlt	r3, [r1, r0]
 8004a18:	18c0      	addlt	r0, r0, r3
 8004a1a:	4770      	bx	lr

08004a1c <__retarget_lock_acquire_recursive>:
 8004a1c:	4770      	bx	lr

08004a1e <__retarget_lock_release_recursive>:
 8004a1e:	4770      	bx	lr

08004a20 <_init>:
 8004a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a22:	bf00      	nop
 8004a24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a26:	bc08      	pop	{r3}
 8004a28:	469e      	mov	lr, r3
 8004a2a:	4770      	bx	lr

08004a2c <_fini>:
 8004a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a2e:	bf00      	nop
 8004a30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a32:	bc08      	pop	{r3}
 8004a34:	469e      	mov	lr, r3
 8004a36:	4770      	bx	lr
