Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1_sdx (lin64) Build 1915620 Thu Jun 22 17:54:59 MDT 2017
| Date         : Fri Jul 28 23:54:26 2017
| Host         : ubuntu running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_control_sets -verbose -file Arty_Z7_20_wrapper_control_sets_placed.rpt
| Design       : Arty_Z7_20_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   614 |
| Unused register locations in slices containing registers |  1969 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3087 |          956 |
| No           | No                    | Yes                    |             507 |          185 |
| No           | Yes                   | No                     |            2134 |          684 |
| Yes          | No                    | No                     |            2255 |          572 |
| Yes          | No                    | Yes                    |             230 |           50 |
| Yes          | Yes                   | No                     |            5506 |         1551 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                        |                                                                                                                                                                                                       Enable Signal                                                                                                                                                                                                      |                                                                                                                                                                                                      Set/Reset Signal                                                                                                                                                                                                      | Slice Load Count | Bel Load Count |
+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                   |                1 |              1 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                                                                       |                1 |              1 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                                                                                                                                                                                         |                1 |              1 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_byte_cntr_reg[8]_0                                                                                                                  | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_byte_cntr_reg[8]_0[0]                                                                                                                                                                                                                                                                                                           |                1 |              1 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                                                                       |                1 |              1 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/rst_rd_reg2                                                                                                                                                                                                                                                                                      |                1 |              1 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/rst_wr_reg2                                                                                                                                                                                                                                                                                      |                1 |              1 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_7_out                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                           |                1 |              1 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                   |                1 |              1 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                                                                      |                1 |              1 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_rd_reg2                                                                                                                                                                                                                                   |                1 |              1 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                                                                                                                                                                           |                1 |              1 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                                                                      |                1 |              1 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/rst_rd_reg2                                                                                                                                                                                                                                                                                      |                1 |              1 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/rst_wr_reg2                                                                                                                                                                                                                                                                                      |                1 |              1 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |
|  Arty_Z7_20_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_rd_reg2                                                                                                                                                                                                                                         |                1 |              1 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                                                                                                                                               |                1 |              1 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                                                      | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                              |                1 |              1 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                           |                1 |              1 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                                |                1 |              1 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                                |                1 |              1 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                                                                                                                                                                            |                1 |              1 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                                                                                                                                                                           |                1 |              2 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                                                      |                1 |              2 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                                                                                                   |                1 |              2 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                                                                                                   |                1 |              2 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_reset_reg                                                                                                                                                                                                                                                                                                                      |                1 |              2 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                                                |                1 |              2 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                                                                                                                                                                            |                1 |              2 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_0                                                                                                                                                                                                                                                                                                                           | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                                                                                                                                                                                |                1 |              2 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                                                                                                   |                1 |              2 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                                                                                                   |                1 |              2 |
|  Arty_Z7_20_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                                                              |                1 |              2 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/rgb2dvi_0/U0/LockLostReset/aRst_int                                                                                                                                                                                                                                                                                                                                                                           |                1 |              2 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                                                         |                1 |              2 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                                                 |                1 |              2 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  Arty_Z7_20_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |
|  Arty_Z7_20_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/aRst_int_0                                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                                                                   |                1 |              3 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                                                                                                               |                2 |              3 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                                                                    |                2 |              3 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              3 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                                                                    |                1 |              3 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fwft_rst_done                                                                                                                                                                                                              | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                                                                                                                                                                                            |                1 |              3 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/fwft_rst_done                                                                                                                                                                                                               | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                                                                                                                                                                                             |                1 |              3 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                                                                                                                |                1 |              3 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                                                      |                1 |              3 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gcc0.gc0.count_reg[1]                                                                                                                                                                                                                                             |                1 |              3 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst/AS[0]                                                                                                                                                                                                    |                1 |              3 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                                                                   |                1 |              3 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst/AS[0]                                                                                                                                                                                                    |                1 |              3 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux_reg[0]                                                                                                                                                                                                                                                                                                                                                           |                1 |              3 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst/AS[0]                                                                                                                                                                                                   |                1 |              3 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                        |                1 |              3 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2                                                                                                                                                                                                                                         |                2 |              3 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gcc0.gc0.count_reg[0]                                                                                                                                                                                                                                            |                3 |              3 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                                                                                                               |                2 |              3 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                                                                                                                |                2 |              3 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst/AS[0]                                                                                                                                                                                                   |                1 |              3 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                |                1 |              3 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_wr_reg2                                                                                                                                                                                                                                   |                1 |              3 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                        |                2 |              3 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                |                2 |              3 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                                                |                1 |              3 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                             |                1 |              3 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                             |                2 |              3 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                                                                                                               | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                                                                                                                                     |                2 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                                                                                                                                                          | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                                                                                                                                                  |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                                                                       |                2 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                                                                                  | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                                                                                                                 | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                                                                                                                      | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                                                                                                                                      | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                                           | Arty_Z7_20_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i__0                                                                                                                                                                                                                                                                           | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i__0                                                                                                                                                                                                                                                                           | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                                                                                                                 | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                                                                                                       |                2 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                                           | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                                                                                                                                                                                                |                3 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                                                                                                                                                            |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                                           | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                                      | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                                                                                      |                2 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                             | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                                                                                      |                2 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                                                                       |                2 |              4 |
|  Arty_Z7_20_i/clk_wiz_0/inst/clk_out2                      | Arty_Z7_20_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0                                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |
|  Arty_Z7_20_i/clk_wiz_0/inst/clk_out2                      | Arty_Z7_20_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0                                                                                                                                                                                                                                                                                                         | Arty_Z7_20_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/xadc_wiz_0/U0/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                                                                                                                                                                                                                     |                4 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                                                                                                                                                                  | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                                                                                                                                                                                                         |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                                                                      |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                                                                                                                                           | Arty_Z7_20_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                                                                                                                                         |                2 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_gpio_shield_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                                                                                                                                      | Arty_Z7_20_i/axi_gpio_shield_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                            |                2 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_gpio_shield_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                                                                                                                                      | Arty_Z7_20_i/axi_gpio_shield_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                                                                                                                                    |                4 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                                                                           | Arty_Z7_20_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/axi_gpio_sw/U0/bus2ip_reset                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                                           |                2 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                                                                                                                                     | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                               |                2 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                                                                                                                  | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                                                                                                    |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/p_1_in                                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_valid_i_reg_0                                                                                                                                                                                                                                                                                                     |                2 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                                                                      |                2 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                       | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                               |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/Inst_mmcme2_drp/state_count[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                            |                2 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                                                                                                                      | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                                                                                                                                                                         |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                                           | Arty_Z7_20_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/p_0_in                                                                                                                                                                                                                                                                                                                                                                                   | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/reset                                                                                                                                                                                                                                                                                                                                                               |                2 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                                                                                                        | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out_reg[0][0]                                                                                                                                                                                                                                                                                                               | Arty_Z7_20_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                                                                                                                                                           | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                                                                  | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                                                                                                                                                                                 |                2 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                 |                2 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0                                                                                                                                                                                                                                                  |                3 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_gpio_shield_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_gpio_shield_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0                                                                                                                                                                                                                                                  |                2 |              4 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                                                                                                       | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                                                                                                                                        |                2 |              4 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                            |                2 |              5 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                            |                2 |              5 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                                                                                                                                                           | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                                       |                1 |              5 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/rst_processing_system7_0_142M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                              |                2 |              5 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_burst_dbeat_cntr_reg[0]_0[0]                                                                                                        | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_burst_dbeat_cntr_reg[0][0]                                                                                                            |                1 |              5 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                                                                                                                     | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                                                                                                                                                                               |                2 |              5 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/Inst_mmcme2_drp/E[0]                                                                                                                                                                                                                                                                                                                                                                        | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                                                                                                                                                                 | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/MASTER_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                                                                                                                                                                                                          |                2 |              5 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                                                                                                                                               | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                                       |                2 |              5 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                                                                                                                                                                     | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MASTER_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                                                                                                                                                                                                          |                2 |              5 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                       |                1 |              5 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                                                                                                                                                                                    | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                                                                                                                                                                                                                                                                                              |                1 |              5 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                                                                                                                                                           | Arty_Z7_20_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                       |                2 |              5 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                              |                1 |              5 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4][0]                                                                                                                                                                                                                                                                                       | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/axi_gpio_sw/U0/bus2ip_reset                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                                                                                                                                                                                    | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                                                                                                                                                                                                                                                                                              |                1 |              5 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                            |                3 |              5 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                                                                                                                                                                                                                                                                                                                                    | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                                                                                                                                                                                                                                                                                              |                1 |              5 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/p_17_out                                                                                                                                                                                                                                                                                                                    | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                                       |                2 |              5 |
|  Arty_Z7_20_i/clk_wiz_0/inst/clk_out2                      | Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                           | Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                                                                                                                           |                1 |              5 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                                                                                                     |                1 |              6 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/rst_processing_system7_0_142M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/rst_processing_system7_0_142M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                                                                                        |                1 |              6 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              6 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                                                    |                2 |              6 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                              |                1 |              6 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                              |                1 |              6 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                                                                                        |                1 |              6 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                                                     |                3 |              6 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                 | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                                                                                      |                2 |              6 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                              |                1 |              6 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_gpio_sw/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                                                                                                                                                                                       |                2 |              6 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                                                                                                                       | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                                             |                3 |              6 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                              |                1 |              6 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                                                                                                 |                3 |              6 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              6 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                                                                                                                                                                                      |                2 |              7 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_daddr                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                       |                1 |              7 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                                                                                                                                       |                1 |              7 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                2 |              7 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                                                                                                                                                        | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                                             |                2 |              7 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                1 |              7 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                                                                                                                                                                                  |                2 |              7 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                            | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                                                                                      |                3 |              7 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                                                                                                                                                                                  |                2 |              7 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                                                                                                                                                                                                                                                                                                                                                  |                2 |              7 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[8]_0[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                            |                2 |              7 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                                                                                                                     | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/cmnds_queued_reg[7][0]                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                                                                                                                         | Arty_Z7_20_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[0][0]                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                                                                                                                  | Arty_Z7_20_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                       |                3 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                                                                      | Arty_Z7_20_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                3 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                                                                                                                                                           | Arty_Z7_20_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21][0]                                                                                                                                                                                                                        |                2 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                                       |                3 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[15][0]                                                                                                                                                                                                                         | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                               |                2 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[15][0]                                                                                                                                                                                                                         | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                                                                                                                                      |                2 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                                                                                                                           | Arty_Z7_20_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21][0]                                                                                                                                                                                                                        |                2 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                                  | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                                |                2 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                             |                4 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                4 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pDataIn_reg[7][0]                                                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                                                                      | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0][0]                                                                                                                                                                                                                                                                      |                3 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                      | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                             |                4 |              8 |
|  Arty_Z7_20_i/clk_wiz_0/inst/clk_out2                      | Arty_Z7_20_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                            |                4 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                      | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                             |                3 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                   | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                               |                3 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                                 | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                               |                3 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/sig_byte_cntr_reg[8]_0                                                                                                                  | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/gsym_dc.dc/SR[0]                                                                                                                                     |                2 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_gpio_hdmi/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/fifo_eol_cnt_dly_reg[12][0]                                                                                                                                                                                                                                                                                                                                   | Arty_Z7_20_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/axi_gpio_sw/U0/bus2ip_reset                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | Arty_Z7_20_i/axi_gpio_video/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                      |                3 |              8 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pDataIn_reg[7][0]                                                                                                                                                                                                                                                                                                                                          |                1 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                                 | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                                                                                      |                3 |              8 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                4 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                                                                                                       |                3 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                             |                5 |              8 |
|  Arty_Z7_20_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                                                                                                                                          |                6 |              9 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready                                                                                                                                                                                                                                                                    | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                                             |                3 |              9 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                      | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                                                                                      |                3 |              9 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                                  | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                                                                                      |                3 |              9 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                            |                2 |              9 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_5_out                                                                                                                                                                                                                                                             |                2 |              9 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                                                                                                                 |                3 |              9 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_9_out                                                                                                                                                                                                                                                             |                3 |              9 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0                                                                                                                                                                                                               | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                                                                                                                 |                4 |              9 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc1.count_d2_reg[0][0]                                                                                                                               | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                                                                                      |                2 |              9 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                                                                                                                                                              | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                                                                                                                                                     |                2 |              9 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                                                                                                                                                                              | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_1_out                                                                                                                                                                                                                                                                                                 |                2 |              9 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                                                                                                                                                                              | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                                                                                                                                                     |                3 |              9 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                                                                                                                                                                              | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_3_out_0                                                                                                                                                                                                                                                                                               |                3 |              9 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0[0]                                                                                                                                                                                                                                              |                2 |              9 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6][0]                                                                                                                                                                                                                                                |                2 |              9 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                                                                                                                                                                         | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                                                     |                3 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0]                                                                                                                                                                                               | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2[0]                                                                                                                                                                                               |                2 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_15_out                                                                                                                                                                                                                                                            |                4 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                        | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/wr_rst_reg[0]                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                         | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                                                              |                3 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                 | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                              |                2 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                                                                                                 |                2 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                           |                3 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                            | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                                                 |                2 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                 |                2 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                              |                2 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                                                                                                                                                                              | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                                                                                                                                                       |                2 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                                                                                                                                                              | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_5_out                                                                                                                                                                                                                                                                                                 |                2 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                                                                                                                                                              | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_6_out                                                                                                                                                                                                                                                                                                 |                3 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                         |                2 |             10 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                3 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                                                    |                3 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                           |                3 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                                                     |                3 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0]                                                                                                                                                                                               | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0[0]                                                                                                                                                                                               |                2 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                    | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                 |                2 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                                                                                                     |                2 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                               | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                                                                                                    |                2 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                                                                                                                                                                        | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                                                    |                2 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                                                                                                                                           | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0[0]                                                                                                                                                                                               |                2 |             10 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                4 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                                                                                                                   |                2 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0]                                                                                                                                                                                               | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0[0]                                                                                                                                                                                               |                2 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                               | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gcc0.gc0.count_reg[0]                                                                                                                                                                                                                                            |                4 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                    | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                                                         |                4 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                            | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                         |                2 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0] | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0[0] |                2 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_11_out                                                                                                                                                                                                                                                            |                3 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0] | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0[0] |                2 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0] | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0[0] |                3 |             10 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]                                             | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0]   |                3 |             10 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pStateNxt__4                                                                                                                                                                                                                                                                                                                                              | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                                                                                                                                                                                       |                2 |             11 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pStateNxt__4                                                                                                                                                                                                                                                                                                                                              | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst                                                                                                                                                                                                                                                                                                                                                               |                2 |             11 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pStateNxt__4                                                                                                                                                                                                                                                                                                                                              | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                                                                                                                                                                                                                                                                                                                                                       |                3 |             11 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_tc_0/U0/U_TC_TOP/intr_status_int[16]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                2 |             11 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                                                                                                                                                                                                                                                                                                                                                      |                2 |             11 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0fp_start_int                                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                                                                                                                                            |                3 |             11 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                                     |                6 |             11 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0total_int_5                                                                                                                                                                                                                                                                                                                                                 | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                                                                                                                                            |                3 |             11 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0active_start_int_6                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                                                                                                                                            |                3 |             11 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                 | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                                                                                      |                2 |             11 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int[11]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/v_count[10]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 |                2 |             11 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_count                                                                                                                                                                                                                                                                                                                                                       | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.vsync_count[10]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   |                2 |             11 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int_9                                                                                                                                                                                                                                                                                                                                               | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                                                                                                                                                                                             |                2 |             12 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/last_chroma                                                                                                                                                                                                                                                                                                                                                       | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                                                                                                                                                                                             |                3 |             12 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count                                                                                                                                                                                                                                                                                                                                                           | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/active_video_d                                                                                                                                                                                                                                                                                                                                                    | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HACTIVE.active_video_count[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                3 |             12 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                                                                                                                                          |                6 |             12 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                                                                                                                                                       |                3 |             12 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                                                                                                                                                       |                2 |             12 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                            |                6 |             12 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hbp_start_int_9                                                                                                                                                                                                                                                                                                                                               | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hactive_start_int_3                                                                                                                                                                                                                                                                                                                                           | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hfp_start_int_8                                                                                                                                                                                                                                                                                                                                               | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int_2                                                                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                                                                                                                                                                                             |                3 |             12 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_hsync_start_int_2                                                                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/hsync_d                                                                                                                                                                                                                                                                                                                                                           | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_HSYNC.hsync_count[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                            |                5 |             12 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                                                                                                                                                           | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                                       |                3 |             13 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                              |                6 |             13 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                                                                                                                             |                6 |             13 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                                                                                              | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                                                                                                                                                                  |                4 |             13 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                            |                4 |             13 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                                                                                                                                                           | Arty_Z7_20_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                       |                3 |             13 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/vert_count_reg[0]_0[0]                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                                       |                3 |             13 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                       |                3 |             13 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                      |                4 |             13 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_gpio_shield_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                                                                      | Arty_Z7_20_i/axi_gpio_shield_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                                                                                                                                    |                4 |             14 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                                                                                                                                            |                7 |             14 |
|  Arty_Z7_20_i/clk_wiz_0/inst/clk_out2                      | Arty_Z7_20_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                            |                4 |             14 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_gpio_shield_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                                                                                                       | Arty_Z7_20_i/axi_gpio_shield_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                                                                                                                                    |                6 |             14 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_gpio_shield_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                                                                                                                                                                                                |                6 |             14 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                            |                3 |             14 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                            |                3 |             14 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                                                                                                                                |                6 |             14 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_gpio_shield_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out_reg[0][0]                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_gpio_shield_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                                                                                                                                    |                5 |             14 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                                                                                                                                                              | Arty_Z7_20_i/axi_vdma_0/U0/I_RST_MODULE/GEN_LINEBUF_NO_SOF.vsize_counter_reg[0][0]                                                                                                                                                                                                                                                                                                                                         |                6 |             14 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/E[0]                                                                                                                         | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0][0]                                                                                                                                                                                                                                                                                                   |                5 |             14 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_0/U0/I_RST_MODULE/GEN_LINEBUF_NO_SOF.vsize_counter_reg[0][0]                                                                                                                                                                                                                                                                                                                                         |                5 |             14 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                                     |                5 |             15 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                                                                                                                                         |                5 |             15 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg                                                                                                                                                                         | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                                                                                                                                                                              |                5 |             15 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                                                                                                                                                                           | Arty_Z7_20_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                       |                5 |             16 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/xadc_wiz_0/U0/SOFT_RESET_I/SR[0]                                                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                                                                                                                                                           | Arty_Z7_20_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                                                                                                                                                                           | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                                       |                3 |             16 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                                                                                                                                                           | Arty_Z7_20_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                       |                3 |             16 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                                                                                                                                            |                5 |             16 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                           | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                               |                4 |             16 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_di                                                                                                                                                                                                                                                                                                                                                                     | Arty_Z7_20_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DI[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                4 |             16 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_gpio_shield_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                                                                                                                                                                                                                |                7 |             16 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                                                                                                               | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                                     |                4 |             16 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |                6 |             16 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_gpio_shield_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                                                                                                       | Arty_Z7_20_i/axi_gpio_shield_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_gpio_shield_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                                                                      | Arty_Z7_20_i/axi_gpio_shield_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                                                                                                                                                                           | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0                                                                                                                                                                                                      |                4 |             16 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[0]_0[0]                                                                                                                             | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                                                                                      |                4 |             16 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_gpio_shield_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out_reg[0][0]                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_gpio_shield_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                                                                                                                                                     |                7 |             16 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                                                                                                                                                                           | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                                       |                4 |             16 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                                                                                                                  | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                                                                                                                                                     |                4 |             16 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                                                                                                                  | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                                                                                                                                                     |                4 |             16 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/xadc_wiz_0/U0/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                                                                                                                                                                                                                     |                5 |             17 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                                    | Arty_Z7_20_i/axi_gpio_sw/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                5 |             17 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                                 | Arty_Z7_20_i/axi_gpio_video/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0                                                                                                                                                                                                                                                                                                |                5 |             17 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                                  | Arty_Z7_20_i/axi_gpio_hdmi/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0                                                                                                                                                                                                                                                                                                 |                5 |             17 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                        | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gcc0.gc0.count_reg[1]                                                                                                                                                                                                                                             |                4 |             18 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                                                                                                                                                                                                  |                5 |             18 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                                                                                                                                                                                                  |                3 |             18 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                       | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gcc0.gc0.count_reg[0]                                                                                                                                                                                                                                            |                4 |             18 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[8][0]                                                                                                                                                                                                           | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gcc0.gc0.count_reg[0]                                                                                                                                                                                                                                            |                5 |             18 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gcc0.gc0.count_reg[1]                                                                                                                                                                                                                                             |                5 |             18 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                            |                3 |             19 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                                                                                                              | Arty_Z7_20_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                                                        |                5 |             20 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0[0]                                                                                                                                                                                                                                                                                                                           |                5 |             20 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                            |                3 |             20 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                            |                7 |             20 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                            |               10 |             20 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pMeRdy_int_reg                                                                                                                                                                                                                                                                                                                                              |                5 |             21 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                                                                                                |                6 |             21 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                                             |               10 |             21 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                |                6 |             21 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                            |                4 |             22 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8][0]                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                3 |             22 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                                                                                                                                               | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/SR[0]                                                                                                                                                                                                                                             |                4 |             22 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                                                                                              | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_strt_strb_reg_reg[0][0]                                                                                                                                                                                       |                4 |             22 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8][0]                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                7 |             22 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                4 |             23 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                6 |             23 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                6 |             23 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0bp_start_int_7                                                                                                                                                                                                                                                                                                                                              | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                                                                                                                                            |                5 |             23 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                9 |             23 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0][0]                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                7 |             23 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_v0sync_start_int_4                                                                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                                                                                                                                            |                6 |             23 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0][0]                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                7 |             23 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/DET_VSYNC.GEN_DET_VSYNC_LOCK.det_v0sync_start_last[10]_i_1_n_0                                                                                                                                                                                                                                                                                                    | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                                                                                                                                                                                             |                5 |             23 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                4 |             23 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0][0]                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |               10 |             23 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/det_htotal_int[11]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/h_count1                                                                                                                                                                                                                                                                                                                                                            |                5 |             23 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0][0]                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |               10 |             23 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0][0]                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                6 |             23 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0][0]                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |               13 |             23 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0                                                                                                                                                                                                                                                                                              |                4 |             23 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0][0]                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                4 |             23 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                9 |             23 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0][0]                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                8 |             23 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                                     |                4 |             23 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                6 |             23 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0][0]                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                6 |             23 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0][0]                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |               12 |             23 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0][0]                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                5 |             24 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_7_out                                                                                                                                                                                                                                                                | Arty_Z7_20_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                                                                                                |                5 |             24 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0][0]                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |               10 |             24 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0][0]                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                9 |             24 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                            |                7 |             24 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/E[0]                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                                                                                                                                  |                6 |             24 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0][0]                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                9 |             24 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[0][0]                                                                                                                                    | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                               |                4 |             24 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0][0]                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                5 |             24 |
|  Arty_Z7_20_i/clk_wiz_0/inst/clk_out2                      | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                                                                                                                   |                6 |             24 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                                                                                                                                                    |                8 |             24 |
|  Arty_Z7_20_i/clk_wiz_0/inst/clk_out2                      | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                                                                                                                   |                6 |             24 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0][0]                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                7 |             24 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                                                                                                                                                       | Arty_Z7_20_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux_reg[0]                                                                                                                                                                                                                                                                                                                                                           |                9 |             24 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data[71]_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                            |                6 |             24 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                            |               10 |             24 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                           | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                                                                                      |                6 |             24 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                4 |             24 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0][0]                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                5 |             24 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_7_out                                                                                                                                                                                                                                                                 | Arty_Z7_20_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                                                                                                 |                4 |             24 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                6 |             24 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0][0]                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                6 |             24 |
|  Arty_Z7_20_i/clk_wiz_0/inst/clk_out2                      | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                                                                                                                                                                   |                6 |             24 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |               10 |             24 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                                                        |                8 |             24 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0                                                                                                                                                                                                                                                                                              |                4 |             24 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                9 |             24 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0][0]                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |               11 |             24 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                8 |             24 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                8 |             24 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0][0]                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                6 |             24 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                4 |             24 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                                                                                                                                                    |               12 |             24 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                                                                                                                               | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |               13 |             25 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/vsync_delay                                                                                                                                                                                                                                                                                                                                                       | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/p_5_out                                                                                                                                                                                                                                                                                                                                                             |                6 |             25 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                                                                                                                               | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                6 |             25 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                                                          |               10 |             25 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_gpio_shield_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                                                                                                                                    |               11 |             25 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                7 |             26 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                9 |             26 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                7 |             26 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                8 |             26 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                7 |             26 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                8 |             26 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                8 |             26 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                7 |             26 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |               10 |             26 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                5 |             26 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |               10 |             26 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |               12 |             26 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                8 |             26 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                9 |             26 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                8 |             26 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                7 |             26 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                            |               19 |             26 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                9 |             26 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                7 |             26 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |               11 |             26 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][0][0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |                6 |             26 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                                                                                                                                                                   |                6 |             27 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_gpio_shield_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                                                                                                                                                                                                                                                    |                9 |             27 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                                                                                                                                                                   |                7 |             27 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                            |                9 |             27 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                            |               12 |             28 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/E[0]                                                                                                                                                                                                                        | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                                                                                                |                9 |             29 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                                  | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                                                                                                |               10 |             29 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                                                                                                       |               11 |             30 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                                                                                                            | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr_reg[15][0]                                                                                                                                                                                                                          |                8 |             32 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                                                                                                                                                    | Arty_Z7_20_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                            |               10 |             32 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                       |                8 |             32 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                            |                8 |             32 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_gpio_hdmi/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                       |               11 |             32 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                                                                                                       | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                                     |               13 |             32 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                                                                                                                                                                                                                |               13 |             32 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                                                                                                              | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                                     |               12 |             32 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                                                                                                                                                           | Arty_Z7_20_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                       |                9 |             32 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/E[0]                                                                                                                                                                                                                                            | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                                       |                8 |             32 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                                                                                                                                                                           | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                                       |                5 |             32 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                               | Arty_Z7_20_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                 |               25 |             32 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                            |                9 |             32 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                            |               13 |             32 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                                     |               10 |             33 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                                                                                                                     | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                             |               17 |             33 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                                                                                                                     | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                             |               11 |             33 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                                                                                                                                                                  | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                                             |                8 |             33 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                                                                                                               | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                                             |                9 |             33 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                            |                7 |             33 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                            |               10 |             34 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                            |                8 |             34 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                                                                                                                                                                     |               13 |             34 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                            |                7 |             35 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                                                                                                                                                             |                6 |             35 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_cmd_reg_full_reg_0                                                                                                                                                                                                                                                                        | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_child_error_reg_reg[0]                                                                                                                                                                                                                                                                            |               10 |             36 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK | Arty_Z7_20_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1_reg[11]                                                                                                                                                                                                                                                       | Arty_Z7_20_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                                                                                                                                                 |                7 |             36 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1_reg[11]                                                                                                                                                                                                                                                      | Arty_Z7_20_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                                                                                                                                                |                8 |             36 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                            |               20 |             37 |
|  Arty_Z7_20_i/clk_wiz_0/inst/clk_out2                      |                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                            |               18 |             38 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_user_reg_out_reg[0][0]                                                                                                                                                                                                     | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/sig_last_reg_out_reg_0[0]                                                                                                                                                                                                                                                                                       |               14 |             38 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                                                                                                                             | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/sig_last_reg_out_reg_0[0]                                                                                                                                                                                                                                                                                       |               12 |             38 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_user_reg[0]_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                            |                8 |             38 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                   | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                                                                                      |               11 |             38 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0][0]                                                                                      | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                                                                                      |                9 |             38 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_gpio_video/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                                                                      |               12 |             39 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                            |                6 |             41 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                            |                6 |             42 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                                                                                                     | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                                                                                                                                   |               13 |             42 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/ar_pipe/m_payload_i[53]_i_1_n_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                            |                9 |             42 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/aw_pipe/m_payload_i[53]_i_1_n_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                            |               14 |             43 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                               |               15 |             44 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                                                                                                                                                                                       | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                                                                                                                                              |                6 |             44 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_gpio_sw/U0/bus2ip_reset                                                                                                                                                                                                                                                                                                                                                                                   |               14 |             44 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                                                                                                       | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                                                                                                                                              |                7 |             45 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                            |                9 |             47 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                            |                9 |             47 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                                                                                                                                                                     | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                                                                                                                                       |                7 |             48 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63]                                                                                                                                                                                                           |               13 |             48 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     | Arty_Z7_20_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                            |                6 |             48 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                                                                                                                                                 |               14 |             48 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                                                                                                                                                |               14 |             48 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                            |                9 |             48 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                            |               11 |             48 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                                                                                                                                                 |               13 |             48 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                            |                9 |             48 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                                                                                                                                                |                9 |             48 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                            |               10 |             48 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                                                    | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid_reg_0[0]                                                                                                                                                                                                                                                                                                              |                9 |             50 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                            |                7 |             50 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                                                    | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid_reg[0]                                                                                                                                                                                                                                                                                                                |                8 |             50 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/prmry_reset2_0                                                                                                                                                                                                                                                                                                                                                                     |               12 |             51 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_addr_cntr_lsh_kh_reg[31]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                            |                7 |             51 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                              |               19 |             55 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                              |               18 |             55 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[62][0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                            |               11 |             57 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                                                                                                    | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                                                                                                       |               10 |             57 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                            |               11 |             57 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                            |               12 |             57 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                            |               11 |             57 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[62][0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                            |               11 |             57 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[62]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                            |               11 |             57 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                                                                                    | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                                                                                                       |               12 |             58 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                      |               15 |             58 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                       |               21 |             59 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                            |               18 |             64 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                            |               22 |             64 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                            |               15 |             67 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/r_pipe/m_axi_rready                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                            |               15 |             67 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[68][0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                            |               16 |             67 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                            |               15 |             67 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i[67]_i_1_n_0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                            |               14 |             67 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/w_pipe/s_axi_wready                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                            |               13 |             73 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[73][0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                            |               17 |             73 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_regslice/inst/w_pipe/m_payload_i[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                            |               12 |             73 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                                                | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                                       |               17 |             77 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                                                    | Arty_Z7_20_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                       |               15 |             77 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_last_reg_out_reg[0]                                                                                                                                                                                                                                                                                                    | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                                                                                      |               28 |             78 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                 | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                                                                                      |               20 |             78 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                                                                                                                                                                       |               21 |             83 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                                                                                                                                            | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                                             |               18 |             85 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                                                                                                                      | Arty_Z7_20_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                                             |               21 |             86 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                            |               11 |             88 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                                                                                                                                                                      |               37 |             88 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                            |               11 |             88 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/axi_vdma_1/U0/I_RST_MODULE/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1][0]                                                                                                                                                                                                                                                                                                                       |               35 |             95 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                            |               25 |             98 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |               37 |            101 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_tc_1/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |               48 |            109 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          | Arty_Z7_20_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                            |               24 |            109 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/xadc_wiz_0/U0/SOFT_RESET_I/reset2ip_reset                                                                                                                                                                                                                                                                                                                                                                     |               30 |            115 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_tc_1/U0/U_TC_TOP/GEN_DETECTION.U_tc_DET/reset                                                                                                                                                                                                                                                                                                                                                               |               36 |            135 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                                          | Arty_Z7_20_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                  |               30 |            145 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int     |                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                            |               57 |            161 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_0                                                                                                                                                                                                                                                                                                                           | Arty_Z7_20_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                |               45 |            173 |
|  Arty_Z7_20_i/axi_dynclk_0/U0/PXL_CLK_O                    |                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                            |              202 |            665 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK1          |                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                            |              229 |            682 |
|  Arty_Z7_20_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK |                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                            |              202 |            699 |
|  Arty_Z7_20_i/processing_system7_0/inst/FCLK_CLK0          |                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                            |              261 |            863 |
+------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    29 |
| 2      |                    25 |
| 3      |                    28 |
| 4      |                    62 |
| 5      |                    26 |
| 6      |                    15 |
| 7      |                    12 |
| 8      |                    60 |
| 9      |                    16 |
| 10     |                    36 |
| 11     |                    12 |
| 12     |                    20 |
| 13     |                     9 |
| 14     |                    12 |
| 15     |                     3 |
| 16+    |                   249 |
+--------+-----------------------+


