<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/spmm_device_fpga.cpp:18:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" OldID="for.inc.load.6," ID="Aseq" BundleName="gmem0" VarName="A" LoopLoc="src/spmm_device_fpga.cpp:18:19" LoopName="VITIS_LOOP_18_1" ParentFunc="load_A(ap_uint&lt;64&gt; const*, int, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;)" Length="variable" Direction="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/spmm_device_fpga.cpp:18:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="Aseq" BundleName="gmem0" VarName="A" LoopLoc="src/spmm_device_fpga.cpp:18:19" LoopName="VITIS_LOOP_18_1" ParentFunc="load_A(ap_uint&lt;64&gt; const*, int, hls::stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/spmm_device_fpga.cpp:18:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 64 in loop 'VITIS_LOOP_18_1' has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" LoopLoc="src/spmm_device_fpga.cpp:18:19" LoopName="VITIS_LOOP_18_1" Length="variable" Width="64" Direction="read"/>
</VitisHLS:BurstInfo>

