#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x146e147a0 .scope module, "tb_factorial" "tb_factorial" 2 1;
 .timescale 0 0;
L_0x146e2f470 .functor BUFZ 8, v0x146e2d330_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x146e2f4e0 .functor BUFZ 2, v0x146e2baf0_0, C4<00>, C4<00>, C4<00>;
v0x146e2e3c0_0 .net "CN", 0 0, L_0x146e2f270;  1 drivers
v0x146e2e450_0 .var "Clk", 0 0;
v0x146e2e560_0 .net "Clr", 0 0, v0x146e2b760_0;  1 drivers
v0x146e2e670_0 .var "D_in", 7 0;
v0x146e2e700_0 .net "DecN", 0 0, v0x146e2b7f0_0;  1 drivers
v0x146e2e790_0 .net "LdN", 0 0, v0x146e2b880_0;  1 drivers
v0x146e2e820_0 .net "LdR", 0 0, v0x146e2b910_0;  1 drivers
v0x146e2e8b0_0 .net "Nw", 7 0, L_0x146e2f470;  1 drivers
v0x146e2e940_0 .net "Rw", 16 0, L_0x146e2f390;  1 drivers
v0x146e2ea50_0 .var "Start", 0 0;
v0x146e2eae0_0 .net "Stop", 0 0, v0x146e2ba50_0;  1 drivers
L_0x128040178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146e2eb70_0 .net *"_ivl_3", 0 0, L_0x128040178;  1 drivers
v0x146e2ec00_0 .net "state", 1 0, L_0x146e2f4e0;  1 drivers
L_0x146e2f390 .concat [ 16 1 0 0], v0x146e2d950_0, L_0x128040178;
S_0x146e14910 .scope module, "CP" "factorial_ctrlpath" 2 9, 3 20 0, S_0x146e147a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "LdN";
    .port_info 1 /OUTPUT 1 "LdR";
    .port_info 2 /OUTPUT 1 "Clr";
    .port_info 3 /OUTPUT 1 "DecN";
    .port_info 4 /OUTPUT 1 "Stop";
    .port_info 5 /INPUT 1 "Clk";
    .port_info 6 /INPUT 1 "CN";
    .port_info 7 /INPUT 1 "Start";
P_0x146e096d0 .param/l "S0" 0 3 24, +C4<00000000000000000000000000000000>;
P_0x146e09710 .param/l "S1" 0 3 24, +C4<00000000000000000000000000000001>;
P_0x146e09750 .param/l "S2" 0 3 24, +C4<00000000000000000000000000000010>;
P_0x146e09790 .param/l "S3" 0 3 24, +C4<00000000000000000000000000000011>;
v0x146e09fc0_0 .net "CN", 0 0, L_0x146e2f270;  alias, 1 drivers
v0x146e2b6c0_0 .net "Clk", 0 0, v0x146e2e450_0;  1 drivers
v0x146e2b760_0 .var "Clr", 0 0;
v0x146e2b7f0_0 .var "DecN", 0 0;
v0x146e2b880_0 .var "LdN", 0 0;
v0x146e2b910_0 .var "LdR", 0 0;
v0x146e2b9b0_0 .net "Start", 0 0, v0x146e2ea50_0;  1 drivers
v0x146e2ba50_0 .var "Stop", 0 0;
v0x146e2baf0_0 .var "state", 1 0;
E_0x146e15c70 .event edge, v0x146e2baf0_0;
E_0x146e166e0 .event posedge, v0x146e2b6c0_0;
S_0x146e2bc80 .scope module, "DP" "factorial_datapath" 2 8, 3 1 0, S_0x146e147a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CN";
    .port_info 1 /INPUT 1 "LdN";
    .port_info 2 /INPUT 1 "LdR";
    .port_info 3 /INPUT 1 "Clr";
    .port_info 4 /INPUT 1 "DecN";
    .port_info 5 /INPUT 8 "D_in";
    .port_info 6 /INPUT 1 "Clk";
v0x146e2da90_0 .net "CN", 0 0, L_0x146e2f270;  alias, 1 drivers
v0x146e2db70_0 .net "Clk", 0 0, v0x146e2e450_0;  alias, 1 drivers
v0x146e2dc00_0 .net "Clr", 0 0, v0x146e2b760_0;  alias, 1 drivers
v0x146e2dc90_0 .net "D_in", 7 0, v0x146e2e670_0;  1 drivers
v0x146e2dd20_0 .net "DecN", 0 0, v0x146e2b7f0_0;  alias, 1 drivers
v0x146e2de30_0 .net "LdN", 0 0, v0x146e2b880_0;  alias, 1 drivers
v0x146e2df00_0 .net "LdR", 0 0, v0x146e2b910_0;  alias, 1 drivers
v0x146e2dfd0_0 .net "Nw", 7 0, v0x146e2d330_0;  1 drivers
v0x146e2e060_0 .net "Rw", 15 0, v0x146e2d950_0;  1 drivers
L_0x128040010 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x146e2e170_0 .net/2u *"_ivl_0", 7 0, L_0x128040010;  1 drivers
v0x146e2e200_0 .net "d", 7 0, L_0x146e2ec90;  1 drivers
v0x146e2e290_0 .net "mul_out", 15 0, v0x146e2cba0_0;  1 drivers
L_0x146e2ec90 .arith/sum 8, v0x146e2e670_0, L_0x128040010;
S_0x146e2bf00 .scope module, "c" "comparator" 3 16, 3 61 0, S_0x146e2bc80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "N";
    .port_info 1 /OUTPUT 1 "CN";
v0x146e2c100_0 .net "CN", 0 0, L_0x146e2f270;  alias, 1 drivers
v0x146e2c1c0_0 .net "N", 7 0, v0x146e2d330_0;  alias, 1 drivers
v0x146e2c260_0 .net *"_ivl_0", 31 0, L_0x146e2ee10;  1 drivers
L_0x128040130 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x146e2c320_0 .net/2s *"_ivl_10", 1 0, L_0x128040130;  1 drivers
v0x146e2c3d0_0 .net *"_ivl_12", 1 0, L_0x146e2f110;  1 drivers
L_0x128040058 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146e2c4c0_0 .net *"_ivl_3", 23 0, L_0x128040058;  1 drivers
L_0x1280400a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x146e2c570_0 .net/2u *"_ivl_4", 31 0, L_0x1280400a0;  1 drivers
v0x146e2c620_0 .net *"_ivl_6", 0 0, L_0x146e2ef90;  1 drivers
L_0x1280400e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146e2c6c0_0 .net/2s *"_ivl_8", 1 0, L_0x1280400e8;  1 drivers
L_0x146e2ee10 .concat [ 8 24 0 0], v0x146e2d330_0, L_0x128040058;
L_0x146e2ef90 .cmp/gt 32, L_0x146e2ee10, L_0x1280400a0;
L_0x146e2f110 .functor MUXZ 2, L_0x128040130, L_0x1280400e8, L_0x146e2ef90, C4<>;
L_0x146e2f270 .part L_0x146e2f110, 0, 1;
S_0x146e2c800 .scope module, "m" "MUL" 3 15, 3 96 0, S_0x146e2bc80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "N";
    .port_info 1 /INPUT 16 "R";
    .port_info 2 /OUTPUT 16 "mul_out";
v0x146e2ca40_0 .net "N", 7 0, v0x146e2d330_0;  alias, 1 drivers
v0x146e2cb00_0 .net "R", 15 0, v0x146e2d950_0;  alias, 1 drivers
v0x146e2cba0_0 .var "mul_out", 15 0;
E_0x146e2ca10 .event edge, v0x146e2c1c0_0, v0x146e2cb00_0;
S_0x146e2ccb0 .scope module, "reg_N" "PIPO2" 3 14, 3 67 0, S_0x146e2bc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "LdN";
    .port_info 2 /INPUT 1 "Clr";
    .port_info 3 /INPUT 1 "DecN";
    .port_info 4 /INPUT 8 "N";
    .port_info 5 /OUTPUT 8 "Nw";
v0x146e2cf70_0 .net "Clk", 0 0, v0x146e2e450_0;  alias, 1 drivers
v0x146e2d030_0 .net "Clr", 0 0, v0x146e2b760_0;  alias, 1 drivers
v0x146e2d0e0_0 .net "DecN", 0 0, v0x146e2b7f0_0;  alias, 1 drivers
v0x146e2d1b0_0 .net "LdN", 0 0, v0x146e2b880_0;  alias, 1 drivers
v0x146e2d260_0 .net "N", 7 0, L_0x146e2ec90;  alias, 1 drivers
v0x146e2d330_0 .var "Nw", 7 0;
E_0x146e2cf30 .event negedge, v0x146e2b6c0_0;
S_0x146e2d450 .scope module, "reg_R" "PIPO1" 3 13, 3 83 0, S_0x146e2bc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk";
    .port_info 1 /INPUT 1 "LdR";
    .port_info 2 /INPUT 1 "Clr";
    .port_info 3 /INPUT 16 "R";
    .port_info 4 /OUTPUT 16 "Rw";
v0x146e2d690_0 .net "Clk", 0 0, v0x146e2e450_0;  alias, 1 drivers
v0x146e2d760_0 .net "Clr", 0 0, v0x146e2b760_0;  alias, 1 drivers
v0x146e2d830_0 .net "LdR", 0 0, v0x146e2b910_0;  alias, 1 drivers
v0x146e2d8c0_0 .net "R", 15 0, v0x146e2cba0_0;  alias, 1 drivers
v0x146e2d950_0 .var "Rw", 15 0;
    .scope S_0x146e2d450;
T_0 ;
    %wait E_0x146e166e0;
    %load/vec4 v0x146e2d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x146e2d8c0_0;
    %assign/vec4 v0x146e2d950_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x146e2d450;
T_1 ;
    %wait E_0x146e2cf30;
    %load/vec4 v0x146e2d760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0x146e2d950_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x146e2ccb0;
T_2 ;
    %wait E_0x146e166e0;
    %load/vec4 v0x146e2d1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x146e2d260_0;
    %assign/vec4 v0x146e2d330_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x146e2ccb0;
T_3 ;
    %wait E_0x146e2cf30;
    %load/vec4 v0x146e2d030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x146e2d330_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x146e2d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x146e2d330_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x146e2d330_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x146e2c800;
T_4 ;
    %wait E_0x146e2ca10;
    %load/vec4 v0x146e2ca40_0;
    %pad/u 16;
    %load/vec4 v0x146e2cb00_0;
    %mul;
    %store/vec4 v0x146e2cba0_0, 0, 16;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x146e14910;
T_5 ;
    %wait E_0x146e166e0;
    %load/vec4 v0x146e2baf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x146e2baf0_0, 0;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x146e2b9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x146e2baf0_0, 0;
T_5.6 ;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x146e2baf0_0, 0;
    %jmp T_5.5;
T_5.2 ;
    %delay 2, 0;
    %load/vec4 v0x146e09fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x146e2baf0_0, 0;
T_5.8 ;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x146e2baf0_0, 0;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x146e14910;
T_6 ;
    %wait E_0x146e15c70;
    %load/vec4 v0x146e2baf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e2b880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e2b910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e2b760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e2b7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e2ba50_0, 0, 1;
    %jmp T_6.5;
T_6.0 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e2b880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e2b910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146e2b760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e2b7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e2ba50_0, 0, 1;
    %jmp T_6.5;
T_6.1 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146e2b880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e2b910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e2b760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e2b7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e2ba50_0, 0, 1;
    %jmp T_6.5;
T_6.2 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e2b880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146e2b910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e2b760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146e2b7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e2ba50_0, 0, 1;
    %jmp T_6.5;
T_6.3 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e2b880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e2b910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e2b760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e2b7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146e2ba50_0, 0, 1;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x146e147a0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146e2e450_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146e2ea50_0, 0, 1;
    %delay 210, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x146e147a0;
T_8 ;
    %delay 5, 0;
    %load/vec4 v0x146e2e450_0;
    %inv;
    %store/vec4 v0x146e2e450_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x146e147a0;
T_9 ;
    %delay 5, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x146e2e670_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0x146e147a0;
T_10 ;
    %vpi_call 2 28 "$dumpfile", "VCD/factorial.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x146e147a0 {0 0 0};
    %vpi_call 2 30 "$monitor", " D_in = %d, Nw = %d, Rw = %d", v0x146e2e670_0, v0x146e2dfd0_0, v0x146e2e060_0 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "NPTEL/tb_factorial.v";
    "NPTEL/factorial.v";
