<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>TRCSSCCR&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">TRCSSCCR&lt;n&gt;, Single-shot Comparator Control Register &lt;n&gt;, n = 0 - 7</h1><p>The TRCSSCCR&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
        <p>Controls the corresponding Single-shot Comparator Control resource.</p>
      <h2>Configuration</h2><p>AArch64 System register TRCSSCCR&lt;n&gt; bits [31:0] are architecturally mapped to External register <a href="ext-trcssccrn.html">TRCSSCCR&lt;n&gt;[31:0]</a>.</p><p>This register is present only when FEAT_ETE is implemented, FEAT_TRC_SR is implemented and UInt(TRCIDR4.NUMSSCC) &gt; n. Otherwise, direct accesses to TRCSSCCR&lt;n&gt; are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>TRCSSCCR&lt;n&gt; is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_25">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="7"><a href="#fieldset_0-63_25">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-24_24">RST</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_16">ARC[7]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_16">ARC[6]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_16">ARC[5]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_16">ARC[4]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_16">ARC[3]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_16">ARC[2]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_16">ARC[1]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_16">ARC[0]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_0">SAC[15]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_0">SAC[14]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_0">SAC[13]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_0">SAC[12]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_0">SAC[11]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_0">SAC[10]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_0">SAC[9]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_0">SAC[8]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_0">SAC[7]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_0">SAC[6]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_0">SAC[5]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_0">SAC[4]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_0">SAC[3]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_0">SAC[2]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_0">SAC[1]</a></td><td class="lr" colspan="1"><a href="#fieldset_0-15_0">SAC[0]</a></td></tr></tbody></table><h4 id="fieldset_0-63_25">Bits [63:25]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-24_24">RST, bit [24]</h4><div class="field">
      <p>Selects the Single-shot Comparator Control mode.</p>
    <table class="valuetable"><tr><th>RST</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The Single-shot Comparator Control is in single-shot mode.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The Single-shot Comparator Control is in multi-shot mode.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Trace unit reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-23_16">ARC[&lt;m&gt;], bit [m+16], for m = 7 to 0</h4><div class="field">
      <p>Selects one or more Address Range Comparators for Single-shot control.</p>
    <table class="valuetable"><tr><th>ARC[&lt;m&gt;]</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The Address Range Comparator &lt;m&gt;, is not selected for Single-shot control.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The Address Range Comparator &lt;m&gt;, is selected for Single-shot control.</p>
        </td></tr></table>
      <p>This bit is <span class="arm-defined-word">RES0</span> if m &gt;= <a href="AArch64-trcidr4.html">TRCIDR4</a>.NUMACPAIRS.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Trace unit reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-15_0">SAC[&lt;m&gt;], bit [m], for m = 15 to 0</h4><div class="field">
      <p>Selects one or more Single Address Comparators for Single-shot control.</p>
    <table class="valuetable"><tr><th>SAC[&lt;m&gt;]</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>The Single Address Comparator &lt;m&gt;, is not selected for Single-shot control.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>The Single Address Comparator &lt;m&gt;, is selected for Single-shot control.</p>
        </td></tr></table>
      <p>This bit is <span class="arm-defined-word">RES0</span> if m &gt;= 2 × <a href="AArch64-trcidr4.html">TRCIDR4</a>.NUMACPAIRS.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Trace unit reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><div class="access_mechanisms"><h2>Accessing TRCSSCCR&lt;n&gt;</h2>
        <p>Must be programmed if any <a href="AArch64-trcrsctlrn.html">TRCRSCTLR&lt;a&gt;</a>.GROUP == <span class="binarynumber">0b0011</span> and <a href="AArch64-trcrsctlrn.html">TRCRSCTLR&lt;a&gt;</a>.SINGLE_SHOT[n] == 1.</p>

      
        <p>Writes are <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> if the trace unit is not in the Idle state.</p>
      <p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRS &lt;Xt&gt;, TRCSSCCR&lt;m&gt;
     ; Where m = 0-7</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b10</td><td>0b001</td><td>0b0001</td><td>0b0:m[2:0]</td><td>0b010</td></tr></table><p class="pseudocode">
integer m = UInt(CRm&lt;2:0&gt;);

if m &gt;= NUM_TRACE_SINGLE_SHOT_COMPARATOR_CONTROLS then
    UNDEFINED;
elsif PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() &amp;&amp; CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HDFGRTR_EL2.TRC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; CPTR_EL3.TTA == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif IsFeatureImplemented(FEAT_TRBE_EXT) &amp;&amp; OSLSR_EL1.OSLK == '0' &amp;&amp; HaltingAllowed() &amp;&amp; EDSCR2.TTA == '1' then
        Halt(DebugHalt_SoftwareAccess);
    else
        X[t, 64] = TRCSSCCR[m];
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; CPTR_EL3.TTA == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif !ELUsingAArch32(EL1) &amp;&amp; IsFeatureImplemented(FEAT_TRBE_EXT) &amp;&amp; OSLSR_EL1.OSLK == '0' &amp;&amp; HaltingAllowed() &amp;&amp; EDSCR2.TTA == '1' then
        Halt(DebugHalt_SoftwareAccess);
    else
        X[t, 64] = TRCSSCCR[m];
elsif PSTATE.EL == EL3 then
    if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif !ELUsingAArch32(EL1) &amp;&amp; IsFeatureImplemented(FEAT_TRBE_EXT) &amp;&amp; OSLSR_EL1.OSLK == '0' &amp;&amp; HaltingAllowed() &amp;&amp; EDSCR2.TTA == '1' then
        Halt(DebugHalt_SoftwareAccess);
    else
        X[t, 64] = TRCSSCCR[m];
                </p><h4 class="assembler">MSR TRCSSCCR&lt;m&gt;, &lt;Xt&gt;
     ; Where m = 0-7</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b10</td><td>0b001</td><td>0b0001</td><td>0b0:m[2:0]</td><td>0b010</td></tr></table><p class="pseudocode">
integer m = UInt(CRm&lt;2:0&gt;);

if m &gt;= NUM_TRACE_SINGLE_SHOT_COMPARATOR_CONTROLS then
    UNDEFINED;
elsif PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() &amp;&amp; CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HDFGWTR_EL2.TRC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; CPTR_EL3.TTA == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif IsFeatureImplemented(FEAT_TRBE_EXT) &amp;&amp; OSLSR_EL1.OSLK == '0' &amp;&amp; HaltingAllowed() &amp;&amp; EDSCR2.TTA == '1' then
        Halt(DebugHalt_SoftwareAccess);
    else
        TRCSSCCR[m] = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; CPTR_EL3.TTA == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif !ELUsingAArch32(EL1) &amp;&amp; IsFeatureImplemented(FEAT_TRBE_EXT) &amp;&amp; OSLSR_EL1.OSLK == '0' &amp;&amp; HaltingAllowed() &amp;&amp; EDSCR2.TTA == '1' then
        Halt(DebugHalt_SoftwareAccess);
    else
        TRCSSCCR[m] = X[t, 64];
elsif PSTATE.EL == EL3 then
    if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif !ELUsingAArch32(EL1) &amp;&amp; IsFeatureImplemented(FEAT_TRBE_EXT) &amp;&amp; OSLSR_EL1.OSLK == '0' &amp;&amp; HaltingAllowed() &amp;&amp; EDSCR2.TTA == '1' then
        Halt(DebugHalt_SoftwareAccess);
    else
        TRCSSCCR[m] = X[t, 64];
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
