Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Mar 16 09:18:13 2023
| Host         : Angel running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file j1soc-timing.rpt
| Design       : j1soc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: per_d/d_16/ctl_dv/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: per_d/d_16/ctl_dv/FSM_onehot_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: per_d/d_16/ctl_dv/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: per_d/d_16/ctl_dv/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: per_d/d_16/ctl_dv/FSM_onehot_state_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.735      -24.563                    120                 1450        0.030        0.000                      0                 1450        3.750        0.000                       0                   545  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.735      -24.563                    120                 1450        0.030        0.000                      0                 1450        3.750        0.000                       0                   545  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          120  Failing Endpoints,  Worst Slack       -0.735ns,  Total Violation      -24.563ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.735ns  (required time - arrival time)
  Source:                 dpRm/dlptRAM/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ram0/ram_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.366ns  (logic 2.702ns (50.351%)  route 2.664ns (49.649%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 15.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.988ns = ( 10.988 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.140     8.742    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     8.838 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.140     8.978    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     9.074 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.140     9.214    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.310 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           1.678    10.988    dpRm/dlptRAM/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB18_X0Y33         RAMB18E1                                     r  dpRm/dlptRAM/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    13.442 f  dpRm/dlptRAM/ram_reg/DOBDO[15]
                         net (fo=2, routed)           1.088    14.530    cpu0/ram0/DOBDO[3]
    SLICE_X9Y91          LUT6 (Prop_lut6_I4_O)        0.124    14.654 r  cpu0/ram0/st0[15]_i_3_comp/O
                         net (fo=3, routed)           0.750    15.404    cpu0/ram0/st0[15]_i_3_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I4_O)        0.124    15.528 r  cpu0/ram0/ram_reg_0_i_1_comp/O
                         net (fo=4, routed)           0.827    16.355    cpu0/ram0/ram_reg_0_i_1_n_0
    RAMB36_X0Y17         RAMB36E1                                     r  cpu0/ram0/ram_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.133    13.555    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    13.646 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.133    13.779    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.870 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.133    14.003    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.094 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.133    14.227    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.318 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.564    15.882    cpu0/ram0/sys_clk_i_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  cpu0/ram0/ram_reg_1/CLKARDCLK
                         clock pessimism              0.216    16.098    
                         clock uncertainty           -0.035    16.063    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    15.620    cpu0/ram0/ram_reg_1
  -------------------------------------------------------------------
                         required time                         15.620    
                         arrival time                         -16.355    
  -------------------------------------------------------------------
                         slack                                 -0.735    

Slack (VIOLATED) :        -0.714ns  (required time - arrival time)
  Source:                 dpRm/dlptRAM/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ram0/ram_reg_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.332ns  (logic 2.702ns (50.673%)  route 2.630ns (49.327%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 15.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.988ns = ( 10.988 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.140     8.742    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     8.838 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.140     8.978    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     9.074 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.140     9.214    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.310 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           1.678    10.988    dpRm/dlptRAM/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB18_X0Y33         RAMB18E1                                     r  dpRm/dlptRAM/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    13.442 f  dpRm/dlptRAM/ram_reg/DOBDO[15]
                         net (fo=2, routed)           1.088    14.530    cpu0/ram0/DOBDO[3]
    SLICE_X9Y91          LUT6 (Prop_lut6_I4_O)        0.124    14.654 r  cpu0/ram0/st0[15]_i_3_comp/O
                         net (fo=3, routed)           0.750    15.404    cpu0/ram0/st0[15]_i_3_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I4_O)        0.124    15.528 r  cpu0/ram0/ram_reg_0_i_1_comp/O
                         net (fo=4, routed)           0.793    16.320    cpu0/ram0/ram_reg_0_i_1_n_0
    RAMB36_X0Y20         RAMB36E1                                     r  cpu0/ram0/ram_reg_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.133    13.555    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    13.646 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.133    13.779    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.870 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.133    14.003    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.094 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.133    14.227    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.318 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.550    15.868    cpu0/ram0/sys_clk_i_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  cpu0/ram0/ram_reg_2/CLKARDCLK
                         clock pessimism              0.216    16.084    
                         clock uncertainty           -0.035    16.049    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    15.606    cpu0/ram0/ram_reg_2
  -------------------------------------------------------------------
                         required time                         15.606    
                         arrival time                         -16.320    
  -------------------------------------------------------------------
                         slack                                 -0.714    

Slack (VIOLATED) :        -0.705ns  (required time - arrival time)
  Source:                 dpRm/dlptRAM/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ram0/ram_reg_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.234ns  (logic 2.702ns (51.629%)  route 2.532ns (48.371%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns = ( 15.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.988ns = ( 10.988 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.140     8.742    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     8.838 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.140     8.978    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     9.074 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.140     9.214    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.310 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           1.678    10.988    dpRm/dlptRAM/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB18_X0Y33         RAMB18E1                                     r  dpRm/dlptRAM/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    13.442 f  dpRm/dlptRAM/ram_reg/DOBDO[15]
                         net (fo=2, routed)           1.088    14.530    cpu0/ram0/DOBDO[3]
    SLICE_X9Y91          LUT6 (Prop_lut6_I4_O)        0.124    14.654 r  cpu0/ram0/st0[15]_i_3_comp/O
                         net (fo=3, routed)           0.518    15.172    cpu0/ram0/st0[15]_i_3_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I3_O)        0.124    15.296 r  cpu0/ram0/ram_reg_0_i_15_comp_1/O
                         net (fo=4, routed)           0.925    16.222    cpu0/ram0/we_a0
    RAMB36_X0Y20         RAMB36E1                                     r  cpu0/ram0/ram_reg_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.133    13.555    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    13.646 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.133    13.779    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.870 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.133    14.003    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.094 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.133    14.227    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.318 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.550    15.868    cpu0/ram0/sys_clk_i_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  cpu0/ram0/ram_reg_2/CLKARDCLK
                         clock pessimism              0.216    16.084    
                         clock uncertainty           -0.035    16.049    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    15.517    cpu0/ram0/ram_reg_2
  -------------------------------------------------------------------
                         required time                         15.517    
                         arrival time                         -16.222    
  -------------------------------------------------------------------
                         slack                                 -0.705    

Slack (VIOLATED) :        -0.697ns  (required time - arrival time)
  Source:                 cpu0/ram0/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpRm/dlptRAM/ram_reg/WEBWE[0]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 2.826ns (49.846%)  route 2.843ns (50.154%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.651ns = ( 10.651 - 5.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           1.689     5.291    cpu0/ram0/sys_clk_i_IBUF_BUFG_repN_3_alias
    RAMB36_X0Y19         RAMB36E1                                     r  cpu0/ram0/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.745 r  cpu0/ram0/ram_reg_3/DOBDO[3]
                         net (fo=64, routed)          0.878     8.623    cpu0/ram0/insn[15]
    SLICE_X8Y98          LUT3 (Prop_lut3_I0_O)        0.124     8.747 r  cpu0/ram0/rstack_reg_0_31_0_5_i_26/O
                         net (fo=24, routed)          0.473     9.220    cpu0/ram0/ram_reg_3_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I0_O)        0.124     9.344 r  cpu0/ram0/d_out[15]_i_3/O
                         net (fo=9, routed)           1.039    10.383    cpu0/ram0/d_out[15]_i_3_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I0_O)        0.124    10.507 r  cpu0/ram0/ram_reg_i_22/O
                         net (fo=2, routed)           0.454    10.961    dpRm/dlptRAM/p_0_in
    RAMB18_X0Y33         RAMB18E1                                     r  dpRm/dlptRAM/ram_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     8.422 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.133     8.555    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     8.646 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.133     8.779    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.870 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.133     9.003    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.094 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           1.557    10.651    dpRm/dlptRAM/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB18_X0Y33         RAMB18E1                                     r  dpRm/dlptRAM/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.180    10.831    
                         clock uncertainty           -0.035    10.796    
    RAMB18_X0Y33         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    10.264    dpRm/dlptRAM/ram_reg
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                 -0.697    

Slack (VIOLATED) :        -0.625ns  (required time - arrival time)
  Source:                 dpRm/dlptRAM/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ram0/ram_reg_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.260ns  (logic 2.702ns (51.365%)  route 2.558ns (48.635%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 15.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.988ns = ( 10.988 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.140     8.742    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     8.838 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.140     8.978    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     9.074 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.140     9.214    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.310 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           1.678    10.988    dpRm/dlptRAM/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB18_X0Y33         RAMB18E1                                     r  dpRm/dlptRAM/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    13.442 f  dpRm/dlptRAM/ram_reg/DOBDO[15]
                         net (fo=2, routed)           1.088    14.530    cpu0/ram0/DOBDO[3]
    SLICE_X9Y91          LUT6 (Prop_lut6_I4_O)        0.124    14.654 r  cpu0/ram0/st0[15]_i_3_comp/O
                         net (fo=3, routed)           0.750    15.404    cpu0/ram0/st0[15]_i_3_n_0
    SLICE_X10Y90         LUT6 (Prop_lut6_I4_O)        0.124    15.528 r  cpu0/ram0/ram_reg_0_i_1_comp/O
                         net (fo=4, routed)           0.721    16.249    cpu0/ram0/ram_reg_0_i_1_n_0
    RAMB36_X0Y19         RAMB36E1                                     r  cpu0/ram0/ram_reg_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.133    13.555    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    13.646 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.133    13.779    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.870 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.133    14.003    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.094 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.133    14.227    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.318 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.568    15.886    cpu0/ram0/sys_clk_i_IBUF_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  cpu0/ram0/ram_reg_3/CLKARDCLK
                         clock pessimism              0.216    16.102    
                         clock uncertainty           -0.035    16.067    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    15.624    cpu0/ram0/ram_reg_3
  -------------------------------------------------------------------
                         required time                         15.624    
                         arrival time                         -16.249    
  -------------------------------------------------------------------
                         slack                                 -0.625    

Slack (VIOLATED) :        -0.607ns  (required time - arrival time)
  Source:                 dpRm/dlptRAM/ram_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpRm/c_p/F_5_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.369ns  (logic 2.578ns (48.015%)  route 2.791ns (51.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.828ns = ( 15.828 - 10.000 ) 
    Source Clock Delay      (SCD):    6.227ns = ( 11.227 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.140     8.742    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     8.838 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.140     8.978    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     9.074 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.140     9.214    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.310 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.140     9.450    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.546 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.681    11.227    dpRm/dlptRAM/ram_reg_2
    RAMB18_X0Y33         RAMB18E1                                     r  dpRm/dlptRAM/ram_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y33         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454    13.681 r  dpRm/dlptRAM/ram_reg/DOADO[10]
                         net (fo=2, routed)           1.187    14.868    dpRm/dlptRAM/DOADO[10]
    SLICE_X8Y84          LUT3 (Prop_lut3_I0_O)        0.124    14.992 r  dpRm/dlptRAM/F_6[10]_i_1/O
                         net (fo=7, routed)           1.604    16.596    dpRm/c_p/D[10]
    SLICE_X10Y108        FDRE                                         r  dpRm/c_p/F_5_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.133    13.555    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    13.646 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.133    13.779    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.870 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.133    14.003    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.094 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.133    14.227    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.318 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.510    15.828    dpRm/c_p/sys_clk_i_IBUF_BUFG
    SLICE_X10Y108        FDRE                                         r  dpRm/c_p/F_5_reg[10]/C
                         clock pessimism              0.228    16.056    
                         clock uncertainty           -0.035    16.021    
    SLICE_X10Y108        FDRE (Setup_fdre_C_D)       -0.031    15.990    dpRm/c_p/F_5_reg[10]
  -------------------------------------------------------------------
                         required time                         15.990    
                         arrival time                         -16.596    
  -------------------------------------------------------------------
                         slack                                 -0.607    

Slack (VIOLATED) :        -0.602ns  (required time - arrival time)
  Source:                 dpRm/dlptRAM/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ram0/ram_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.145ns  (logic 2.702ns (52.520%)  route 2.443ns (47.480%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 15.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.988ns = ( 10.988 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.140     8.742    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     8.838 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.140     8.978    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     9.074 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.140     9.214    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.310 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           1.678    10.988    dpRm/dlptRAM/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB18_X0Y33         RAMB18E1                                     r  dpRm/dlptRAM/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    13.442 f  dpRm/dlptRAM/ram_reg/DOBDO[15]
                         net (fo=2, routed)           1.088    14.530    cpu0/ram0/DOBDO[3]
    SLICE_X9Y91          LUT6 (Prop_lut6_I4_O)        0.124    14.654 r  cpu0/ram0/st0[15]_i_3_comp/O
                         net (fo=3, routed)           0.518    15.172    cpu0/ram0/st0[15]_i_3_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I3_O)        0.124    15.296 r  cpu0/ram0/ram_reg_0_i_15_comp_1/O
                         net (fo=4, routed)           0.837    16.133    cpu0/ram0/we_a0
    RAMB36_X0Y17         RAMB36E1                                     r  cpu0/ram0/ram_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.133    13.555    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    13.646 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.133    13.779    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.870 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.133    14.003    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.094 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.133    14.227    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.318 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.564    15.882    cpu0/ram0/sys_clk_i_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  cpu0/ram0/ram_reg_1/CLKARDCLK
                         clock pessimism              0.216    16.098    
                         clock uncertainty           -0.035    16.063    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    15.531    cpu0/ram0/ram_reg_1
  -------------------------------------------------------------------
                         required time                         15.531    
                         arrival time                         -16.133    
  -------------------------------------------------------------------
                         slack                                 -0.602    

Slack (VIOLATED) :        -0.600ns  (required time - arrival time)
  Source:                 cpu0/ram0/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpRm/dlptRAM/ram_reg/WEBWE[1]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 2.826ns (50.708%)  route 2.747ns (49.292%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.651ns = ( 10.651 - 5.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           1.689     5.291    cpu0/ram0/sys_clk_i_IBUF_BUFG_repN_3_alias
    RAMB36_X0Y19         RAMB36E1                                     r  cpu0/ram0/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.745 r  cpu0/ram0/ram_reg_3/DOBDO[3]
                         net (fo=64, routed)          0.878     8.623    cpu0/ram0/insn[15]
    SLICE_X8Y98          LUT3 (Prop_lut3_I0_O)        0.124     8.747 r  cpu0/ram0/rstack_reg_0_31_0_5_i_26/O
                         net (fo=24, routed)          0.473     9.220    cpu0/ram0/ram_reg_3_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I0_O)        0.124     9.344 r  cpu0/ram0/d_out[15]_i_3/O
                         net (fo=9, routed)           1.039    10.383    cpu0/ram0/d_out[15]_i_3_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I0_O)        0.124    10.507 r  cpu0/ram0/ram_reg_i_22/O
                         net (fo=2, routed)           0.357    10.864    dpRm/dlptRAM/p_0_in
    RAMB18_X0Y33         RAMB18E1                                     r  dpRm/dlptRAM/ram_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     8.422 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.133     8.555    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091     8.646 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.133     8.779    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     8.870 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.133     9.003    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.094 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           1.557    10.651    dpRm/dlptRAM/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB18_X0Y33         RAMB18E1                                     r  dpRm/dlptRAM/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.180    10.831    
                         clock uncertainty           -0.035    10.796    
    RAMB18_X0Y33         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    10.264    dpRm/dlptRAM/ram_reg
  -------------------------------------------------------------------
                         required time                         10.264    
                         arrival time                         -10.864    
  -------------------------------------------------------------------
                         slack                                 -0.600    

Slack (VIOLATED) :        -0.587ns  (required time - arrival time)
  Source:                 dpRm/dlptRAM/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ram0/ram_reg_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.134ns  (logic 2.702ns (52.632%)  route 2.432ns (47.368%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.886ns = ( 15.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.988ns = ( 10.988 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.140     8.742    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     8.838 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.140     8.978    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     9.074 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.140     9.214    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.310 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           1.678    10.988    dpRm/dlptRAM/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB18_X0Y33         RAMB18E1                                     r  dpRm/dlptRAM/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y33         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    13.442 f  dpRm/dlptRAM/ram_reg/DOBDO[15]
                         net (fo=2, routed)           1.088    14.530    cpu0/ram0/DOBDO[3]
    SLICE_X9Y91          LUT6 (Prop_lut6_I4_O)        0.124    14.654 r  cpu0/ram0/st0[15]_i_3_comp/O
                         net (fo=3, routed)           0.518    15.172    cpu0/ram0/st0[15]_i_3_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I3_O)        0.124    15.296 r  cpu0/ram0/ram_reg_0_i_15_comp_1/O
                         net (fo=4, routed)           0.826    16.122    cpu0/ram0/we_a0
    RAMB36_X0Y19         RAMB36E1                                     r  cpu0/ram0/ram_reg_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.133    13.555    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    13.646 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.133    13.779    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.870 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.133    14.003    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.094 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.133    14.227    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.318 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.568    15.886    cpu0/ram0/sys_clk_i_IBUF_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  cpu0/ram0/ram_reg_3/CLKARDCLK
                         clock pessimism              0.216    16.102    
                         clock uncertainty           -0.035    16.067    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    15.535    cpu0/ram0/ram_reg_3
  -------------------------------------------------------------------
                         required time                         15.535    
                         arrival time                         -16.122    
  -------------------------------------------------------------------
                         slack                                 -0.587    

Slack (VIOLATED) :        -0.498ns  (required time - arrival time)
  Source:                 dpRm/dlptRAM/ram_reg/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpRm/c_p/F_6_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.227ns  (logic 2.578ns (49.323%)  route 2.649ns (50.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.821ns = ( 15.821 - 10.000 ) 
    Source Clock Delay      (SCD):    6.227ns = ( 11.227 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.096     8.602 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.140     8.742    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     8.838 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.140     8.978    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     9.074 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.140     9.214    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     9.310 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.140     9.450    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.546 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.681    11.227    dpRm/dlptRAM/ram_reg_2
    RAMB18_X0Y33         RAMB18E1                                     r  dpRm/dlptRAM/ram_reg/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y33         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454    13.681 r  dpRm/dlptRAM/ram_reg/DOADO[8]
                         net (fo=2, routed)           1.436    15.117    dpRm/dlptRAM/DOADO[8]
    SLICE_X11Y94         LUT3 (Prop_lut3_I0_O)        0.124    15.241 r  dpRm/dlptRAM/F_6[8]_i_1/O
                         net (fo=7, routed)           1.212    16.454    dpRm/c_p/D[8]
    SLICE_X9Y113         FDRE                                         r  dpRm/c_p/F_6_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    10.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.133    13.555    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    13.646 r  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.133    13.779    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    13.870 r  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.133    14.003    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    14.094 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.133    14.227    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.318 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         1.503    15.821    dpRm/c_p/sys_clk_i_IBUF_BUFG
    SLICE_X9Y113         FDRE                                         r  dpRm/c_p/F_6_reg[8]/C
                         clock pessimism              0.228    16.049    
                         clock uncertainty           -0.035    16.014    
    SLICE_X9Y113         FDRE (Setup_fdre_C_D)       -0.058    15.956    dpRm/c_p/F_6_reg[8]
  -------------------------------------------------------------------
                         required time                         15.956    
                         arrival time                         -16.454    
  -------------------------------------------------------------------
                         slack                                 -0.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 per_d/d_16/lsr_d/A_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_d/d_16/sb/Result_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.433ns  (logic 0.355ns (81.967%)  route 0.078ns (18.033%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 7.254 - 5.000 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 6.719 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     5.920 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.030     5.950    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     5.976 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.030     6.006    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.032 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.030     6.062    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     6.088 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     6.118    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.144 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.576     6.719    per_d/d_16/lsr_d/sys_clk_i_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  per_d/d_16/lsr_d/A_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.146     6.865 r  per_d/d_16/lsr_d/A_reg[2]/Q
                         net (fo=5, routed)           0.077     6.943    per_d/d_16/lsr_d/Q[2]
    SLICE_X10Y99         LUT2 (Prop_lut2_I0_O)        0.045     6.988 r  per_d/d_16/lsr_d/Result0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.988    per_d/d_16/sb/Result_reg[3]_0[2]
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     7.099 r  per_d/d_16/sb/Result0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.099    per_d/d_16/sb/Result0_carry_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     7.152 r  per_d/d_16/sb/Result0_carry__0/O[0]
                         net (fo=1, routed)           0.000     7.152    per_d/d_16/sb/Result0_carry__0_n_7
    SLICE_X10Y100        FDRE                                         r  per_d/d_16/sb/Result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     6.165 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.033     6.198    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     6.227 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.033     6.260    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     6.289 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.033     6.322    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.351 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     6.384    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.413 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.841     7.254    per_d/d_16/sb/sys_clk_i_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  per_d/d_16/sb/Result_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.269     6.984    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.138     7.122    per_d/d_16/sb/Result_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.122    
                         arrival time                           7.152    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 per_d/d_16/lsr_d/A_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_d/d_16/sb/Result_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.446ns  (logic 0.368ns (82.493%)  route 0.078ns (17.507%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 7.254 - 5.000 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 6.719 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     5.920 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.030     5.950    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     5.976 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.030     6.006    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.032 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.030     6.062    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     6.088 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     6.118    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.144 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.576     6.719    per_d/d_16/lsr_d/sys_clk_i_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  per_d/d_16/lsr_d/A_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.146     6.865 r  per_d/d_16/lsr_d/A_reg[2]/Q
                         net (fo=5, routed)           0.077     6.943    per_d/d_16/lsr_d/Q[2]
    SLICE_X10Y99         LUT2 (Prop_lut2_I0_O)        0.045     6.988 r  per_d/d_16/lsr_d/Result0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.988    per_d/d_16/sb/Result_reg[3]_0[2]
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     7.099 r  per_d/d_16/sb/Result0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.099    per_d/d_16/sb/Result0_carry_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     7.165 r  per_d/d_16/sb/Result0_carry__0/O[2]
                         net (fo=1, routed)           0.000     7.165    per_d/d_16/sb/Result0_carry__0_n_5
    SLICE_X10Y100        FDRE                                         r  per_d/d_16/sb/Result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     6.165 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.033     6.198    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     6.227 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.033     6.260    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     6.289 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.033     6.322    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.351 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     6.384    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.413 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.841     7.254    per_d/d_16/sb/sys_clk_i_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  per_d/d_16/sb/Result_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.269     6.984    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.138     7.122    per_d/d_16/sb/Result_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.122    
                         arrival time                           7.165    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 per_d/d_16/sb/Result_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_d/d_16/lsr_d/A_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.433ns  (logic 0.212ns (48.976%)  route 0.221ns (51.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 7.260 - 5.000 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 6.713 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     5.920 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.030     5.950    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     5.976 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.030     6.006    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.032 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.030     6.062    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     6.088 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     6.118    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.144 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.570     6.713    per_d/d_16/sb/sys_clk_i_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  per_d/d_16/sb/Result_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.167     6.880 r  per_d/d_16/sb/Result_reg[4]/Q
                         net (fo=1, routed)           0.221     7.101    per_d/d_16/lsr_d/A_reg[15]_2[4]
    SLICE_X11Y99         LUT3 (Prop_lut3_I2_O)        0.045     7.146 r  per_d/d_16/lsr_d/A[4]_i_1/O
                         net (fo=1, routed)           0.000     7.146    per_d/d_16/lsr_d/p_2_in[4]
    SLICE_X11Y99         FDRE                                         r  per_d/d_16/lsr_d/A_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     6.165 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.033     6.198    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     6.227 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.033     6.260    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     6.289 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.033     6.322    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.351 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     6.384    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.413 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.847     7.260    per_d/d_16/lsr_d/sys_clk_i_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  per_d/d_16/lsr_d/A_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.269     6.990    
    SLICE_X11Y99         FDRE (Hold_fdre_C_D)         0.099     7.089    per_d/d_16/lsr_d/A_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.089    
                         arrival time                           7.146    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 per_d/d_16/lsr_d/A_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_d/d_16/sb/Result_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.463ns  (logic 0.275ns (59.445%)  route 0.188ns (40.555%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 7.254 - 5.000 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 6.719 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     5.920 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.030     5.950    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     5.976 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.030     6.006    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.032 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.030     6.062    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     6.088 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     6.118    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.144 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.576     6.719    per_d/d_16/lsr_d/sys_clk_i_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  per_d/d_16/lsr_d/A_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.146     6.865 r  per_d/d_16/lsr_d/A_reg[4]/Q
                         net (fo=5, routed)           0.188     7.053    per_d/d_16/sb/Q[4]
    SLICE_X10Y100        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     7.182 r  per_d/d_16/sb/Result0_carry__0/O[1]
                         net (fo=1, routed)           0.000     7.182    per_d/d_16/sb/Result0_carry__0_n_6
    SLICE_X10Y100        FDRE                                         r  per_d/d_16/sb/Result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     6.165 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.033     6.198    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     6.227 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.033     6.260    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     6.289 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.033     6.322    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.351 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     6.384    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.413 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.841     7.254    per_d/d_16/sb/sys_clk_i_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  per_d/d_16/sb/Result_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.269     6.984    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.138     7.122    per_d/d_16/sb/Result_reg[5]
  -------------------------------------------------------------------
                         required time                         -7.122    
                         arrival time                           7.182    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 per_m/mt_32/lsr0/s_A_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_m/mt_32/lsr0/s_A_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.395ns  (logic 0.146ns (36.954%)  route 0.249ns (63.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 7.254 - 5.000 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 6.719 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     5.920 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.030     5.950    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     5.976 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.030     6.006    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.032 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.030     6.062    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     6.088 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     6.118    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.144 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.576     6.719    per_m/mt_32/lsr0/sys_clk_i_IBUF_BUFG
    SLICE_X11Y97         FDRE                                         r  per_m/mt_32/lsr0/s_A_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.146     6.865 r  per_m/mt_32/lsr0/s_A_reg[15]/Q
                         net (fo=3, routed)           0.249     7.114    per_m/mt_32/lsr0/s_A[15]
    SLICE_X12Y100        FDRE                                         r  per_m/mt_32/lsr0/s_A_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     6.165 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.033     6.198    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     6.227 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.033     6.260    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     6.289 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.033     6.322    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.351 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     6.384    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.413 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.841     7.254    per_m/mt_32/lsr0/sys_clk_i_IBUF_BUFG
    SLICE_X12Y100        FDRE                                         r  per_m/mt_32/lsr0/s_A_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.269     6.984    
    SLICE_X12Y100        FDRE (Hold_fdre_C_D)         0.063     7.047    per_m/mt_32/lsr0/s_A_reg[16]
  -------------------------------------------------------------------
                         required time                         -7.047    
                         arrival time                           7.114    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 per_d/d_16/lsr_d/A_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_d/d_16/sb/Result_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.471ns  (logic 0.393ns (83.422%)  route 0.078ns (16.578%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 7.254 - 5.000 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 6.719 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     5.920 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.030     5.950    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     5.976 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.030     6.006    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.032 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.030     6.062    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     6.088 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     6.118    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.144 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.576     6.719    per_d/d_16/lsr_d/sys_clk_i_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  per_d/d_16/lsr_d/A_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.146     6.865 r  per_d/d_16/lsr_d/A_reg[2]/Q
                         net (fo=5, routed)           0.077     6.943    per_d/d_16/lsr_d/Q[2]
    SLICE_X10Y99         LUT2 (Prop_lut2_I0_O)        0.045     6.988 r  per_d/d_16/lsr_d/Result0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.988    per_d/d_16/sb/Result_reg[3]_0[2]
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     7.099 r  per_d/d_16/sb/Result0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.099    per_d/d_16/sb/Result0_carry_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     7.190 r  per_d/d_16/sb/Result0_carry__0/O[3]
                         net (fo=1, routed)           0.000     7.190    per_d/d_16/sb/Result0_carry__0_n_4
    SLICE_X10Y100        FDRE                                         r  per_d/d_16/sb/Result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     6.165 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.033     6.198    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     6.227 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.033     6.260    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     6.289 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.033     6.322    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.351 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     6.384    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.413 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.841     7.254    per_d/d_16/sb/sys_clk_i_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  per_d/d_16/sb/Result_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.269     6.984    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.138     7.122    per_d/d_16/sb/Result_reg[7]
  -------------------------------------------------------------------
                         required time                         -7.122    
                         arrival time                           7.190    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 per_d/d_16/lsr_d/A_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_d/d_16/sb/Result_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.473ns  (logic 0.395ns (83.492%)  route 0.078ns (16.508%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 7.254 - 5.000 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 6.719 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     5.920 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.030     5.950    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     5.976 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.030     6.006    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.032 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.030     6.062    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     6.088 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     6.118    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.144 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.576     6.719    per_d/d_16/lsr_d/sys_clk_i_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  per_d/d_16/lsr_d/A_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.146     6.865 r  per_d/d_16/lsr_d/A_reg[2]/Q
                         net (fo=5, routed)           0.077     6.943    per_d/d_16/lsr_d/Q[2]
    SLICE_X10Y99         LUT2 (Prop_lut2_I0_O)        0.045     6.988 r  per_d/d_16/lsr_d/Result0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.988    per_d/d_16/sb/Result_reg[3]_0[2]
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     7.099 r  per_d/d_16/sb/Result0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.099    per_d/d_16/sb/Result0_carry_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     7.139 r  per_d/d_16/sb/Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.139    per_d/d_16/sb/Result0_carry__0_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     7.192 r  per_d/d_16/sb/Result0_carry__1/O[0]
                         net (fo=1, routed)           0.000     7.192    per_d/d_16/sb/Result0_carry__1_n_7
    SLICE_X10Y101        FDRE                                         r  per_d/d_16/sb/Result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     6.165 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.033     6.198    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     6.227 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.033     6.260    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     6.289 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.033     6.322    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.351 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     6.384    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.413 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.841     7.254    per_d/d_16/sb/sys_clk_i_IBUF_BUFG
    SLICE_X10Y101        FDRE                                         r  per_d/d_16/sb/Result_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.269     6.984    
    SLICE_X10Y101        FDRE (Hold_fdre_C_D)         0.138     7.122    per_d/d_16/sb/Result_reg[8]
  -------------------------------------------------------------------
                         required time                         -7.122    
                         arrival time                           7.192    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 per_d/d_16/lsr_d/A_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_d/d_16/sb/Result_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.486ns  (logic 0.408ns (83.933%)  route 0.078ns (16.066%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 7.254 - 5.000 ) 
    Source Clock Delay      (SCD):    1.719ns = ( 6.719 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     5.920 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.030     5.950    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     5.976 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.030     6.006    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.032 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.030     6.062    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     6.088 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     6.118    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.144 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.576     6.719    per_d/d_16/lsr_d/sys_clk_i_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  per_d/d_16/lsr_d/A_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.146     6.865 r  per_d/d_16/lsr_d/A_reg[2]/Q
                         net (fo=5, routed)           0.077     6.943    per_d/d_16/lsr_d/Q[2]
    SLICE_X10Y99         LUT2 (Prop_lut2_I0_O)        0.045     6.988 r  per_d/d_16/lsr_d/Result0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.988    per_d/d_16/sb/Result_reg[3]_0[2]
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     7.099 r  per_d/d_16/sb/Result0_carry/CO[3]
                         net (fo=1, routed)           0.001     7.099    per_d/d_16/sb/Result0_carry_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     7.139 r  per_d/d_16/sb/Result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.139    per_d/d_16/sb/Result0_carry__0_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     7.205 r  per_d/d_16/sb/Result0_carry__1/O[2]
                         net (fo=1, routed)           0.000     7.205    per_d/d_16/sb/Result0_carry__1_n_5
    SLICE_X10Y101        FDRE                                         r  per_d/d_16/sb/Result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     6.165 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.033     6.198    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     6.227 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.033     6.260    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     6.289 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.033     6.322    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.351 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     6.384    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.413 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.841     7.254    per_d/d_16/sb/sys_clk_i_IBUF_BUFG
    SLICE_X10Y101        FDRE                                         r  per_d/d_16/sb/Result_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.269     6.984    
    SLICE_X10Y101        FDRE (Hold_fdre_C_D)         0.138     7.122    per_d/d_16/sb/Result_reg[10]
  -------------------------------------------------------------------
                         required time                         -7.122    
                         arrival time                           7.205    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 per_m/mt_32/acc0/pp_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_m/d_out_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.427ns  (logic 0.191ns (44.768%)  route 0.236ns (55.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns = ( 7.197 - 5.000 ) 
    Source Clock Delay      (SCD):    1.718ns = ( 6.718 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     5.920 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.030     5.950    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     5.976 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.030     6.006    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.032 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.030     6.062    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     6.088 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     6.118    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.144 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.575     6.718    per_m/mt_32/acc0/sys_clk_i_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  per_m/mt_32/acc0/pp_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.146     6.864 r  per_m/mt_32/acc0/pp_reg[7]/Q
                         net (fo=2, routed)           0.236     7.100    cpu0/ram0/pp_reg[7]
    SLICE_X8Y94          LUT4 (Prop_lut4_I3_O)        0.045     7.145 r  cpu0/ram0/d_out[7]_i_1/O
                         net (fo=1, routed)           0.000     7.145    per_m/d_out_reg[15]_1[7]
    SLICE_X8Y94          FDRE                                         r  per_m/d_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     6.165 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.033     6.198    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     6.227 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.033     6.260    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     6.289 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.033     6.322    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.351 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.846     7.197    per_m/sys_clk_i_IBUF_BUFG_repN_alias
    SLICE_X8Y94          FDRE                                         r  per_m/d_out_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.263     6.933    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.125     7.058    per_m/d_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -7.058    
                         arrival time                           7.145    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 per_m/mt_32/lsr0/s_A_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_m/mt_32/acc0/pp_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.482ns  (logic 0.292ns (60.524%)  route 0.190ns (39.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns = ( 7.260 - 5.000 ) 
    Source Clock Delay      (SCD):    1.713ns = ( 6.713 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     5.920 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.030     5.950    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     5.976 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.030     6.006    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     6.032 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.030     6.062    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     6.088 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.030     6.118    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     6.144 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.570     6.713    per_m/mt_32/lsr0/sys_clk_i_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  per_m/mt_32/lsr0/s_A_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.146     6.859 r  per_m/mt_32/lsr0/s_A_reg[17]/Q
                         net (fo=3, routed)           0.190     7.050    per_m/mt_32/lsr0/s_A[17]
    SLICE_X9Y99          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     7.196 r  per_m/mt_32/lsr0/pp_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.196    per_m/mt_32/acc0/pp_reg[19]_0[2]
    SLICE_X9Y99          FDRE                                         r  per_m/mt_32/acc0/pp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     6.165 f  sys_clk_i_IBUF_BUFG_inst_replica_3/O
                         net (fo=2, routed)           0.033     6.198    sys_clk_i_IBUF_BUFG_repN_3
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     6.227 f  sys_clk_i_IBUF_BUFG_inst_replica_2/O
                         net (fo=2, routed)           0.033     6.260    sys_clk_i_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     6.289 f  sys_clk_i_IBUF_BUFG_inst_replica_1/O
                         net (fo=1, routed)           0.033     6.322    sys_clk_i_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.351 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=5, routed)           0.033     6.384    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.413 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=534, routed)         0.847     7.260    per_m/mt_32/acc0/sys_clk_i_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  per_m/mt_32/acc0/pp_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.269     6.990    
    SLICE_X9Y99          FDRE (Hold_fdre_C_D)         0.112     7.102    per_m/mt_32/acc0/pp_reg[18]
  -------------------------------------------------------------------
                         required time                         -7.102    
                         arrival time                           7.196    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y33  dpRm/dlptRAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y33  dpRm/dlptRAM/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17  cpu0/ram0/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17  cpu0/ram0/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y20  cpu0/ram0/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y20  cpu0/ram0/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y19  cpu0/ram0/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y19  cpu0/ram0/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18  cpu0/ram0/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18  cpu0/ram0/ram_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y91   cpu0/rstack_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y91   cpu0/rstack_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y91   cpu0/rstack_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y91   cpu0/rstack_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y91   cpu0/rstack_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y91   cpu0/rstack_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y91   cpu0/rstack_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y91   cpu0/rstack_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y93   cpu0/rstack_reg_0_31_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y93   cpu0/rstack_reg_0_31_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y91   cpu0/rstack_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y91   cpu0/rstack_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y91   cpu0/rstack_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y91   cpu0/rstack_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y91   cpu0/rstack_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y91   cpu0/rstack_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y91   cpu0/rstack_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y91   cpu0/rstack_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y93   cpu0/rstack_reg_0_31_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y93   cpu0/rstack_reg_0_31_12_15/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

------------+-----------+----------+-------+---------------+---------+---------------+---------+----------+
Reference   | Input     | IO Reg   | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock       | Port      | Type     | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
------------+-----------+----------+-------+---------------+---------+---------------+---------+----------+
sys_clk_pin | sys_rst_i | RAMB36E1 | -     |     4.774 (r) | SLOW    |     2.612 (r) | SLOW    |          |
sys_clk_pin | sys_rst_i | FDRE     | -     |     0.453 (f) | FAST    |     2.360 (f) | SLOW    |          |
------------+-----------+----------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

------------+---------+--------+-------+----------------+---------+----------------+---------+----------+
Reference   | Output  | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock       | Port    | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
------------+---------+--------+-------+----------------+---------+----------------+---------+----------+
sys_clk_pin | ledout  | FDRE   | -     |     12.554 (f) | SLOW    |      3.675 (f) | FAST    |          |
sys_clk_pin | uart_tx | FDSE   | -     |     15.008 (r) | SLOW    |      4.955 (r) | FAST    |          |
------------+---------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

------------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source      | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock       | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
------------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
sys_clk_pin | sys_clk_pin |        10.190 | SLOW    |         5.697 | SLOW    |         5.735 | SLOW    |         3.354 | SLOW    |
------------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



