
*** Running vivado
    with args -log dds_gnuradio_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source dds_gnuradio_wrapper.tcl -notrace

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source dds_gnuradio_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_ad9767_0_0/dds_gnuradio_wrapper_ad9767_0_0.dcp' for cell 'ad9767_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_add_const_0_0/dds_gnuradio_wrapper_add_const_0_0.dcp' for cell 'adc1_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_add_const_1_0/dds_gnuradio_wrapper_add_const_1_0.dcp' for cell 'adc_2_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_data16_multi_to_ram_0_0/dds_gnuradio_wrapper_data16_multi_to_ram_0_0.dcp' for cell 'data16_multi_to_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_add_const_2_0/dds_gnuradio_wrapper_add_const_2_0.dcp' for cell 'dds_ampl'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_add_const_3_0/dds_gnuradio_wrapper_add_const_3_0.dcp' for cell 'dds_offset'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_dupplReal_1_to_2_0_0/dds_gnuradio_wrapper_dupplReal_1_to_2_0_0.dcp' for cell 'dupplReal_1_to_2_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_expanderReal_0_0/dds_gnuradio_wrapper_expanderReal_0_0.dcp' for cell 'expanderReal_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_expanderReal_1_0/dds_gnuradio_wrapper_expanderReal_1_0.dcp' for cell 'expanderReal_1'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_ltc2145_0_0/dds_gnuradio_wrapper_ltc2145_0_0.dcp' for cell 'ltc2145_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_nco_counter_0_0/dds_gnuradio_wrapper_nco_counter_0_0.dcp' for cell 'nco_counter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_proc_sys_reset_0_0/dds_gnuradio_wrapper_proc_sys_reset_0_0.dcp' for cell 'proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_processing_system7_0_0/dds_gnuradio_wrapper_processing_system7_0_0.dcp' for cell 'processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_redpitaya_adc_dac_clk_0_0/dds_gnuradio_wrapper_redpitaya_adc_dac_clk_0_0.dcp' for cell 'redpitaya_adc_dac_clk_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_twoInMult_0_0/dds_gnuradio_wrapper_twoInMult_0_0.dcp' for cell 'twoInMult_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_xlconstant_0_0/dds_gnuradio_wrapper_xlconstant_0_0.dcp' for cell 'xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_xlslice_0_0/dds_gnuradio_wrapper_xlslice_0_0.dcp' for cell 'xlslice_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_xbar_0/dds_gnuradio_wrapper_xbar_0.dcp' for cell 'axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_auto_pc_0/dds_gnuradio_wrapper_auto_pc_0.dcp' for cell 'axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_add_const_0_0/add_const_ooc.xdc] for cell 'adc1_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_add_const_0_0/add_const_ooc.xdc] for cell 'adc1_offset/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_add_const_1_0/add_const_ooc.xdc] for cell 'adc_2_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_add_const_1_0/add_const_ooc.xdc] for cell 'adc_2_offset/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_add_const_2_0/add_const_ooc.xdc] for cell 'dds_ampl/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_add_const_2_0/add_const_ooc.xdc] for cell 'dds_ampl/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_add_const_3_0/add_const_ooc.xdc] for cell 'dds_offset/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_add_const_3_0/add_const_ooc.xdc] for cell 'dds_offset/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_data16_multi_to_ram_0_0/data16_multi_to_ram_ooc.xdc] for cell 'data16_multi_to_ram_0/U0'
WARNING: [Vivado 12-508] No pins matched 'data32_top_inst/subtop_loop[*].data_subtop_inst/start_acquisition2_s_reg/D'. [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_data16_multi_to_ram_0_0/data16_multi_to_ram_ooc.xdc:33]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins {data32_top_inst/subtop_loop[*].data_subtop_inst/start_acquisition2_s_reg/D}]'. [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_data16_multi_to_ram_0_0/data16_multi_to_ram_ooc.xdc:33]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_data16_multi_to_ram_0_0/data16_multi_to_ram_ooc.xdc] for cell 'data16_multi_to_ram_0/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_nco_counter_0_0/nco_counter_ooc.xdc] for cell 'nco_counter_0/U0'
WARNING: [Vivado 12-508] No pins matched 'nco_inst1/cpt_off2_s_reg[*]/D'. [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_nco_counter_0_0/nco_counter_ooc.xdc:5]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_pins {nco_inst1/cpt_off2_s_reg[*]/D}]'. [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_nco_counter_0_0/nco_counter_ooc.xdc:5]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_nco_counter_0_0/nco_counter_ooc.xdc] for cell 'nco_counter_0/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_proc_sys_reset_0_0/dds_gnuradio_wrapper_proc_sys_reset_0_0_board.xdc] for cell 'proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_proc_sys_reset_0_0/dds_gnuradio_wrapper_proc_sys_reset_0_0_board.xdc] for cell 'proc_sys_reset_0/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_proc_sys_reset_0_0/dds_gnuradio_wrapper_proc_sys_reset_0_0.xdc] for cell 'proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_proc_sys_reset_0_0/dds_gnuradio_wrapper_proc_sys_reset_0_0.xdc] for cell 'proc_sys_reset_0/U0'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_processing_system7_0_0/dds_gnuradio_wrapper_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_processing_system7_0_0/dds_gnuradio_wrapper_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc] for cell 'redpitaya_adc_dac_clk_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc:9]
INFO: [Timing 38-2] Deriving generated clocks [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc:9]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1755.438 ; gain = 423.508 ; free physical = 777 ; free virtual = 11732
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc] for cell 'redpitaya_adc_dac_clk_0/inst'
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/constrs_1/imports/fpga_ip/ad9767/ad9767.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/constrs_1/imports/fpga_ip/ad9767/ad9767.xdc]
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/constrs_1/imports/fpga_ip/ltc2145/ltc2145-redpy.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/constrs_1/imports/fpga_ip/ltc2145/ltc2145-redpy.xdc]
Parsing XDC File [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/constrs_1/imports/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc]
Finished Parsing XDC File [/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/constrs_1/imports/fpga_ip/redpitaya_adc_dac_clk/redpitaya_clk_pin.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_add_const_0_0/dds_gnuradio_wrapper_add_const_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_add_const_1_0/dds_gnuradio_wrapper_add_const_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_add_const_2_0/dds_gnuradio_wrapper_add_const_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_add_const_3_0/dds_gnuradio_wrapper_add_const_3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_xbar_0/dds_gnuradio_wrapper_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_data16_multi_to_ram_0_0/dds_gnuradio_wrapper_data16_multi_to_ram_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_nco_counter_0_0/dds_gnuradio_wrapper_nco_counter_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_proc_sys_reset_0_0/dds_gnuradio_wrapper_proc_sys_reset_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_processing_system7_0_0/dds_gnuradio_wrapper_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_redpitaya_adc_dac_clk_0_0/dds_gnuradio_wrapper_redpitaya_adc_dac_clk_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.srcs/sources_1/bd/dds_gnuradio_wrapper/ip/dds_gnuradio_wrapper_auto_pc_0/dds_gnuradio_wrapper_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1755.438 ; gain = 745.754 ; free physical = 785 ; free virtual = 11732
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 1787.453 ; gain = 32.016 ; free physical = 778 ; free virtual = 11724
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: b45c0554

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 26 inverter(s) to 26 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d4ff4d4b

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1798.453 ; gain = 0.000 ; free physical = 776 ; free virtual = 11723

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 98 cells.
Phase 2 Constant propagation | Checksum: 118e119a6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1798.453 ; gain = 0.000 ; free physical = 776 ; free virtual = 11723

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 374 unconnected nets.
INFO: [Opt 31-11] Eliminated 277 unconnected cells.
Phase 3 Sweep | Checksum: 1d9017ea6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1798.453 ; gain = 0.000 ; free physical = 776 ; free virtual = 11723

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1f4cae67b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1798.453 ; gain = 0.000 ; free physical = 776 ; free virtual = 11723

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1798.453 ; gain = 0.000 ; free physical = 776 ; free virtual = 11723
Ending Logic Optimization Task | Checksum: 1f4cae67b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1798.453 ; gain = 0.000 ; free physical = 776 ; free virtual = 11723

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 5 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 9 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 1af788ae2

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 707 ; free virtual = 11654
Ending Power Optimization Task | Checksum: 1af788ae2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1998.520 ; gain = 200.066 ; free physical = 707 ; free virtual = 11653
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1998.520 ; gain = 243.082 ; free physical = 707 ; free virtual = 11653
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 704 ; free virtual = 11653
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.runs/impl_1/dds_gnuradio_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.runs/impl_1/dds_gnuradio_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 745 ; free virtual = 11652
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1102 ; free virtual = 12008

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 46ab363b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 985 ; free virtual = 12007

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1c994c07d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1101 ; free virtual = 12007

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1c994c07d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1101 ; free virtual = 12007
Phase 1 Placer Initialization | Checksum: 1c994c07d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1101 ; free virtual = 12007

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: ebf20d1f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1080 ; free virtual = 12004

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ebf20d1f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1080 ; free virtual = 12004

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ddab1660

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1080 ; free virtual = 12004

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11dfe6fa6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1080 ; free virtual = 12004

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11dfe6fa6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1080 ; free virtual = 12004

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 158be2077

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1080 ; free virtual = 12005

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 12899096e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1080 ; free virtual = 12004

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 153df00e7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1080 ; free virtual = 12004

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 153df00e7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1080 ; free virtual = 12004
Phase 3 Detail Placement | Checksum: 153df00e7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1080 ; free virtual = 12004

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.684. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: dfcc79c3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1062 ; free virtual = 12003
Phase 4.1 Post Commit Optimization | Checksum: dfcc79c3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1062 ; free virtual = 12003

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: dfcc79c3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1062 ; free virtual = 12003

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: dfcc79c3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1062 ; free virtual = 12003

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: c103d68f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1062 ; free virtual = 12003
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c103d68f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1062 ; free virtual = 12003
Ending Placer Task | Checksum: b6e11cdb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1062 ; free virtual = 12003
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1062 ; free virtual = 12003
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1058 ; free virtual = 12004
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.runs/impl_1/dds_gnuradio_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1077 ; free virtual = 12002
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1077 ; free virtual = 12002
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1077 ; free virtual = 12002
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: af203294 ConstDB: 0 ShapeSum: 7c0ea47 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 147c44e81

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1048 ; free virtual = 11973

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 147c44e81

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1048 ; free virtual = 11973

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 147c44e81

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1035 ; free virtual = 11961

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 147c44e81

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1035 ; free virtual = 11961
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ec587834

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1024 ; free virtual = 11949
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.688  | TNS=0.000  | WHS=-1.007 | THS=-178.590|

Phase 2 Router Initialization | Checksum: 35fbef7b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1024 ; free virtual = 11949

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: eec1fa4f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1023 ; free virtual = 11949

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 174
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 124f06ffc

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1023 ; free virtual = 11949
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.581  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19d8271eb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1023 ; free virtual = 11949

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 23f483239

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1023 ; free virtual = 11949
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.581  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20c9255ca

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1023 ; free virtual = 11949
Phase 4 Rip-up And Reroute | Checksum: 20c9255ca

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1023 ; free virtual = 11949

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 20c9255ca

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1023 ; free virtual = 11949

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20c9255ca

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1023 ; free virtual = 11949
Phase 5 Delay and Skew Optimization | Checksum: 20c9255ca

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1023 ; free virtual = 11949

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c9088fb7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1023 ; free virtual = 11949
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.696  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e68f30f8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1023 ; free virtual = 11949
Phase 6 Post Hold Fix | Checksum: 1e68f30f8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1023 ; free virtual = 11949

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.27815 %
  Global Horizontal Routing Utilization  = 1.71576 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 24fe99181

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1023 ; free virtual = 11949

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24fe99181

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1021 ; free virtual = 11947

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b4e80f61

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1021 ; free virtual = 11947

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.696  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b4e80f61

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1021 ; free virtual = 11947
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1021 ; free virtual = 11947

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1021 ; free virtual = 11947
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1998.520 ; gain = 0.000 ; free physical = 1016 ; free virtual = 11947
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.runs/impl_1/dds_gnuradio_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.runs/impl_1/dds_gnuradio_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.runs/impl_1/dds_gnuradio_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file dds_gnuradio_wrapper_power_routed.rpt -pb dds_gnuradio_wrapper_power_summary_routed.pb -rpx dds_gnuradio_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
102 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile dds_gnuradio_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP twoInMult_0/U0/data_s_reg output twoInMult_0/U0/data_s_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./dds_gnuradio_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/bma/git/fpga_design/redpitaya/dds_gnuradio/dds_gnuradio.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Apr 25 12:28:07 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2254.430 ; gain = 255.910 ; free physical = 676 ; free virtual = 11608
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file dds_gnuradio_wrapper.hwdef
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 12:28:07 2017...
