module TopLevel (SW, LEDR);
 input [9:0] SW;
 output [9:0] LEDR;
 reg bus_signal;
 assign LEDR[0] = bus_signal;
 always @ (*)
  bus_signal = SW[SW[5:4]];
endmodule
