Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb 24 11:35:26 2023
| Host         : DESKTOP-6PS40RQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tb_speed_iter_fft_timing_summary_routed.rpt -pb tb_speed_iter_fft_timing_summary_routed.pb -rpx tb_speed_iter_fft_timing_summary_routed.rpx -warn_on_violation
| Design       : tb_speed_iter_fft
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.091        0.000                      0                 1277        0.068        0.000                      0                 1277        1.116        0.000                       0                   463  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.091        0.000                      0                 1277        0.068        0.000                      0                 1277        1.116        0.000                       0                   463  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/re_reg[15]_i_2_psdsp_10/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 1.989ns (43.100%)  route 2.626ns (56.900%))
  Logic Levels:           5  (CARRY4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 10.049 - 5.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.737     5.499    fft/w_address_gen/addr_reg/clk
    SLICE_X13Y22         FDRE                                         r  fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.955 r  fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/Q
                         net (fo=103, routed)         1.202     7.158    fft/w_address_gen/addr_reg/addr[2]
    SLICE_X14Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.282 f  fft/w_address_gen/addr_reg/g0_b1/O
                         net (fo=1, routed)           0.000     7.282    fft/w_address_gen/addr_reg/g0_b1_n_0
    SLICE_X14Y20         MUXF7 (Prop_muxf7_I0_O)      0.241     7.523 f  fft/w_address_gen/addr_reg/mult_out_20_i_74/O
                         net (fo=1, routed)           0.798     8.321    fft/w_address_gen_n_27
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.298     8.619 r  fft/mult_out_20_i_32/O
                         net (fo=1, routed)           0.000     8.619    fft/mult_out_20_i_32_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.152 r  fft/mult_out_20_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.152    fft/mult_out_20_i_19_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.489 r  fft/mult_out_20_i_18/O[1]
                         net (fo=2, routed)           0.625    10.114    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/w_value_i[5]
    SLICE_X15Y19         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/re_reg[15]_i_2_psdsp_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.566    10.049    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    SLICE_X15Y19         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/re_reg[15]_i_2_psdsp_10/C
                         clock pessimism              0.431    10.480    
                         clock uncertainty           -0.035    10.445    
    SLICE_X15Y19         FDRE (Setup_fdre_C_D)       -0.240    10.205    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/re_reg[15]_i_2_psdsp_10
  -------------------------------------------------------------------
                         required time                         10.205    
                         arrival time                         -10.114    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/re_reg[15]_i_2_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 2.223ns (48.476%)  route 2.363ns (51.524%))
  Logic Levels:           7  (CARRY4=4 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 10.047 - 5.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.737     5.499    fft/w_address_gen/addr_reg/clk
    SLICE_X13Y22         FDRE                                         r  fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.955 r  fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/Q
                         net (fo=103, routed)         1.202     7.158    fft/w_address_gen/addr_reg/addr[2]
    SLICE_X14Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.282 f  fft/w_address_gen/addr_reg/g0_b1/O
                         net (fo=1, routed)           0.000     7.282    fft/w_address_gen/addr_reg/g0_b1_n_0
    SLICE_X14Y20         MUXF7 (Prop_muxf7_I0_O)      0.241     7.523 f  fft/w_address_gen/addr_reg/mult_out_20_i_74/O
                         net (fo=1, routed)           0.798     8.321    fft/w_address_gen_n_27
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.298     8.619 r  fft/mult_out_20_i_32/O
                         net (fo=1, routed)           0.000     8.619    fft/mult_out_20_i_32_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.152 r  fft/mult_out_20_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.152    fft/mult_out_20_i_19_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  fft/mult_out_20_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.269    fft/mult_out_20_i_18_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  fft/mult_out_20_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.386    fft/mult_out_20_i_17_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.723 r  fft/mult_out_20_i_16/O[1]
                         net (fo=2, routed)           0.362    10.085    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/w_value_i[13]
    SLICE_X11Y22         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/re_reg[15]_i_2_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.564    10.047    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    SLICE_X11Y22         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/re_reg[15]_i_2_psdsp_2/C
                         clock pessimism              0.394    10.441    
                         clock uncertainty           -0.035    10.406    
    SLICE_X11Y22         FDRE (Setup_fdre_C_D)       -0.222    10.184    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/re_reg[15]_i_2_psdsp_2
  -------------------------------------------------------------------
                         required time                         10.184    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/im_reg[15]_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 2.217ns (48.774%)  route 2.328ns (51.226%))
  Logic Levels:           7  (CARRY4=4 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 10.048 - 5.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.737     5.499    fft/w_address_gen/addr_reg/clk
    SLICE_X13Y22         FDRE                                         r  fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.955 r  fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/Q
                         net (fo=103, routed)         1.202     7.158    fft/w_address_gen/addr_reg/addr[2]
    SLICE_X14Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.282 f  fft/w_address_gen/addr_reg/g0_b1/O
                         net (fo=1, routed)           0.000     7.282    fft/w_address_gen/addr_reg/g0_b1_n_0
    SLICE_X14Y20         MUXF7 (Prop_muxf7_I0_O)      0.241     7.523 f  fft/w_address_gen/addr_reg/mult_out_20_i_74/O
                         net (fo=1, routed)           0.798     8.321    fft/w_address_gen_n_27
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.298     8.619 r  fft/mult_out_20_i_32/O
                         net (fo=1, routed)           0.000     8.619    fft/mult_out_20_i_32_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.152 r  fft/mult_out_20_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.152    fft/mult_out_20_i_19_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  fft/mult_out_20_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.269    fft/mult_out_20_i_18_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  fft/mult_out_20_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.386    fft/mult_out_20_i_17_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.717 r  fft/mult_out_20_i_16/O[3]
                         net (fo=2, routed)           0.328    10.045    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/w_value_i[15]
    SLICE_X15Y21         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/im_reg[15]_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.565    10.048    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    SLICE_X15Y21         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/im_reg[15]_i_2_psdsp/C
                         clock pessimism              0.431    10.479    
                         clock uncertainty           -0.035    10.444    
    SLICE_X15Y21         FDRE (Setup_fdre_C_D)       -0.223    10.221    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/im_reg[15]_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         10.221    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/re_reg[15]_i_2_psdsp_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 2.106ns (47.378%)  route 2.339ns (52.622%))
  Logic Levels:           6  (CARRY4=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 10.048 - 5.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.737     5.499    fft/w_address_gen/addr_reg/clk
    SLICE_X13Y22         FDRE                                         r  fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.955 r  fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/Q
                         net (fo=103, routed)         1.202     7.158    fft/w_address_gen/addr_reg/addr[2]
    SLICE_X14Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.282 f  fft/w_address_gen/addr_reg/g0_b1/O
                         net (fo=1, routed)           0.000     7.282    fft/w_address_gen/addr_reg/g0_b1_n_0
    SLICE_X14Y20         MUXF7 (Prop_muxf7_I0_O)      0.241     7.523 f  fft/w_address_gen/addr_reg/mult_out_20_i_74/O
                         net (fo=1, routed)           0.798     8.321    fft/w_address_gen_n_27
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.298     8.619 r  fft/mult_out_20_i_32/O
                         net (fo=1, routed)           0.000     8.619    fft/mult_out_20_i_32_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.152 r  fft/mult_out_20_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.152    fft/mult_out_20_i_19_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  fft/mult_out_20_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.269    fft/mult_out_20_i_18_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.606 r  fft/mult_out_20_i_17/O[1]
                         net (fo=2, routed)           0.338     9.944    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/w_value_i[9]
    SLICE_X17Y21         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/re_reg[15]_i_2_psdsp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.565    10.048    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    SLICE_X17Y21         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/re_reg[15]_i_2_psdsp_6/C
                         clock pessimism              0.394    10.442    
                         clock uncertainty           -0.035    10.407    
    SLICE_X17Y21         FDRE (Setup_fdre_C_D)       -0.240    10.167    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/re_reg[15]_i_2_psdsp_6
  -------------------------------------------------------------------
                         required time                         10.167    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/re_reg[15]_i_2_psdsp_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.988ns (44.365%)  route 2.493ns (55.636%))
  Logic Levels:           6  (CARRY4=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns = ( 10.043 - 5.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.737     5.499    fft/w_address_gen/addr_reg/clk
    SLICE_X13Y22         FDRE                                         r  fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.955 r  fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/Q
                         net (fo=103, routed)         1.202     7.158    fft/w_address_gen/addr_reg/addr[2]
    SLICE_X14Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.282 f  fft/w_address_gen/addr_reg/g0_b1/O
                         net (fo=1, routed)           0.000     7.282    fft/w_address_gen/addr_reg/g0_b1_n_0
    SLICE_X14Y20         MUXF7 (Prop_muxf7_I0_O)      0.241     7.523 f  fft/w_address_gen/addr_reg/mult_out_20_i_74/O
                         net (fo=1, routed)           0.798     8.321    fft/w_address_gen_n_27
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.298     8.619 r  fft/mult_out_20_i_32/O
                         net (fo=1, routed)           0.000     8.619    fft/mult_out_20_i_32_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.152 r  fft/mult_out_20_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.152    fft/mult_out_20_i_19_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  fft/mult_out_20_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.269    fft/mult_out_20_i_18_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.488 r  fft/mult_out_20_i_17/O[0]
                         net (fo=2, routed)           0.492     9.980    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/w_value_i[8]
    SLICE_X12Y24         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/re_reg[15]_i_2_psdsp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.560    10.043    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    SLICE_X12Y24         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/re_reg[15]_i_2_psdsp_7/C
                         clock pessimism              0.431    10.474    
                         clock uncertainty           -0.035    10.439    
    SLICE_X12Y24         FDRE (Setup_fdre_C_D)       -0.216    10.223    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/re_reg[15]_i_2_psdsp_7
  -------------------------------------------------------------------
                         required time                         10.223    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/im_reg[15]_i_2_psdsp_8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 1.967ns (44.030%)  route 2.500ns (55.970%))
  Logic Levels:           5  (CARRY4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 10.049 - 5.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.737     5.499    fft/w_address_gen/addr_reg/clk
    SLICE_X13Y22         FDRE                                         r  fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.955 r  fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/Q
                         net (fo=103, routed)         1.202     7.158    fft/w_address_gen/addr_reg/addr[2]
    SLICE_X14Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.282 f  fft/w_address_gen/addr_reg/g0_b1/O
                         net (fo=1, routed)           0.000     7.282    fft/w_address_gen/addr_reg/g0_b1_n_0
    SLICE_X14Y20         MUXF7 (Prop_muxf7_I0_O)      0.241     7.523 f  fft/w_address_gen/addr_reg/mult_out_20_i_74/O
                         net (fo=1, routed)           0.798     8.321    fft/w_address_gen_n_27
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.298     8.619 r  fft/mult_out_20_i_32/O
                         net (fo=1, routed)           0.000     8.619    fft/mult_out_20_i_32_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.152 r  fft/mult_out_20_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.152    fft/mult_out_20_i_19_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.467 r  fft/mult_out_20_i_18/O[3]
                         net (fo=2, routed)           0.500     9.967    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/w_value_i[7]
    SLICE_X14Y20         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/im_reg[15]_i_2_psdsp_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.566    10.049    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    SLICE_X14Y20         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/im_reg[15]_i_2_psdsp_8/C
                         clock pessimism              0.431    10.480    
                         clock uncertainty           -0.035    10.445    
    SLICE_X14Y20         FDRE (Setup_fdre_C_D)       -0.228    10.217    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/im_reg[15]_i_2_psdsp_8
  -------------------------------------------------------------------
                         required time                         10.217    
                         arrival time                          -9.967    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/im_reg[15]_i_2_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 2.118ns (47.657%)  route 2.326ns (52.343%))
  Logic Levels:           7  (CARRY4=4 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 10.046 - 5.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.737     5.499    fft/w_address_gen/addr_reg/clk
    SLICE_X13Y22         FDRE                                         r  fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.955 r  fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/Q
                         net (fo=103, routed)         1.202     7.158    fft/w_address_gen/addr_reg/addr[2]
    SLICE_X14Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.282 f  fft/w_address_gen/addr_reg/g0_b1/O
                         net (fo=1, routed)           0.000     7.282    fft/w_address_gen/addr_reg/g0_b1_n_0
    SLICE_X14Y20         MUXF7 (Prop_muxf7_I0_O)      0.241     7.523 f  fft/w_address_gen/addr_reg/mult_out_20_i_74/O
                         net (fo=1, routed)           0.798     8.321    fft/w_address_gen_n_27
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.298     8.619 r  fft/mult_out_20_i_32/O
                         net (fo=1, routed)           0.000     8.619    fft/mult_out_20_i_32_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.152 r  fft/mult_out_20_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.152    fft/mult_out_20_i_19_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  fft/mult_out_20_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.269    fft/mult_out_20_i_18_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  fft/mult_out_20_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.386    fft/mult_out_20_i_17_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.618 r  fft/mult_out_20_i_16/O[0]
                         net (fo=2, routed)           0.325     9.944    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/w_value_i[12]
    SLICE_X15Y22         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/im_reg[15]_i_2_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.563    10.046    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    SLICE_X15Y22         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/im_reg[15]_i_2_psdsp_3/C
                         clock pessimism              0.431    10.477    
                         clock uncertainty           -0.035    10.442    
    SLICE_X15Y22         FDRE (Setup_fdre_C_D)       -0.229    10.213    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/im_reg[15]_i_2_psdsp_3
  -------------------------------------------------------------------
                         required time                         10.213    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/im_reg[15]_i_2_psdsp_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 2.100ns (47.420%)  route 2.328ns (52.580%))
  Logic Levels:           6  (CARRY4=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 10.049 - 5.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.737     5.499    fft/w_address_gen/addr_reg/clk
    SLICE_X13Y22         FDRE                                         r  fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.955 r  fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/Q
                         net (fo=103, routed)         1.202     7.158    fft/w_address_gen/addr_reg/addr[2]
    SLICE_X14Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.282 f  fft/w_address_gen/addr_reg/g0_b1/O
                         net (fo=1, routed)           0.000     7.282    fft/w_address_gen/addr_reg/g0_b1_n_0
    SLICE_X14Y20         MUXF7 (Prop_muxf7_I0_O)      0.241     7.523 f  fft/w_address_gen/addr_reg/mult_out_20_i_74/O
                         net (fo=1, routed)           0.798     8.321    fft/w_address_gen_n_27
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.298     8.619 r  fft/mult_out_20_i_32/O
                         net (fo=1, routed)           0.000     8.619    fft/mult_out_20_i_32_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.152 r  fft/mult_out_20_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.152    fft/mult_out_20_i_19_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  fft/mult_out_20_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.269    fft/mult_out_20_i_18_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.600 r  fft/mult_out_20_i_17/O[3]
                         net (fo=2, routed)           0.328     9.928    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/w_value_i[11]
    SLICE_X15Y20         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/im_reg[15]_i_2_psdsp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.566    10.049    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    SLICE_X15Y20         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/im_reg[15]_i_2_psdsp_4/C
                         clock pessimism              0.431    10.480    
                         clock uncertainty           -0.035    10.445    
    SLICE_X15Y20         FDRE (Setup_fdre_C_D)       -0.241    10.204    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/im_reg[15]_i_2_psdsp_4
  -------------------------------------------------------------------
                         required time                         10.204    
                         arrival time                          -9.928    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/re_reg[15]_i_2_psdsp_8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 1.967ns (44.200%)  route 2.483ns (55.800%))
  Logic Levels:           5  (CARRY4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 10.049 - 5.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.737     5.499    fft/w_address_gen/addr_reg/clk
    SLICE_X13Y22         FDRE                                         r  fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.955 r  fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/Q
                         net (fo=103, routed)         1.202     7.158    fft/w_address_gen/addr_reg/addr[2]
    SLICE_X14Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.282 f  fft/w_address_gen/addr_reg/g0_b1/O
                         net (fo=1, routed)           0.000     7.282    fft/w_address_gen/addr_reg/g0_b1_n_0
    SLICE_X14Y20         MUXF7 (Prop_muxf7_I0_O)      0.241     7.523 f  fft/w_address_gen/addr_reg/mult_out_20_i_74/O
                         net (fo=1, routed)           0.798     8.321    fft/w_address_gen_n_27
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.298     8.619 r  fft/mult_out_20_i_32/O
                         net (fo=1, routed)           0.000     8.619    fft/mult_out_20_i_32_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.152 r  fft/mult_out_20_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.152    fft/mult_out_20_i_19_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.467 r  fft/mult_out_20_i_18/O[3]
                         net (fo=2, routed)           0.482     9.950    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/w_value_i[7]
    SLICE_X14Y20         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/re_reg[15]_i_2_psdsp_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.566    10.049    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    SLICE_X14Y20         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/re_reg[15]_i_2_psdsp_8/C
                         clock pessimism              0.431    10.480    
                         clock uncertainty           -0.035    10.445    
    SLICE_X14Y20         FDRE (Setup_fdre_C_D)       -0.211    10.234    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/re_reg[15]_i_2_psdsp_8
  -------------------------------------------------------------------
                         required time                         10.234    
                         arrival time                          -9.950    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/butterfly/cplx_but_4MUL_3ADD_3SUB/im_reg[15]_i_2_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 2.142ns (47.928%)  route 2.327ns (52.072%))
  Logic Levels:           7  (CARRY4=4 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 10.048 - 5.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.737     5.499    fft/w_address_gen/addr_reg/clk
    SLICE_X13Y22         FDRE                                         r  fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.456     5.955 r  fft/w_address_gen/addr_reg/o_DATA_reg_rep[2]/Q
                         net (fo=103, routed)         1.202     7.158    fft/w_address_gen/addr_reg/addr[2]
    SLICE_X14Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.282 f  fft/w_address_gen/addr_reg/g0_b1/O
                         net (fo=1, routed)           0.000     7.282    fft/w_address_gen/addr_reg/g0_b1_n_0
    SLICE_X14Y20         MUXF7 (Prop_muxf7_I0_O)      0.241     7.523 f  fft/w_address_gen/addr_reg/mult_out_20_i_74/O
                         net (fo=1, routed)           0.798     8.321    fft/w_address_gen_n_27
    SLICE_X12Y19         LUT6 (Prop_lut6_I0_O)        0.298     8.619 r  fft/mult_out_20_i_32/O
                         net (fo=1, routed)           0.000     8.619    fft/mult_out_20_i_32_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.152 r  fft/mult_out_20_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.152    fft/mult_out_20_i_19_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.269 r  fft/mult_out_20_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.269    fft/mult_out_20_i_18_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.386 r  fft/mult_out_20_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.386    fft/mult_out_20_i_17_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.642 r  fft/mult_out_20_i_16/O[2]
                         net (fo=2, routed)           0.326     9.969    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/w_value_i[14]
    SLICE_X14Y21         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/im_reg[15]_i_2_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      5.000     5.000 r  
    Y9                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     8.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         1.565    10.048    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/clk
    SLICE_X14Y21         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/im_reg[15]_i_2_psdsp_1/C
                         clock pessimism              0.431    10.479    
                         clock uncertainty           -0.035    10.444    
    SLICE_X14Y21         FDRE (Setup_fdre_C_D)       -0.190    10.254    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/im_reg[15]_i_2_psdsp_1
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                  0.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_im/o_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/out_fifo/ram_unit_i/RAM_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.301%)  route 0.238ns (61.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.588     1.535    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_im/clk
    SLICE_X10Y17         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_im/o_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.148     1.683 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_im/o_DATA_reg[1]/Q
                         net (fo=2, routed)           0.238     1.921    fft/out_fifo/ram_unit_i/RAM_reg_0[1]
    RAMB18_X0Y6          RAMB18E1                                     r  fft/out_fifo/ram_unit_i/RAM_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.896     2.091    fft/out_fifo/ram_unit_i/clk
    RAMB18_X0Y6          RAMB18E1                                     r  fft/out_fifo/ram_unit_i/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.610    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.243     1.853    fft/out_fifo/ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.148ns (37.865%)  route 0.243ns (62.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.581     1.528    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/clk
    SLICE_X10Y24         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.148     1.676 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[1]/Q
                         net (fo=2, routed)           0.243     1.919    fft/workt_ram_unit_r/i_DATA_A[1]
    RAMB18_X0Y10         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.893     2.088    fft/workt_ram_unit_r/CLK_A
    RAMB18_X0Y10         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.243     1.850    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_im/o_DATA_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/out_fifo/ram_unit_i/RAM_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.148ns (37.358%)  route 0.248ns (62.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.588     1.535    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_im/clk
    SLICE_X10Y17         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_im/o_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.148     1.683 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_im/o_DATA_reg[9]/Q
                         net (fo=2, routed)           0.248     1.931    fft/out_fifo/ram_unit_i/RAM_reg_0[9]
    RAMB18_X0Y6          RAMB18E1                                     r  fft/out_fifo/ram_unit_i/RAM_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.896     2.091    fft/out_fifo/ram_unit_i/clk
    RAMB18_X0Y6          RAMB18E1                                     r  fft/out_fifo/ram_unit_i/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.610    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.243     1.853    fft/out_fifo/ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.148ns (37.241%)  route 0.249ns (62.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.584     1.531    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/clk
    SLICE_X10Y27         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.148     1.679 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_re/o_DATA_reg[11]/Q
                         net (fo=2, routed)           0.249     1.928    fft/workt_ram_unit_r/i_DATA_A[11]
    RAMB18_X0Y10         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.893     2.088    fft/workt_ram_unit_r/CLK_A
    RAMB18_X0Y10         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.243     1.850    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout2_im/o_DATA_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/workt_ram_unit_i/RAM_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.148ns (37.493%)  route 0.247ns (62.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.587     1.534    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout2_im/clk
    SLICE_X10Y18         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout2_im/o_DATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.148     1.682 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout2_im/o_DATA_reg[8]/Q
                         net (fo=2, routed)           0.247     1.929    fft/workt_ram_unit_i/i_DATA_B[8]
    RAMB18_X0Y8          RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.893     2.088    fft/workt_ram_unit_i/CLK_B
    RAMB18_X0Y8          RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.242     1.849    fft/workt_ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_im/o_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/workt_ram_unit_i/RAM_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.148ns (36.447%)  route 0.258ns (63.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.588     1.535    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_im/clk
    SLICE_X10Y17         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_im/o_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.148     1.683 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout1_im/o_DATA_reg[1]/Q
                         net (fo=2, routed)           0.258     1.941    fft/workt_ram_unit_i/i_DATA_A[1]
    RAMB18_X0Y8          RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.890     2.085    fft/workt_ram_unit_i/CLK_A
    RAMB18_X0Y8          RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.604    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.243     1.847    fft/workt_ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 i_DATA_I_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/in_fifo/ram_unit_i/RAM_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.488%)  route 0.285ns (63.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.611     1.558    CLK_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  i_DATA_I_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.164     1.722 r  i_DATA_I_reg[12]/Q
                         net (fo=1, routed)           0.285     2.007    fft/in_fifo/ram_unit_i/RAM_reg_0[12]
    RAMB18_X0Y7          RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.896     2.091    fft/in_fifo/ram_unit_i/clk
    RAMB18_X0Y7          RAMB18E1                                     r  fft/in_fifo/ram_unit_i/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.610    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.296     1.906    fft/in_fifo/ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout2_im/o_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/workt_ram_unit_i/RAM_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.148ns (35.484%)  route 0.269ns (64.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.590     1.537    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout2_im/clk
    SLICE_X10Y15         FDRE                                         r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout2_im/o_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.148     1.685 r  fft/butterfly/cplx_but_4MUL_3ADD_3SUB/reg_dout2_im/o_DATA_reg[2]/Q
                         net (fo=2, routed)           0.269     1.954    fft/workt_ram_unit_i/i_DATA_B[2]
    RAMB18_X0Y8          RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.893     2.088    fft/workt_ram_unit_i/CLK_B
    RAMB18_X0Y8          RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.243     1.850    fft/workt_ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 i_DATA_R_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/in_fifo/ram_unit_r/RAM_reg/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.664%)  route 0.319ns (69.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.611     1.558    CLK_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  i_DATA_R_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     1.699 r  i_DATA_R_reg[12]/Q
                         net (fo=1, routed)           0.319     2.018    fft/in_fifo/ram_unit_r/RAM_reg_2[12]
    RAMB18_X0Y11         RAMB18E1                                     r  fft/in_fifo/ram_unit_r/RAM_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.893     2.088    fft/in_fifo/ram_unit_r/clk
    RAMB18_X0Y11         RAMB18E1                                     r  fft/in_fifo/ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.296     1.903    fft/in_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 i_DATA_R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fft/in_fifo/ram_unit_r/RAM_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.581%)  route 0.320ns (69.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.610     1.557    CLK_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  i_DATA_R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.141     1.698 r  i_DATA_R_reg[2]/Q
                         net (fo=1, routed)           0.320     2.018    fft/in_fifo/ram_unit_r/RAM_reg_2[2]
    RAMB18_X0Y11         RAMB18E1                                     r  fft/in_fifo/ram_unit_r/RAM_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=462, routed)         0.893     2.088    fft/in_fifo/ram_unit_r/clk
    RAMB18_X0Y11         RAMB18E1                                     r  fft/in_fifo/ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.607    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.903    fft/in_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         5.000       1.116      DSP48_X0Y8    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_20/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         5.000       1.116      DSP48_X0Y9    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_30/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         5.000       1.116      DSP48_X0Y6    fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_40/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         5.000       1.116      DSP48_X0Y10   fft/butterfly/cplx_but_4MUL_3ADD_3SUB/mult_out_10/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y7   fft/in_fifo/ram_unit_i/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y7   fft/in_fifo/ram_unit_i/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y11  fft/in_fifo/ram_unit_r/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y11  fft/in_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y6   fft/out_fifo/ram_unit_i/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y6   fft/out_fifo/ram_unit_i/RAM_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y20   fft/in_fifo/write_pointer_full_flag/wr_bin_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y20   fft/in_fifo/write_pointer_full_flag/wr_bin_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y20   fft/in_fifo/write_pointer_full_flag/wr_bin_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y21   fft/in_fifo/write_pointer_full_flag/wr_bin_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y21   fft/in_fifo/write_pointer_full_flag/wr_bin_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y21   fft/in_fifo/write_pointer_full_flag/wr_bin_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y21   fft/in_fifo/write_pointer_full_flag/wr_bin_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X10Y23  DATA1_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X10Y23  DATA1_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X10Y23  DATA1_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y15   DATA1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y15   DATA1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y15   DATA1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y15   DATA1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y15   DATA1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y15   DATA1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X8Y15   DATA1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y21   DATA1_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X9Y21   DATA1_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y17   fft/a_i_reg/o_DATA_reg[0]/C



