<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Calas on Cloudian</title>
    <link>http://localhost:1313/tags/calas/</link>
    <description>Recent content in Calas on Cloudian</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en</language>
    <copyright>© 2025 Connie</copyright>
    <lastBuildDate>Mon, 02 Jun 2025 00:00:00 +0000</lastBuildDate><atom:link href="http://localhost:1313/tags/calas/index.xml" rel="self" type="application/rss+xml" />
    
    <item>
      <title>Part 1: Foundations &amp; “Eight Great Ideas”</title>
      <link>http://localhost:1313/posts/computer-organization/patterson--hennessy-2020/chapter-1/part-1/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>http://localhost:1313/posts/computer-organization/patterson--hennessy-2020/chapter-1/part-1/</guid>
      <description>Preface # The preface starts with a motivation to read this book - professionals of every computing specialty should understand both hardware and software.</description>
      
    </item>
    
    <item>
      <title>Part 2: Inside the Machine – Abstraction Layers &amp; Technologies</title>
      <link>http://localhost:1313/posts/computer-organization/patterson--hennessy-2020/chapter-1/part-2/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>http://localhost:1313/posts/computer-organization/patterson--hennessy-2020/chapter-1/part-2/</guid>
      <description>Below Your Program # For computers to run complex applications, there needs to be some sort of translation.</description>
      
    </item>
    
    <item>
      <title>Part 3: Performance, Power &amp; the “Sea Change”</title>
      <link>http://localhost:1313/posts/computer-organization/patterson--hennessy-2020/chapter-1/part-3/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>http://localhost:1313/posts/computer-organization/patterson--hennessy-2020/chapter-1/part-3/</guid>
      <description>Performance # When you are choosing a computer, how should you choose?</description>
      
    </item>
    
    <item>
      <title>Part 4: Real-World Examples &amp; Wrap-Up</title>
      <link>http://localhost:1313/posts/computer-organization/patterson--hennessy-2020/chapter-1/part-4/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>http://localhost:1313/posts/computer-organization/patterson--hennessy-2020/chapter-1/part-4/</guid>
      <description>Benchmarking the Intel Core i7 # SPEC CPU Benchmark # If you had 2 computers, how would you know one of them performed better than the other?</description>
      
    </item>
    
    <item>
      <title>Chapter 1 - Computer Abstractions and Technology</title>
      <link>http://localhost:1313/posts/computer-organization/patterson--hennessy-2020/chapter-1/</link>
      <pubDate>Mon, 02 Jun 2025 00:00:00 +0000</pubDate>
      
      <guid>http://localhost:1313/posts/computer-organization/patterson--hennessy-2020/chapter-1/</guid>
      <description>This is the first chapter of the book. I divided my thoughts and summary into four sections:</description>
      
    </item>
    
    <item>
      <title>Computer Organization and Design RISC-V edition</title>
      <link>http://localhost:1313/posts/computer-organization/patterson--hennessy-2020/</link>
      <pubDate>Sat, 31 May 2025 00:00:00 +0000</pubDate>
      
      <guid>http://localhost:1313/posts/computer-organization/patterson--hennessy-2020/</guid>
      <description>As part of my internship, I decided to read &amp;ldquo;Computer Organization and Design RISC-V edition&amp;rdquo; by David A.</description>
      
    </item>
    
    <item>
      <title>Computer Organization</title>
      <link>http://localhost:1313/posts/computer-organization/</link>
      <pubDate>Fri, 30 May 2025 00:00:00 +0000</pubDate>
      
      <guid>http://localhost:1313/posts/computer-organization/</guid>
      <description>Here, I will be updating what I learned about computer organization and architecture.</description>
      
    </item>
    
    <item>
      <title>Internship Timeline</title>
      <link>http://localhost:1313/posts/internship-timeline/</link>
      <pubDate>Tue, 20 May 2025 00:00:00 +0000</pubDate>
      
      <guid>http://localhost:1313/posts/internship-timeline/</guid>
      <description>&lt;h2 class=&#34;relative group&#34;&gt;Motivation for the internship: 
    &lt;div id=&#34;motivation-for-the-internship&#34; class=&#34;anchor&#34;&gt;&lt;/div&gt;
    
    &lt;span
        class=&#34;absolute top-0 w-6 transition-opacity opacity-0 ltr:-left-6 rtl:-right-6 not-prose group-hover:opacity-100&#34;&gt;
        &lt;a class=&#34;group-hover:text-primary-300 dark:group-hover:text-neutral-700&#34;
            style=&#34;text-decoration-line: none !important;&#34; href=&#34;#motivation-for-the-internship&#34; aria-label=&#34;Anchor&#34;&gt;#&lt;/a&gt;
    &lt;/span&gt;        
    
&lt;/h2&gt;
&lt;p&gt;I am passionate about forging a career in research and innovation within computer engineering. This internship offers a unique opportunity to translate my theoretical knowledge into hands-on expertise by designing and building a processor from the ground up.&lt;/p&gt;</description>
      
    </item>
    
    <item>
      <title>Learning Logs</title>
      <link>http://localhost:1313/posts/learning-logs/</link>
      <pubDate>Mon, 19 May 2025 00:00:00 +0000</pubDate>
      
      <guid>http://localhost:1313/posts/learning-logs/</guid>
      <description>This is where I will update my daily progress and activities.</description>
      
    </item>
    
    <item>
      <title>Week 1</title>
      <link>http://localhost:1313/posts/learning-logs/week-1/</link>
      <pubDate>Mon, 19 May 2025 00:00:00 +0000</pubDate>
      
      <guid>http://localhost:1313/posts/learning-logs/week-1/</guid>
      <description>Week 1 Learning Log (May 19–23, 2025) # 1. Objectives # FPGA Architecture &amp;amp; Tools Understand FPGA internal architecture: CLBs (LUTs, muxes, flip-flops), on-chip SRAM/Block RAM Install and configure Vivado/Vitis 2022.</description>
      
    </item>
    
    <item>
      <title>555 Timers</title>
      <link>http://localhost:1313/posts/digital-logic-circuits/555-timers/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>http://localhost:1313/posts/digital-logic-circuits/555-timers/</guid>
      <description>Definition # 555 timers is the most beloved and used integrated circuits, used mainly for timing and waveform generation.</description>
      
    </item>
    
    <item>
      <title>Bi-stable Flip Flop</title>
      <link>http://localhost:1313/posts/digital-logic-circuits/bistable-flip-flop/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>http://localhost:1313/posts/digital-logic-circuits/bistable-flip-flop/</guid>
      <description>At the heart of an SRAM cell lies a bistable flip-flop, which is a circuit capable of holding one of two stable states: logic &amp;lsquo;0&amp;rsquo; or logic &amp;lsquo;1&amp;rsquo;.</description>
      
    </item>
    
    <item>
      <title>Configuration Logic Block</title>
      <link>http://localhost:1313/posts/digital-logic-circuits/clb/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>http://localhost:1313/posts/digital-logic-circuits/clb/</guid>
      <description>The architecture of FPGAs rely heavily on Configuration Logic Blocks (CLBs).</description>
      
    </item>
    
    <item>
      <title>Digital Logic Circuits</title>
      <link>http://localhost:1313/posts/digital-logic-circuits/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>http://localhost:1313/posts/digital-logic-circuits/</guid>
      <description>This is where I will be adding entries on theories and concepts I learned along the way and would like to look back and reference.</description>
      
    </item>
    
    <item>
      <title>LUT</title>
      <link>http://localhost:1313/posts/digital-logic-circuits/luts/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>http://localhost:1313/posts/digital-logic-circuits/luts/</guid>
      <description>Definition # Look up table is a memory. Instead of recomputing a circuit or a logic function every time, we compute and store in LUTs.</description>
      
    </item>
    
    <item>
      <title>SRAM</title>
      <link>http://localhost:1313/posts/digital-logic-circuits/sram/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>http://localhost:1313/posts/digital-logic-circuits/sram/</guid>
      <description>SRAMs are static memory. They are implemented using 6 transistors usually and because of that more expensive.</description>
      
    </item>
    
    <item>
      <title>Week 2</title>
      <link>http://localhost:1313/posts/learning-logs/week-2/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>http://localhost:1313/posts/learning-logs/week-2/</guid>
      <description>Week 2 Learning Log (May 26–30, 2025) # 1. Objectives # HDL Implementation &amp;amp; Simulation Implement and simulate the following combinational primitives: 4-bit Subtractor (subtractor4.</description>
      
    </item>
    
    <item>
      <title>Week 3</title>
      <link>http://localhost:1313/posts/learning-logs/week-3/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>http://localhost:1313/posts/learning-logs/week-3/</guid>
      <description>Week 3 Learning Log (June 2–6, 2025) # 1. Objectives # ALU Implementation &amp;amp; Testing</description>
      
    </item>
    
  </channel>
</rss>
