// Seed: 968292730
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input uwire id_2,
    output uwire id_3,
    output tri id_4,
    input wor id_5,
    output supply0 id_6,
    output uwire id_7,
    output tri id_8,
    output tri id_9,
    input supply1 id_10,
    output wire id_11,
    output wire id_12
    , id_26,
    input tri1 id_13,
    input wor id_14,
    input wand id_15,
    input wire id_16,
    input wor id_17,
    input supply0 id_18,
    input supply1 id_19,
    input wand id_20,
    output supply1 id_21,
    output supply0 id_22,
    input supply1 id_23,
    input tri id_24
);
  generate
    id_27(
        .id_0(1), .id_1(1), .id_2(1)
    );
  endgenerate
  wor  id_28 = id_2;
  tri1 id_29;
  tri  id_30 = 1, id_31;
  wire id_32;
  assign id_29 = 1;
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    output wire id_2
    , id_59,
    input tri1 id_3,
    input supply0 id_4,
    output wire id_5,
    output uwire id_6,
    output tri0 id_7,
    input wor id_8,
    input supply1 id_9,
    input wire id_10,
    input wor id_11,
    input supply0 id_12,
    output supply0 id_13,
    input supply1 id_14,
    output supply1 id_15,
    input tri0 id_16,
    input tri0 id_17,
    output wor id_18,
    input tri0 id_19,
    input wire id_20,
    output supply1 id_21
    , id_60,
    output wor id_22,
    input supply1 id_23,
    input wand id_24,
    output wor id_25,
    input wor id_26,
    input uwire id_27,
    input supply1 id_28,
    output tri1 id_29,
    output wor id_30,
    output tri0 id_31,
    input uwire id_32,
    output tri id_33,
    input wor id_34,
    input wor id_35,
    input uwire id_36,
    output wire id_37,
    inout wire id_38,
    output uwire id_39,
    input uwire id_40,
    inout tri id_41,
    output tri id_42,
    output tri0 id_43,
    input tri1 id_44,
    input tri0 id_45,
    input tri0 id_46
    , id_61,
    input supply1 id_47,
    input supply0 id_48,
    output supply1 id_49,
    input tri0 id_50,
    output wire id_51,
    input wire id_52,
    input wor id_53,
    input wand id_54,
    input supply0 id_55
    , id_62,
    output wand id_56,
    input tri id_57
);
  id_63(
      .id_0(id_45), .id_1(""), .id_2(~1), .id_3(id_5), .id_4(1), .id_5(1'd0)
  );
  module_0 modCall_1 (
      id_40,
      id_17,
      id_38,
      id_2,
      id_1,
      id_11,
      id_21,
      id_22,
      id_0,
      id_25,
      id_35,
      id_43,
      id_41,
      id_3,
      id_54,
      id_17,
      id_19,
      id_32,
      id_41,
      id_34,
      id_26,
      id_7,
      id_18,
      id_26,
      id_41
  );
  assign modCall_1.id_2 = 0;
  wire id_64;
endmodule
