Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Tue Dec 12 21:12:26 2017
| Host         : LAPTOP-QH5RPP8J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MIPS_CPU_timing_summary_routed.rpt -rpx MIPS_CPU_timing_summary_routed.rpx
| Design       : MIPS_CPU
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[22]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[23]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[24]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[25]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[26]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[27]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[28]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[29]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[30]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[31]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/ce_o_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_CONTROLL_0/state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MMU_0/ram1_ce_o_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MMU_0/ram2_ce_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 83 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.000        0.000                      0                   93       -0.093       -0.093                      1                   93        9.500        0.000                       0                   105  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.000        0.000                      0                   93       -0.093       -0.093                      1                   93        9.500        0.000                       0                   105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.093ns,  Total Violation       -0.093ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[29]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk fall@10.000ns - clk fall@10.000ns)
  Data Path Delay:        10.170ns  (logic 1.570ns (15.434%)  route 8.601ns (84.566%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.915ns = ( 15.915 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.038ns
    Computed max time borrow:         9.962ns
    Time borrowed from endpoint:      4.290ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465    11.465 f  clk_IBUF_inst/O
                         net (fo=34, routed)          6.529    17.994    PC_0/clk_IBUF
    SLICE_X48Y101        LUT2 (Prop_lut2_I1_O)        0.105    18.099 r  PC_0/addr_o_reg[29]_i_1/O
                         net (fo=1, routed)           2.072    20.170    MEM_CONTROLL_0/pc_o_reg[31][26]
    SLICE_X48Y101        LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_IBUF_inst/O
                         net (fo=34, routed)          2.446    13.844    PC_0/clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.087    13.931 r  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.526    14.457    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.208    14.665 r  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.250    15.915    MEM_CONTROLL_0/E[0]
    SLICE_X48Y101        LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[29]/G
                         clock pessimism              0.000    15.915    
                         clock uncertainty           -0.035    15.880    
                         time borrowed                4.290    20.170    
  -------------------------------------------------------------------
                         required time                         20.170    
                         arrival time                         -20.170    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[15]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk fall@10.000ns - clk fall@10.000ns)
  Data Path Delay:        10.015ns  (logic 1.570ns (15.675%)  route 8.445ns (84.325%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.929ns = ( 15.929 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.026ns
    Computed max time borrow:         9.974ns
    Time borrowed from endpoint:      4.121ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         4.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465    11.465 f  clk_IBUF_inst/O
                         net (fo=34, routed)          6.349    17.814    PC_0/clk_IBUF
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.105    17.919 r  PC_0/addr_o_reg[15]_i_1/O
                         net (fo=1, routed)           2.096    20.015    MEM_CONTROLL_0/pc_o_reg[31][14]
    SLICE_X47Y94         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_IBUF_inst/O
                         net (fo=34, routed)          2.446    13.844    PC_0/clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.087    13.931 r  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.526    14.457    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.208    14.665 r  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.264    15.929    MEM_CONTROLL_0/E[0]
    SLICE_X47Y94         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[15]/G
                         clock pessimism              0.000    15.929    
                         clock uncertainty           -0.035    15.894    
                         time borrowed                4.121    20.015    
  -------------------------------------------------------------------
                         required time                         20.015    
                         arrival time                         -20.015    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/state_reg[1]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk fall@10.000ns - clk fall@10.000ns)
  Data Path Delay:        8.759ns  (logic 1.651ns (18.845%)  route 7.109ns (81.155%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        5.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.927ns = ( 15.927 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.038ns
    Computed max time borrow:         9.962ns
    Time borrowed from endpoint:      2.868ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.832ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465    11.465 f  clk_IBUF_inst/O
                         net (fo=34, routed)          1.982    13.447    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.528 f  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.769    15.297    MEM_CONTROLL_0/clk_IBUF_BUFG
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.105    15.402 r  MEM_CONTROLL_0/state_reg[1]_i_1/O
                         net (fo=1, routed)           3.358    18.759    MEM_CONTROLL_0/state_reg[1]_i_1_n_2
    SLICE_X51Y96         LDCE                                         r  MEM_CONTROLL_0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_IBUF_inst/O
                         net (fo=34, routed)          2.446    13.844    PC_0/clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.087    13.931 r  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.526    14.457    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.208    14.665 r  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.262    15.927    MEM_CONTROLL_0/E[0]
    SLICE_X51Y96         LDCE                                         r  MEM_CONTROLL_0/state_reg[1]/G
                         clock pessimism              0.000    15.927    
                         clock uncertainty           -0.035    15.892    
                         time borrowed                2.868    18.759    
  -------------------------------------------------------------------
                         required time                         18.759    
                         arrival time                         -18.759    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[31]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk fall@10.000ns - clk fall@10.000ns)
  Data Path Delay:        8.621ns  (logic 1.570ns (18.208%)  route 7.051ns (81.792%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.929ns = ( 15.929 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.038ns
    Computed max time borrow:         9.962ns
    Time borrowed from endpoint:      2.728ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465    11.465 f  clk_IBUF_inst/O
                         net (fo=34, routed)          4.090    15.555    PC_0/clk_IBUF
    SLICE_X47Y101        LUT2 (Prop_lut2_I1_O)        0.105    15.660 r  PC_0/addr_o_reg[31]_i_1/O
                         net (fo=1, routed)           2.961    18.621    MEM_CONTROLL_0/pc_o_reg[31][28]
    SLICE_X47Y98         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_IBUF_inst/O
                         net (fo=34, routed)          2.446    13.844    PC_0/clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.087    13.931 r  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.526    14.457    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.208    14.665 r  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.264    15.929    MEM_CONTROLL_0/E[0]
    SLICE_X47Y98         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[31]/G
                         clock pessimism              0.000    15.929    
                         clock uncertainty           -0.035    15.894    
                         time borrowed                2.728    18.621    
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -18.621    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[17]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk fall@10.000ns - clk fall@10.000ns)
  Data Path Delay:        8.581ns  (logic 1.570ns (18.293%)  route 7.012ns (81.707%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.929ns = ( 15.929 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.026ns
    Computed max time borrow:         9.974ns
    Time borrowed from endpoint:      2.688ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465    11.465 f  clk_IBUF_inst/O
                         net (fo=34, routed)          4.289    15.754    PC_0/clk_IBUF
    SLICE_X48Y98         LUT2 (Prop_lut2_I1_O)        0.105    15.859 r  PC_0/addr_o_reg[17]_i_1/O
                         net (fo=1, routed)           2.722    18.581    MEM_CONTROLL_0/pc_o_reg[31][16]
    SLICE_X49Y98         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_IBUF_inst/O
                         net (fo=34, routed)          2.446    13.844    PC_0/clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.087    13.931 r  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.526    14.457    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.208    14.665 r  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.264    15.929    MEM_CONTROLL_0/E[0]
    SLICE_X49Y98         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[17]/G
                         clock pessimism              0.000    15.929    
                         clock uncertainty           -0.035    15.894    
                         time borrowed                2.688    18.581    
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                         -18.581    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[27]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk fall@10.000ns - clk fall@10.000ns)
  Data Path Delay:        8.548ns  (logic 1.570ns (18.363%)  route 6.979ns (81.637%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.915ns = ( 15.915 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.026ns
    Computed max time borrow:         9.974ns
    Time borrowed from endpoint:      2.668ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.633ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465    11.465 f  clk_IBUF_inst/O
                         net (fo=34, routed)          4.276    15.740    PC_0/clk_IBUF
    SLICE_X48Y100        LUT2 (Prop_lut2_I1_O)        0.105    15.845 r  PC_0/addr_o_reg[27]_i_1/O
                         net (fo=1, routed)           2.703    18.548    MEM_CONTROLL_0/pc_o_reg[31][24]
    SLICE_X49Y100        LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_IBUF_inst/O
                         net (fo=34, routed)          2.446    13.844    PC_0/clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.087    13.931 r  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.526    14.457    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.208    14.665 r  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.250    15.915    MEM_CONTROLL_0/E[0]
    SLICE_X49Y100        LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[27]/G
                         clock pessimism              0.000    15.915    
                         clock uncertainty           -0.035    15.880    
                         time borrowed                2.668    18.548    
  -------------------------------------------------------------------
                         required time                         18.548    
                         arrival time                         -18.548    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[19]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk fall@10.000ns - clk fall@10.000ns)
  Data Path Delay:        8.555ns  (logic 1.570ns (18.348%)  route 6.986ns (81.652%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.929ns = ( 15.929 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.038ns
    Computed max time borrow:         9.962ns
    Time borrowed from endpoint:      2.662ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465    11.465 f  clk_IBUF_inst/O
                         net (fo=34, routed)          4.290    15.755    PC_0/clk_IBUF
    SLICE_X48Y99         LUT2 (Prop_lut2_I1_O)        0.105    15.860 r  PC_0/addr_o_reg[19]_i_1/O
                         net (fo=1, routed)           2.696    18.555    MEM_CONTROLL_0/pc_o_reg[31][18]
    SLICE_X48Y99         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_IBUF_inst/O
                         net (fo=34, routed)          2.446    13.844    PC_0/clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.087    13.931 r  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.526    14.457    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.208    14.665 r  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.264    15.929    MEM_CONTROLL_0/E[0]
    SLICE_X48Y99         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[19]/G
                         clock pessimism              0.000    15.929    
                         clock uncertainty           -0.035    15.894    
                         time borrowed                2.662    18.555    
  -------------------------------------------------------------------
                         required time                         18.555    
                         arrival time                         -18.555    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[18]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk fall@10.000ns - clk fall@10.000ns)
  Data Path Delay:        8.439ns  (logic 1.573ns (18.636%)  route 6.866ns (81.364%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.929ns = ( 15.929 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.200ns
    Computed max time borrow:         9.800ns
    Time borrowed from endpoint:      2.545ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465    11.465 f  clk_IBUF_inst/O
                         net (fo=34, routed)          4.290    15.755    PC_0/clk_IBUF
    SLICE_X48Y99         LUT2 (Prop_lut2_I1_O)        0.108    15.863 r  PC_0/addr_o_reg[18]_i_1/O
                         net (fo=1, routed)           2.577    18.439    MEM_CONTROLL_0/pc_o_reg[31][17]
    SLICE_X49Y98         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_IBUF_inst/O
                         net (fo=34, routed)          2.446    13.844    PC_0/clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.087    13.931 r  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.526    14.457    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.208    14.665 r  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.264    15.929    MEM_CONTROLL_0/E[0]
    SLICE_X49Y98         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[18]/G
                         clock pessimism              0.000    15.929    
                         clock uncertainty           -0.035    15.894    
                         time borrowed                2.545    18.439    
  -------------------------------------------------------------------
                         required time                         18.439    
                         arrival time                         -18.439    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[25]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk fall@10.000ns - clk fall@10.000ns)
  Data Path Delay:        8.387ns  (logic 1.570ns (18.716%)  route 6.818ns (81.284%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 15.913 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.011ns
    Computed max time borrow:         9.989ns
    Time borrowed from endpoint:      2.509ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465    11.465 f  clk_IBUF_inst/O
                         net (fo=34, routed)          4.188    15.653    PC_0/clk_IBUF
    SLICE_X49Y100        LUT2 (Prop_lut2_I1_O)        0.105    15.758 r  PC_0/addr_o_reg[25]_i_1/O
                         net (fo=1, routed)           2.629    18.387    MEM_CONTROLL_0/pc_o_reg[31][22]
    SLICE_X50Y100        LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_IBUF_inst/O
                         net (fo=34, routed)          2.446    13.844    PC_0/clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.087    13.931 r  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.526    14.457    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.208    14.665 r  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.248    15.913    MEM_CONTROLL_0/E[0]
    SLICE_X50Y100        LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[25]/G
                         clock pessimism              0.000    15.913    
                         clock uncertainty           -0.035    15.878    
                         time borrowed                2.509    18.387    
  -------------------------------------------------------------------
                         required time                         18.387    
                         arrival time                         -18.387    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[5]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clk fall@10.000ns - clk fall@10.000ns)
  Data Path Delay:        8.384ns  (logic 1.570ns (18.722%)  route 6.815ns (81.278%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.933ns = ( 15.933 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 10.000 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              10.000ns
    Library setup time:              -0.026ns
    Computed max time borrow:         9.974ns
    Time borrowed from endpoint:      2.487ns
    Open edge uncertainty:           -0.035ns
    Time given to startpoint:         2.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465    11.465 f  clk_IBUF_inst/O
                         net (fo=34, routed)          4.325    15.790    PC_0/clk_IBUF
    SLICE_X47Y96         LUT2 (Prop_lut2_I1_O)        0.105    15.895 r  PC_0/addr_o_reg[5]_i_1/O
                         net (fo=1, routed)           2.490    18.384    MEM_CONTROLL_0/pc_o_reg[31][4]
    SLICE_X44Y96         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       10.000    10.000 f  
    D18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    11.398 f  clk_IBUF_inst/O
                         net (fo=34, routed)          2.446    13.844    PC_0/clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.087    13.931 r  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.526    14.457    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.208    14.665 r  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.268    15.933    MEM_CONTROLL_0/E[0]
    SLICE_X44Y96         LDCE                                         r  MEM_CONTROLL_0/addr_o_reg[5]/G
                         clock pessimism              0.000    15.933    
                         clock uncertainty           -0.035    15.898    
                         time borrowed                2.487    18.384    
  -------------------------------------------------------------------
                         required time                         18.384    
                         arrival time                         -18.384    
  -------------------------------------------------------------------
                         slack                                  0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.093ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[14]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.877ns  (logic 1.499ns (21.801%)  route 5.378ns (78.199%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk_IBUF_inst/O
                         net (fo=34, routed)          5.378     6.776    PC_0/clk_IBUF
    SLICE_X47Y98         LUT2 (Prop_lut2_I1_O)        0.101     6.877 f  PC_0/addr_o_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     6.877    MEM_CONTROLL_0/pc_o_reg[31][13]
    SLICE_X47Y98         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=34, routed)          2.919     4.383    PC_0/clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.108     4.491 f  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.592     5.084    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     5.327 f  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.377     6.703    MEM_CONTROLL_0/E[0]
    SLICE_X47Y98         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[14]/G
                         clock pessimism              0.000     6.703    
                         clock uncertainty            0.035     6.739    
    SLICE_X47Y98         LDCE (Hold_ldce_G_D)         0.232     6.971    MEM_CONTROLL_0/addr_o_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.971    
                         arrival time                           6.877    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[1]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.942ns  (logic 1.482ns (21.352%)  route 5.460ns (78.648%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk_IBUF_inst/O
                         net (fo=34, routed)          3.663     5.062    PC_0/clk_IBUF
    SLICE_X47Y95         LUT2 (Prop_lut2_I1_O)        0.084     5.146 f  PC_0/addr_o_reg[1]_i_1/O
                         net (fo=1, routed)           1.797     6.942    MEM_CONTROLL_0/pc_o_reg[31][0]
    SLICE_X47Y94         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=34, routed)          2.919     4.383    PC_0/clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.108     4.491 f  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.592     5.084    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     5.327 f  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.377     6.703    MEM_CONTROLL_0/E[0]
    SLICE_X47Y94         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[1]/G
                         clock pessimism              0.000     6.703    
                         clock uncertainty            0.035     6.739    
    SLICE_X47Y94         LDCE (Hold_ldce_G_D)         0.148     6.887    MEM_CONTROLL_0/addr_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.887    
                         arrival time                           6.942    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[11]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.955ns  (logic 1.482ns (21.312%)  route 5.473ns (78.688%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk_IBUF_inst/O
                         net (fo=34, routed)          3.635     5.034    PC_0/clk_IBUF
    SLICE_X47Y97         LUT2 (Prop_lut2_I1_O)        0.084     5.118 f  PC_0/addr_o_reg[11]_i_1/O
                         net (fo=1, routed)           1.838     6.955    MEM_CONTROLL_0/pc_o_reg[31][10]
    SLICE_X45Y97         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=34, routed)          2.919     4.383    PC_0/clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.108     4.491 f  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.592     5.084    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     5.327 f  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.379     6.705    MEM_CONTROLL_0/E[0]
    SLICE_X45Y97         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[11]/G
                         clock pessimism              0.000     6.705    
                         clock uncertainty            0.035     6.741    
    SLICE_X45Y97         LDCE (Hold_ldce_G_D)         0.158     6.899    MEM_CONTROLL_0/addr_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.899    
                         arrival time                           6.955    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[28]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        7.024ns  (logic 1.499ns (21.345%)  route 5.525ns (78.655%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk_IBUF_inst/O
                         net (fo=34, routed)          5.525     6.923    PC_0/clk_IBUF
    SLICE_X48Y101        LUT2 (Prop_lut2_I1_O)        0.101     7.024 f  PC_0/addr_o_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     7.024    MEM_CONTROLL_0/pc_o_reg[31][25]
    SLICE_X48Y101        LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=34, routed)          2.919     4.383    PC_0/clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.108     4.491 f  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.592     5.084    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     5.327 f  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.363     6.690    MEM_CONTROLL_0/E[0]
    SLICE_X48Y101        LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[28]/G
                         clock pessimism              0.000     6.690    
                         clock uncertainty            0.035     6.725    
    SLICE_X48Y101        LDCE (Hold_ldce_G_D)         0.232     6.957    MEM_CONTROLL_0/addr_o_reg[28]
  -------------------------------------------------------------------
                         required time                         -6.957    
                         arrival time                           7.024    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[9]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.972ns  (logic 1.482ns (21.262%)  route 5.490ns (78.738%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk_IBUF_inst/O
                         net (fo=34, routed)          3.676     5.074    PC_0/clk_IBUF
    SLICE_X47Y96         LUT2 (Prop_lut2_I1_O)        0.084     5.158 f  PC_0/addr_o_reg[9]_i_1/O
                         net (fo=1, routed)           1.814     6.972    MEM_CONTROLL_0/pc_o_reg[31][8]
    SLICE_X45Y96         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=34, routed)          2.919     4.383    PC_0/clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.108     4.491 f  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.592     5.084    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     5.327 f  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.379     6.705    MEM_CONTROLL_0/E[0]
    SLICE_X45Y96         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[9]/G
                         clock pessimism              0.000     6.705    
                         clock uncertainty            0.035     6.741    
    SLICE_X45Y96         LDCE (Hold_ldce_G_D)         0.164     6.905    MEM_CONTROLL_0/addr_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.905    
                         arrival time                           6.972    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/state_reg[1]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.372ns (10.181%)  route 3.282ns (89.819%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        3.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.808     1.109    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.722     1.857    MEM_CONTROLL_0/clk_IBUF_BUFG
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.902 f  MEM_CONTROLL_0/state_reg[1]_i_1/O
                         net (fo=1, routed)           1.753     3.654    MEM_CONTROLL_0/state_reg[1]_i_1_n_2
    SLICE_X51Y96         LDCE                                         f  MEM_CONTROLL_0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_IBUF_inst/O
                         net (fo=34, routed)          1.697     2.186    PC_0/clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.060     2.246 f  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.295     2.541    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     2.648 f  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          0.833     3.481    MEM_CONTROLL_0/E[0]
    SLICE_X51Y96         LDCE                                         f  MEM_CONTROLL_0/state_reg[1]/G
                         clock pessimism              0.000     3.481    
                         clock uncertainty            0.035     3.516    
    SLICE_X51Y96         LDCE (Hold_ldce_G_D)         0.066     3.582    MEM_CONTROLL_0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.582    
                         arrival time                           3.654    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[24]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.887ns  (logic 1.485ns (21.567%)  route 5.402ns (78.433%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.687ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk_IBUF_inst/O
                         net (fo=34, routed)          3.567     4.966    PC_0/clk_IBUF
    SLICE_X49Y100        LUT2 (Prop_lut2_I1_O)        0.087     5.053 f  PC_0/addr_o_reg[24]_i_1/O
                         net (fo=1, routed)           1.835     6.887    MEM_CONTROLL_0/pc_o_reg[31][21]
    SLICE_X50Y100        LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=34, routed)          2.919     4.383    PC_0/clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.108     4.491 f  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.592     5.084    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     5.327 f  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.360     6.687    MEM_CONTROLL_0/E[0]
    SLICE_X50Y100        LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[24]/G
                         clock pessimism              0.000     6.687    
                         clock uncertainty            0.035     6.722    
    SLICE_X50Y100        LDCE (Hold_ldce_G_D)         0.070     6.792    MEM_CONTROLL_0/addr_o_reg[24]
  -------------------------------------------------------------------
                         required time                         -6.792    
                         arrival time                           6.887    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 PC_0/pc_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_0/pc_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.673%)  route 0.127ns (25.327%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.808     1.109    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.567     1.701    PC_0/clk_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  PC_0/pc_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.865 r  PC_0/pc_o_reg[19]/Q
                         net (fo=2, routed)           0.126     1.991    PC_0/pc_o_reg[19]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.147 r  PC_0/pc_o_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.148    PC_0/pc_o_reg[17]_i_1_n_2
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.201 r  PC_0/pc_o_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.201    PC_0/pc_o_reg[21]_i_1_n_9
    SLICE_X46Y100        FDRE                                         r  PC_0/pc_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.871     1.360    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.832     2.221    PC_0/clk_IBUF_BUFG
    SLICE_X46Y100        FDRE                                         r  PC_0/pc_o_reg[21]/C
                         clock pessimism             -0.254     1.966    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     2.100    PC_0/pc_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 PC_0/pc_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PC_0/pc_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.316%)  route 0.127ns (24.684%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.808     1.109    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.567     1.701    PC_0/clk_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  PC_0/pc_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.164     1.865 r  PC_0/pc_o_reg[19]/Q
                         net (fo=2, routed)           0.126     1.991    PC_0/pc_o_reg[19]
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.147 r  PC_0/pc_o_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.148    PC_0/pc_o_reg[17]_i_1_n_2
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.214 r  PC_0/pc_o_reg[21]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.214    PC_0/pc_o_reg[21]_i_1_n_7
    SLICE_X46Y100        FDRE                                         r  PC_0/pc_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_IBUF_inst/O
                         net (fo=34, routed)          0.871     1.360    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.832     2.221    PC_0/clk_IBUF_BUFG
    SLICE_X46Y100        FDRE                                         r  PC_0/pc_o_reg[23]/C
                         clock pessimism             -0.254     1.966    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.134     2.100    PC_0/pc_o_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEM_CONTROLL_0/addr_o_reg[10]/D
                            (positive level-sensitive latch clocked by clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        6.895ns  (logic 1.497ns (21.718%)  route 5.397ns (78.282%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        6.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk_IBUF_inst/O
                         net (fo=34, routed)          3.635     5.034    PC_0/clk_IBUF
    SLICE_X47Y97         LUT2 (Prop_lut2_I1_O)        0.099     5.133 f  PC_0/addr_o_reg[10]_i_1/O
                         net (fo=1, routed)           1.762     6.895    MEM_CONTROLL_0/pc_o_reg[31][9]
    SLICE_X45Y96         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=34, routed)          2.919     4.383    PC_0/clk_IBUF
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.108     4.491 f  PC_0/n_1_102_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.592     5.084    n_1_102_BUFG_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.243     5.327 f  n_1_102_BUFG_inst/O
                         net (fo=31, routed)          1.379     6.705    MEM_CONTROLL_0/E[0]
    SLICE_X45Y96         LDCE                                         f  MEM_CONTROLL_0/addr_o_reg[10]/G
                         clock pessimism              0.000     6.705    
                         clock uncertainty            0.035     6.741    
    SLICE_X45Y96         LDCE (Hold_ldce_G_D)         0.027     6.768    MEM_CONTROLL_0/addr_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.768    
                         arrival time                           6.895    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I    n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I    n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0   n_1_102_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            1.000         20.000      19.000     SLICE_X47Y97    PC_0/en_o_reg/C
Min Period        n/a     FDRE/C    n/a            1.000         20.000      19.000     SLICE_X46Y97    PC_0/pc_o_reg[10]/C
Min Period        n/a     FDRE/C    n/a            1.000         20.000      19.000     SLICE_X46Y97    PC_0/pc_o_reg[11]/C
Min Period        n/a     FDRE/C    n/a            1.000         20.000      19.000     SLICE_X46Y97    PC_0/pc_o_reg[12]/C
Min Period        n/a     FDRE/C    n/a            1.000         20.000      19.000     SLICE_X46Y98    PC_0/pc_o_reg[13]/C
Min Period        n/a     FDRE/C    n/a            1.000         20.000      19.000     SLICE_X46Y98    PC_0/pc_o_reg[16]/C
Min Period        n/a     FDRE/C    n/a            1.000         20.000      19.000     SLICE_X46Y99    PC_0/pc_o_reg[17]/C
Min Period        n/a     FDRE/C    n/a            1.000         20.000      19.000     SLICE_X46Y99    PC_0/pc_o_reg[18]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X47Y97    PC_0/en_o_reg/C
Low Pulse Width   Slow    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X46Y97    PC_0/pc_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X46Y97    PC_0/pc_o_reg[11]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X46Y97    PC_0/pc_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X46Y98    PC_0/pc_o_reg[13]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X46Y98    PC_0/pc_o_reg[16]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X46Y99    PC_0/pc_o_reg[17]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X46Y99    PC_0/pc_o_reg[18]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X46Y99    PC_0/pc_o_reg[19]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X46Y95    PC_0/pc_o_reg[1]/C
High Pulse Width  Slow    LDPE/PRE  n/a            0.500         10.000      9.500      SLICE_X48Y95    BASE_SRAM_CONTROLL/ram_ce_n_o_reg/PRE
High Pulse Width  Slow    LDPE/PRE  n/a            0.500         10.000      9.500      SLICE_X48Y91    EXTEND_RAM_CONTROLL/ram_ce_n_o_reg/PRE
High Pulse Width  Slow    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X46Y100   PC_0/pc_o_reg[21]/C
High Pulse Width  Slow    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X46Y100   PC_0/pc_o_reg[22]/C
High Pulse Width  Slow    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X46Y100   PC_0/pc_o_reg[23]/C
High Pulse Width  Slow    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X46Y100   PC_0/pc_o_reg[24]/C
High Pulse Width  Slow    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X46Y101   PC_0/pc_o_reg[25]/C
High Pulse Width  Slow    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X46Y101   PC_0/pc_o_reg[26]/C
High Pulse Width  Slow    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X46Y101   PC_0/pc_o_reg[27]/C
High Pulse Width  Slow    FDRE/C    n/a            0.500         10.000      9.500      SLICE_X46Y101   PC_0/pc_o_reg[28]/C



