#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar 10 18:05:58 2020
# Process ID: 1794
# Current directory: /home/ahish/Sem-4/proc
# Command line: vivado
# Log file: /home/ahish/Sem-4/proc/vivado.log
# Journal file: /home/ahish/Sem-4/proc/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ahish/Sem-4/proc/execute/execute.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 7026.141 ; gain = 90.738 ; free physical = 1359 ; free virtual = 5115
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7043.977 ; gain = 17.836 ; free physical = 1351 ; free virtual = 5110
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7077.176 ; gain = 24.012 ; free physical = 1354 ; free virtual = 5112
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7101.188 ; gain = 23.984 ; free physical = 1341 ; free virtual = 5100
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7130.203 ; gain = 29.004 ; free physical = 1348 ; free virtual = 5106
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7131.199 ; gain = 0.996 ; free physical = 1276 ; free virtual = 5035
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7147.207 ; gain = 15.980 ; free physical = 1283 ; free virtual = 5042
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7179.223 ; gain = 24.000 ; free physical = 1285 ; free virtual = 5044
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7237.250 ; gain = 32.004 ; free physical = 1287 ; free virtual = 5046
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7245.254 ; gain = 8.004 ; free physical = 1282 ; free virtual = 5041
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7269.266 ; gain = 23.980 ; free physical = 1253 ; free virtual = 5012
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7277.270 ; gain = 8.000 ; free physical = 1264 ; free virtual = 5023
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7301.281 ; gain = 23.980 ; free physical = 1272 ; free virtual = 5031
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7317.289 ; gain = 16.008 ; free physical = 1266 ; free virtual = 5026
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7336.297 ; gain = 18.996 ; free physical = 1263 ; free virtual = 5023
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7371.312 ; gain = 26.980 ; free physical = 1264 ; free virtual = 5025
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7395.324 ; gain = 23.980 ; free physical = 1259 ; free virtual = 5020
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7419.336 ; gain = 23.980 ; free physical = 1246 ; free virtual = 5006
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7425.336 ; gain = 6.000 ; free physical = 1257 ; free virtual = 5017
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7449.348 ; gain = 24.000 ; free physical = 1254 ; free virtual = 5015
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7505.375 ; gain = 27.000 ; free physical = 1243 ; free virtual = 5004
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7518.383 ; gain = 13.008 ; free physical = 1283 ; free virtual = 5032
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7574.410 ; gain = 26.984 ; free physical = 1222 ; free virtual = 4983
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7590.418 ; gain = 16.008 ; free physical = 1222 ; free virtual = 4983
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7609.363 ; gain = 18.945 ; free physical = 1200 ; free virtual = 4962
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7628.371 ; gain = 19.008 ; free physical = 1224 ; free virtual = 4986
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7660.387 ; gain = 31.984 ; free physical = 1215 ; free virtual = 4977
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7676.395 ; gain = 16.008 ; free physical = 1221 ; free virtual = 4983
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7692.402 ; gain = 16.008 ; free physical = 1218 ; free virtual = 4980
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7708.410 ; gain = 16.008 ; free physical = 1216 ; free virtual = 4978
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7833.473 ; gain = 24.000 ; free physical = 1200 ; free virtual = 4962
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7862.230 ; gain = 23.984 ; free physical = 1202 ; free virtual = 4965
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7870.234 ; gain = 8.004 ; free physical = 1220 ; free virtual = 4983
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7899.250 ; gain = 28.988 ; free physical = 1154 ; free virtual = 4917
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7910.254 ; gain = 11.004 ; free physical = 1143 ; free virtual = 4906
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7939.270 ; gain = 29.004 ; free physical = 1145 ; free virtual = 4908
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7987.293 ; gain = 23.984 ; free physical = 1130 ; free virtual = 4894
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7998.297 ; gain = 11.004 ; free physical = 1139 ; free virtual = 4903
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8022.309 ; gain = 23.984 ; free physical = 1138 ; free virtual = 4901
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8038.316 ; gain = 16.008 ; free physical = 1131 ; free virtual = 4894
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8046.320 ; gain = 8.004 ; free physical = 1110 ; free virtual = 4874
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8078.336 ; gain = 24.000 ; free physical = 1120 ; free virtual = 4884
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8102.348 ; gain = 23.980 ; free physical = 1110 ; free virtual = 4874
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8147.371 ; gain = 23.984 ; free physical = 1107 ; free virtual = 4872
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8182.387 ; gain = 27.000 ; free physical = 1090 ; free virtual = 4854
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8195.395 ; gain = 13.008 ; free physical = 1022 ; free virtual = 4786
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8214.402 ; gain = 19.008 ; free physical = 1025 ; free virtual = 4790
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8230.410 ; gain = 16.008 ; free physical = 1016 ; free virtual = 4780
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8246.418 ; gain = 16.008 ; free physical = 998 ; free virtual = 4763
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8262.426 ; gain = 16.008 ; free physical = 1004 ; free virtual = 4769
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8299.445 ; gain = 37.008 ; free physical = 1002 ; free virtual = 4767
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8318.453 ; gain = 19.008 ; free physical = 998 ; free virtual = 4763
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8342.465 ; gain = 23.984 ; free physical = 1000 ; free virtual = 4765
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8366.477 ; gain = 24.000 ; free physical = 987 ; free virtual = 4752
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8395.492 ; gain = 28.988 ; free physical = 975 ; free virtual = 4741
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8406.496 ; gain = 10.977 ; free physical = 973 ; free virtual = 4739
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8425.504 ; gain = 18.980 ; free physical = 965 ; free virtual = 4731
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8430.508 ; gain = 5.004 ; free physical = 972 ; free virtual = 4738
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8470.527 ; gain = 23.984 ; free physical = 973 ; free virtual = 4739
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8486.535 ; gain = 15.980 ; free physical = 965 ; free virtual = 4731
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8502.543 ; gain = 16.008 ; free physical = 968 ; free virtual = 4735
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8518.551 ; gain = 15.980 ; free physical = 965 ; free virtual = 4731
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8534.559 ; gain = 15.980 ; free physical = 968 ; free virtual = 4735
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8558.570 ; gain = 24.000 ; free physical = 952 ; free virtual = 4718
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8574.578 ; gain = 15.980 ; free physical = 963 ; free virtual = 4729
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8598.590 ; gain = 23.984 ; free physical = 965 ; free virtual = 4732
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8619.602 ; gain = 21.012 ; free physical = 965 ; free virtual = 4731
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8622.602 ; gain = 3.000 ; free physical = 961 ; free virtual = 4728
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8646.613 ; gain = 23.984 ; free physical = 958 ; free virtual = 4725
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8662.621 ; gain = 15.980 ; free physical = 962 ; free virtual = 4728
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8678.629 ; gain = 16.008 ; free physical = 962 ; free virtual = 4729
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8694.637 ; gain = 16.008 ; free physical = 957 ; free virtual = 4724
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8715.648 ; gain = 21.012 ; free physical = 960 ; free virtual = 4727
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8718.648 ; gain = 3.000 ; free physical = 960 ; free virtual = 4727
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8768.676 ; gain = 27.012 ; free physical = 952 ; free virtual = 4719
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8776.680 ; gain = 8.004 ; free physical = 949 ; free virtual = 4717
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8792.688 ; gain = 15.980 ; free physical = 936 ; free virtual = 4704
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8888.734 ; gain = 18.980 ; free physical = 950 ; free virtual = 4718
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8937.758 ; gain = 37.008 ; free physical = 948 ; free virtual = 4717
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8937.758 ; gain = 0.000 ; free physical = 938 ; free virtual = 4707
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 8948.762 ; gain = 11.004 ; free physical = 941 ; free virtual = 4710
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8993.785 ; gain = 23.984 ; free physical = 942 ; free virtual = 4710
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9036.805 ; gain = 18.980 ; free physical = 938 ; free virtual = 4708
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9060.816 ; gain = 23.984 ; free physical = 926 ; free virtual = 4695
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9076.824 ; gain = 16.008 ; free physical = 929 ; free virtual = 4698
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9094.832 ; gain = 18.008 ; free physical = 924 ; free virtual = 4694
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9110.840 ; gain = 16.008 ; free physical = 928 ; free virtual = 4698
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9126.848 ; gain = 16.008 ; free physical = 928 ; free virtual = 4698
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9145.855 ; gain = 19.008 ; free physical = 929 ; free virtual = 4699
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9170.863 ; gain = 16.992 ; free physical = 928 ; free virtual = 4698
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 9186.871 ; gain = 16.008 ; free physical = 928 ; free virtual = 4697
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9218.887 ; gain = 32.004 ; free physical = 927 ; free virtual = 4697
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9226.891 ; gain = 7.977 ; free physical = 926 ; free virtual = 4696
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9298.926 ; gain = 26.984 ; free physical = 924 ; free virtual = 4695
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9306.930 ; gain = 8.004 ; free physical = 924 ; free virtual = 4695
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9335.945 ; gain = 28.988 ; free physical = 923 ; free virtual = 4694
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9442.996 ; gain = 27.000 ; free physical = 917 ; free virtual = 4689
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9455.000 ; gain = 12.004 ; free physical = 920 ; free virtual = 4692
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:124]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9495.020 ; gain = 39.992 ; free physical = 921 ; free virtual = 4693
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'instr' [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'branch' [/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9741.074 ; gain = 32.938 ; free physical = 911 ; free virtual = 4684
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 9783.098 ; gain = 23.980 ; free physical = 899 ; free virtual = 4672
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_proc_tb1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj pipeline_proc_tb1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/adder32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/decode_instr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_instr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/execute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_unit
INFO: [VRFC 10-2458] undeclared symbol mem_to_reg, assumed default net type wire [/home/ahish/Sem-4/proc/execute/src/execute_unit.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender32
INFO: [VRFC 10-311] analyzing module extender30
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/src/mux2x1_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2x1_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/pipeline_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ahish/Sem-4/proc/execute/execute.srcs/sim_1/new/pipeline_proc_tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_proc_tb1
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 40a8504ff13f45349937f17ec2c9d911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_proc_tb1_behav xil_defaultlib.pipeline_proc_tb1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.decode_instr
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.extender32
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder32bit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute_unit
Compiling module xil_defaultlib.instr_memory
Compiling module xil_defaultlib.extender30
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.pipeline_proc
Compiling module xil_defaultlib.pipeline_proc_tb1
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipeline_proc_tb1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ahish/Sem-4/proc/execute/execute.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_proc_tb1_behav -key {Behavioral:sim_1:Functional:pipeline_proc_tb1} -tclbatch {pipeline_proc_tb1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source pipeline_proc_tb1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_proc_tb1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9799.105 ; gain = 16.008 ; free physical = 906 ; free virtual = 4679
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 10 23:07:34 2020...
