// SPDX-License-Identifier: GPL-2.0
/*
 * Common Clock Framework support for exynosautov620 SoC.
 *
 * Copyright (c) 2023 Samsung Electronics Co., Ltd.
 *        http://www.samsung.com/
 */
#ifndef __V620_EVT0_CMUCAL_SFR_H__
#define __V620_EVT0_CMUCAL_SFR_H__

#include "../../../cmucal.h"

enum v620_evt0_sfr_block_id {
	V620_EVT0_CMU_AUD = SFR_BLOCK_TYPE,
	V620_EVT0_CMU_TOP,
	V620_EVT0_CMU_CPUCL0,
	V620_EVT0_CMU_CPUCL2,
	V620_EVT0_CMU_G3D,
	V620_EVT0_CMU_HSI2,
	V620_EVT0_CMU_MIF,
	V620_EVT0_CMU_S2D,
	V620_EVT0_CMU_SFI,
	V620_EVT0_CMU_APM,
	V620_EVT0_CMU_HSI1,
	V620_EVT0_CMU_MISC,
	V620_EVT0_CMU_NOCL0,
	V620_EVT0_CMU_NOCL1,
	V620_EVT0_CMU_NOCL2,
	V620_EVT0_CMU_PERIC0,
	V620_EVT0_CMU_PERIC1,
	V620_EVT0_CMU_ACC,
	V620_EVT0_CMU_DBGCORE,
	V620_EVT0_CMU_DNC,
	V620_EVT0_CMU_DPTX,
	V620_EVT0_CMU_DPUB,
	V620_EVT0_CMU_DPUF,
	V620_EVT0_CMU_DPUF1,
	V620_EVT0_CMU_DSP,
	V620_EVT0_CMU_GNPU,
	V620_EVT0_CMU_HSI0,
	V620_EVT0_CMU_ISP,
	V620_EVT0_CMU_M2M,
	V620_EVT0_CMU_MFC,
	V620_EVT0_CMU_SDMA,
	V620_EVT0_CMU_SNW,
	V620_EVT0_CMU_SSP,
	V620_EVT0_CMU_TAA,
	V620_EVT0_CMU_STRONG,
	v620_evt0_end_of_sfr_block,
	v620_evt0_num_of_sfr_block = v620_evt0_end_of_sfr_block - SFR_BLOCK_TYPE,
};

enum v620_evt0_sfr_id {
	V620_EVT0_PLL_LOCKTIME_PLL_AUD = SFR_TYPE,
	V620_EVT0_PLL_CON3_PLL_AUD,
	V620_EVT0_PLL_CON9_PLL_AUD,
	V620_EVT0_PLL_CON8_PLL_AUD,
	V620_EVT0_PLL_LOCKTIME_PLL_AVB,
	V620_EVT0_PLL_CON3_PLL_AVB,
	V620_EVT0_PLL_CON9_PLL_AVB,
	V620_EVT0_PLL_CON8_PLL_AVB,
	V620_EVT0_PLL_LOCKTIME_PLL_SHARED1,
	V620_EVT0_PLL_CON3_PLL_SHARED1,
	V620_EVT0_PLL_CON9_PLL_SHARED1,
	V620_EVT0_PLL_CON8_PLL_SHARED1,
	V620_EVT0_PLL_LOCKTIME_PLL_SHARED4,
	V620_EVT0_PLL_CON3_PLL_SHARED4,
	V620_EVT0_PLL_CON9_PLL_SHARED4,
	V620_EVT0_PLL_CON8_PLL_SHARED4,
	V620_EVT0_PLL_LOCKTIME_PLL_SHARED3,
	V620_EVT0_PLL_CON3_PLL_SHARED3,
	V620_EVT0_PLL_CON9_PLL_SHARED3,
	V620_EVT0_PLL_CON8_PLL_SHARED3,
	V620_EVT0_PLL_LOCKTIME_PLL_SHARED2,
	V620_EVT0_PLL_CON3_PLL_SHARED2,
	V620_EVT0_PLL_CON9_PLL_SHARED2,
	V620_EVT0_PLL_CON8_PLL_SHARED2,
	V620_EVT0_PLL_LOCKTIME_PLL_SHARED0,
	V620_EVT0_PLL_CON3_PLL_SHARED0,
	V620_EVT0_PLL_CON9_PLL_SHARED0,
	V620_EVT0_PLL_CON8_PLL_SHARED0,
	V620_EVT0_PLL_LOCKTIME_PLL_SHARED5,
	V620_EVT0_PLL_CON3_PLL_SHARED5,
	V620_EVT0_PLL_CON9_PLL_SHARED5,
	V620_EVT0_PLL_CON8_PLL_SHARED5,
	V620_EVT0_PLL_LOCKTIME_PLL_MMC,
	V620_EVT0_PLL_CON3_PLL_MMC,
	V620_EVT0_PLL_CON9_PLL_MMC,
	V620_EVT0_PLL_CON8_PLL_MMC,
	V620_EVT0_PLL_LOCKTIME_PLL_CPUCL0,
	V620_EVT0_PLL_CON3_PLL_CPUCL0,
	V620_EVT0_PLL_CON9_PLL_CPUCL0,
	V620_EVT0_PLL_CON8_PLL_CPUCL0,
	V620_EVT0_PLL_LOCKTIME_PLL_CPUCL2,
	V620_EVT0_PLL_CON3_PLL_CPUCL2,
	V620_EVT0_PLL_CON9_PLL_CPUCL2,
	V620_EVT0_PLL_CON8_PLL_CPUCL2,
	V620_EVT0_PLL_LOCKTIME_PLL_G3D,
	V620_EVT0_PLL_CON3_PLL_G3D,
	V620_EVT0_PLL_CON9_PLL_G3D,
	V620_EVT0_PLL_CON8_PLL_G3D,
	V620_EVT0_PLL_LOCKTIME_PLL_ETH,
	V620_EVT0_PLL_CON3_PLL_ETH,
	V620_EVT0_PLL_CON9_PLL_ETH,
	V620_EVT0_PLL_CON8_PLL_ETH,
	V620_EVT0_PLL_LOCKTIME_PLL_MIF_MAIN,
	V620_EVT0_PLL_CON3_PLL_MIF_MAIN,
	V620_EVT0_PLL_LOCKTIME_PLL_MIF_S2D,
	V620_EVT0_PLL_CON3_PLL_MIF_S2D,
	V620_EVT0_PLL_LOCKTIME_PLL_SFI,
	V620_EVT0_PLL_CON3_PLL_SFI,
	V620_EVT0_PLL_CON9_PLL_SFI,
	V620_EVT0_PLL_CON8_PLL_SFI,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_APM_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_APM_TIMER,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_APM_SPMI,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_APM_DBGCORE_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF3,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF2,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF1,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF0,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_CPU,
	V620_EVT0_CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF5,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF6,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_AVB,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_AUDIF,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_AVB_ETH,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF8,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF9,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIFS0,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIFS1,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF7,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF4,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_MFC_MFC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_NOCL2_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUF0_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_TAA_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_ACC_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_ISP_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_AUD_CPU,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI1_USBDRD,
	V620_EVT0_CLK_CON_MUX_MUX_CMU_CMUREF,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_APM_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_MFC_WFD,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_GNPU_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUB_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPTX_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUF1_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_AUD_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_NOCL1_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_UFS,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_ETHERNET,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DNC_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_SNW_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_CLUSTER,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DSP_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_SDMA_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_MFC_FG,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_MISC_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_SSP_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_M2M_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_M2M_JPEG,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUB_DSIM,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_CMU_NOCP,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK0,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK1,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK2,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK3,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPOSC,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_G3D_NOCP,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_GNPU_XMAA,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL0_CORE,
	V620_EVT0_CLK_CON_MUX_MUX_CPUCL0_CMUREF,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER,
	V620_EVT0_CLK_CON_MUX_MUX_CPUCL2_CMUREF,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL2_CLUSTER,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL2_CORE,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_G3D_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_HSI1_USBDRD,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_HSI2_ETHERNET,
	V620_EVT0_CLK_CON_MUX_MUX_MIF_CMUREF,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_MISC_GIC,
	V620_EVT0_CLK_CON_MUX_MUX_NOCL0_CMUREF,
	V620_EVT0_CLK_CON_MUX_MUX_NOCL1_CMUREF,
	V620_EVT0_CLK_CON_MUX_MUX_NOCL2_CMUREF,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI07_USI,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_I3C,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI12_USI,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI13_USI,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI14_USI,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI15_USI,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI16_USI,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI17_USI,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_I3C,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_S2D_CORE,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI18,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI19,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI20,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI21,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_XSPI,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_CAN0,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_CAN1,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_ACC_NOC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_ACC_NOC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_APM_NOC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_APM_NOC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKMUX_APM_RCO_USER,
	V620_EVT0_PLL_CON1_MUX_CLKMUX_APM_RCO_USER,
	V620_EVT0_PLL_CON0_MUX_CLK_RCO_SPMI_PMIC,
	V620_EVT0_PLL_CON1_MUX_CLK_RCO_SPMI_PMIC,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_AUD_CPU_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_AUD_CPU_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_AUD_NOC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_AUD_NOC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL0_CLUSTER_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_CPUCL0_CLUSTER_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_CPUCL2_SWITCH_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL2_CLUSTER_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_CPUCL2_CLUSTER_USER,
	V620_EVT0_PLL_CON0_MUX_CLK_APM_DBGCORE_NOC_USER,
	V620_EVT0_PLL_CON1_MUX_CLK_APM_DBGCORE_NOC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DNC_NOC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_DNC_NOC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DPTX_NOC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_DPTX_NOC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DPTX_DPGTC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_DPTX_DPGTC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DPTX_DPOSC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_DPTX_DPOSC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_DPUB_NOC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DPUB_DSIM_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_DPUB_DSIM_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DPUF_NOC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_DPUF_NOC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_DPUF1_NOC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DSP_NOC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_DSP_NOC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_G3D_NOCP_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_G3D_NOCP_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_GNPU_NOC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_GNPU_XMAA_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_HSI0_NOC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_HSI1_NOC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_HSI1_MMC_CARD_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_HSI1_MMC_CARD_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_HSI1_USBDRD_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_HSI1_USBDRD_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_HSI2_UFS_EMBD_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_HSI2_ETHERNET_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_HSI2_ETHERNET_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_HSI2_NOC_UFS_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_HSI2_NOC_UFS_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_HSI2_NOC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_HSI2_NOC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_ISP_NOC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_ISP_NOC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_M2M_NOC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_M2M_NOC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_M2M_JPEG_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_MFC_MFC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_MFC_MFC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_MFC_WFD_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_MFC_WFD_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_MFC_FG_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_MFC_FG_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER,
	V620_EVT0_PLL_CON0_CLKMUX_MIF_DDRPHY2X,
	V620_EVT0_PLL_CON1_CLKMUX_MIF_DDRPHY2X,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_MISC_NOC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_MISC_NOC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_NOCL0_NOC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_NOCL1_NOC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_NOCL1_NOC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_NOCL2_NOC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_NOCL2_NOC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_PERIC0_NOC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_PERIC0_IP_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_PERIC0_IP_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_PERIC1_NOC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_PERIC1_IP_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_PERIC1_IP_USER,
	V620_EVT0_PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D,
	V620_EVT0_PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_SDMA_NOC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_SDMA_NOC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_SNW_NOC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_SNW_NOC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_SSP_NOC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_SSP_NOC_USER,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_TAA_NOC_USER,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_TAA_NOC_USER,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_DBGCORE_NOC,
	V620_EVT0_CLK_CON_MUX_MUX_OSCCLK_DBGCORE,
	V620_EVT0_CLK_CON_MUX_MUX_FREE_OSCCLK_DBGCORE,
	V620_EVT0_CLK_CON_MUX_MUX_HCHGEN_CLK_SFI_CPU,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_ACC_NOCP,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_APM_SPMI,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_APM_DBGCORE_NOC,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_CPU,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_AUDIF,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF0,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF1,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF2,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF3,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_NOC,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_NOCP,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_CNT,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_MCLK,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF6,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF5,
	V620_EVT0_CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU,
	V620_EVT0_CLK_CON_DIV_CLK_AUD_AVB_ETH,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF8,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF9,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIFS0,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIFS1,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF7,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF4,
	V620_EVT0_CLK_CON_DIV_CLKCMU_APM_NOC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_PERIC0_NOC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI0_NOC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPUB_NOC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_MFC_MFC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI1_NOC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPUF0_NOC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_PERIC1_NOC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_NOCL2_NOC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH,
	V620_EVT0_CLK_CON_DIV_CLKCMU_NOCL0_NOC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_TAA_NOC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_ACC_NOC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_ISP_NOC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_AUD_CPU,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CPUCL0_DBG,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI1_USBDRD,
	V620_EVT0_CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST,
	V620_EVT0_CLK_CON_DIV_CLKCMU_MFC_WFD,
	V620_EVT0_CLK_CON_DIV_CLKCMU_MIF_NOCP,
	V620_EVT0_CLK_CON_DIV_CLKCMU_PERIC0_IP,
	V620_EVT0_CLK_CON_DIV_CLKCMU_PERIC1_IP,
	V620_EVT0_CLK_CON_DIV_CLKCMU_GNPU_NOC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER,
	V620_EVT0_CLK_CON_DIV_CLKCMU_G3D_SWITCH,
	V620_EVT0_CLK_CON_DIV_CLK_CMU_PLLCLKOUT,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPTX_NOC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPUF1_NOC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPTX_DPGTC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_AUD_NOC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_NOCL1_NOC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI2_NOC_UFS,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI2_ETHERNET,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DNC_NOC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_SNW_NOC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CPUCL2_CLUSTER,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DSP_NOC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_SDMA_NOC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_MFC_FG,
	V620_EVT0_CLK_CON_DIV_CLKCMU_MISC_NOC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_SSP_NOC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_M2M_NOC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_M2M_JPEG,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPUB_DSIM,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI2_NOC,
	V620_EVT0_CLK_CON_DIV_CLK_ADD_CH_CLK,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CMU_NOCP,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK3,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK0,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK1,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK2,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPTX_DPOSC,
	V620_EVT0_CLK_CON_DIV_CLKCMU_G3D_NOCP,
	V620_EVT0_CLK_CON_DIV_CLKCMU_GNPU_XMAA,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_NOCP,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_MPCLK,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_PCLK,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL2_NOCP,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL2_SHORTSTOP,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_PERIPHCLK,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_ACLK,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_ATCLK,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_MPCLK,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_DNC_NOCP,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_DPUB_NOCP,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_DSIM_OSCCLK,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_DPUF_NOCP,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_DPUF1_NOCP,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_DSP_NOCP,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_GNPU_NOCP,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_HSI0_PCIE_APB,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET_PTP,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_ISP_NOCP,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_M2M_NOCP,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_MFC_NOCP,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_MISC_NOCP,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_NOCL0_NOCP,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_NOCL0_SCI_DIV2,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_NOCL1_NOCP,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_NOCL2_NOCP,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI07_USI,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_I3C,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI14_USI,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_I3C,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SDMA_NOCP,
	V620_EVT0_CLK_CON_DIV_CLK_SFI_PLLCLKOUT,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI18,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI20,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI19,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_NOCD,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_NOCP,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_XSPI,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI21,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CAN0,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CAN1,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SNW_NOCP,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SSP_NOCP,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_TAA_NOCP,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_G3D_NOCD,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_SLH_AXI_MI_P_ACC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AXI_SI_D_ACC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_TAA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D_ACC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D_ACC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_S0_PMMU0_ACC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_ISPPRE0_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_D_ISPPRE_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_VGEN_LITE_D_ORBMCH_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS3_I_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS4_I_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS2_I_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS5_I_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D0_ACC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D1_ACC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_SYSMMU_S0_ACC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_CSIS,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS2_I_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS3_I_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS4_I_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS5_I_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_CSIS_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_US_128_256_D0_ACC_IPCLKPORT_MAINCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_SENSORVSYNC,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_BICS_APB_P_ACC_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_SFMPU_P_ACC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D2_ACC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_BICM_AXI_D0_ACC_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_BICM_AXI_D0_ACC_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ORBMCH_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_I_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_SPMI_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APM_DTA_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SFMPU_ALIVE_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SPC_APM_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_SPMI_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SFMPU_INTMEM_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_BIC_APB_ALIVE_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_PMU_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_ASYNCAHB_MI_APM_IPCLKPORT_HCLKM,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5_B,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_MI_IP_AUD_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_SI_IP_AUD_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_AUD_AVB_ETH,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_XIU_D_AUD_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF8,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF9,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF8_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF9_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS0,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS0_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK1,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK0,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK10,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK0,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK1,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK00,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK10,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK00,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS1,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS1_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_BICS_APB_P0_AUD_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_BICS_APB_P1_AUD_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_SFMPU_AUD_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD2_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF7,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF7_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_APM_NOC,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC,
	V620_EVT0_CLK_CON_GAT_CLKCMU_MIF_SWITCH,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_MFC_MFC,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUF0_NOC,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_NOCL2_NOC,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_TAA_NOC,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_ACC_NOC,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_ISP_NOC,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_AUD_CPU,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI1_USBDRD,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_MFC_WFD,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPTX_NOC,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUF1_NOC,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_AUD_NOC,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST,
	V620_EVT0_CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST,
	V620_EVT0_CLK_CON_GAT_CLKCMU_CMU_NOCL0_BOOST,
	V620_EVT0_CLK_CON_GAT_CLKCMU_CMU_NOCL2_BOOST,
	V620_EVT0_CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_NOCL1_NOC,
	V620_EVT0_CLK_CON_GAT_CLKCMU_CMU_NOCL1_BOOST,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_UFS,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_ETHERNET,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DNC_NOC,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_SNW_NOC,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_CLUSTER,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_SDMA_NOC,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_MFC_FG,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_MISC_NOC,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_SSP_NOC,
	V620_EVT0_CLK_CON_GAT_CLKCMU_CMU_CPUCL2_BOOST,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_M2M_NOC,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_M2M_JPEG,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUB_DSIM,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_ADD_CH_CLK_IPCLKPORT_ADD_CH_CLK,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_ADD_CH_CLK,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_CMU_NOCP,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_SLH_AXI_MI_P_CMU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_D_TZPC_CMU_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_SFR_APBIF_CMU_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK0,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK1,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK0,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK1,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK02,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK12,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK03,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK13,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_SR_CLK_CMU_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK0,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK1,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK2,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK3,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPOSC,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_G3D_NOCP,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_GNPU_XMAA,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK00,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK01,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK02,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK03,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK10,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK11,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK12,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK13,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK00,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK01,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK10,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK11,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT0_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT2_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_CHI_SI_D_CLUSTER0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT0_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT1_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT2_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT3_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_ETR_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_ETR_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL0_CORE,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_MPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_IT3_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK0,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK1,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK00,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK10,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_MPCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_QOS_OVERR_D_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SFMPU_P_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICM_AXI_P_CPUCL0_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICS_APB_P_CPUCL0_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_BUF_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_BUF_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICM_AXI_P_CPUCL0_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P1_CPUCL0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL2_CORE,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL2_CLUSTER,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_ADM_APB_G_CLUSTER2_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_MI_P_CPUCL2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CON_IPCLKPORT_I_PERIPHCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_MI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_SI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_SI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_CHI_SI_D_CLUSTER2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_SCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_ATCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PERIPHCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PERIPHCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK0,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK1,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK00,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK10,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_QOS_OVERR_D_CPUCL2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICS_APB_P_CPUCL2_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SFMPU_P_CPUCL2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICM_AXI_P_CPUCL2_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_GATE_CLK_CPUCL2_CLUSTER_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_GATE_CLK_CPUCL2_CLUSTER_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICM_AXI_P_CPUCL2_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_XIU_P_CPUCL2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_DBGCORE_CMU_DBGCORE_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_DNC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_DNC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_DNC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_DNC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_DNC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_AS_APB_VGEN_LITE_DNC_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D0_DNC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D1_DNC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D2_DNC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D3_DNC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D4_DNC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU0_DNC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU1_DNC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU2_DNC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU3_DNC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_PMMU0_DNC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D0_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D1_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D2_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D3_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_DNC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_DNC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_XIU_D_DNC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AST_SI_LG_DNC_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SFMPU_P0_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SFMPU_P1_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_BIC_APB_S0_DNC_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_BIC_APB_S1_DNC_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SLH_AXI_MI_P_DPTX_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_GTC_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_DPGTC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_USBC31_DP_CTRL_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_TCA_APB_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_OSC_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_SFMPU_DPTX_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_BIC_DPTX_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_AD_APB_DECON_MAIN_DPUB0_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB0,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB0,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB0,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB1,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB1,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB1,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_SFMPU_DPUB_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_BICS_APB_P0_DPUB_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB0,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB1,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB0,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB1,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DSIM_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DSIM_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_DSIM_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_DSIM_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_CMU_DPUF_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSREG_DPUF_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SLH_AXI_MI_P_DPUF_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D0_DPUF_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D1_DPUF_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_D_TZPC_DPUF_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF0,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF1,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF0,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_SRAMC,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF1,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D0_DPUF_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D1_DPUF_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_SFMPU_DPUF_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_BIC_DPUF_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN0_0DPUF_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN0_1DPUF_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN1_0DPUF_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN1_1DPUF_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_SRAM_SDMA_DSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AST_SI_LD_SRAM_DSP_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_SFMPU_P_DSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_BIC_APB_S_DSP_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D0,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D1,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D2,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D3,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_GNPU_CMU_GNPU_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_D_TZPC_GNPU_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP0_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SYSREG_GNPU_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP1_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP2_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP3_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP4_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP5_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_CSTFIFO_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR0_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR1_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR2_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ0_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ1_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ2_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ3_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ5_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ4_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_SFMPU_P_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_BIC_APB_S_GNPU_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D0_HSI0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPIO_HSI0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DBI_ACLK_UG,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_MSTR_ACLK_UG,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_SLV_ACLK_UG,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DBI_ACLK_UG,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_MSTR_ACLK_UG,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_SLV_ACLK_UG,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_2L_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_2L_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_4L_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_4L_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D1_HSI0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DBI_ACLK_UG,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_MSTR_ACLK_UG,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_SLV_ACLK_UG,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DBI_ACLK_UG,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_MSTR_ACLK_UG,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_SLV_ACLK_UG,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_2L_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_4L_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_2L_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_4L_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU1_HSI0_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_APB_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_CXS_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_APB_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_ASYNC_APB_PCIE_GEN5_4L_SUB_CTRL_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DOORBELL_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DOORBELL_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DOORBELL_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DOORBELL_IPCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D0_HSI1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USB31PHY_USB31_CTRL_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_I_APB_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_ALIVE_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_ALIVE_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_ALIVE_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_USBDRD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_SUSPEND_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_U3REWA_ALV_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_REF_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_SYS_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_SYS_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D0_HSI2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D2_HSI2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD0_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D3_HSI2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_ACEL_SI_D1_HSI2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_HSI2_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_PMMU0_HSI2_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ASYNCAPB_SYSMMU_S0_HSI2_NS_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S0,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S1,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S0,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S1,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK0,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK1,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK00,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK10,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_CLK_PTP,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_CLK_PTP,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D4_HSI2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D5_HSI2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D0_HSI2_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D0_HSI2_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D1_HSI2_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D1_HSI2_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICS_APB_P0_HSI2_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICS_APB_P1_HSI2_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SFMPU_HSI2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SPC_HSI2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ISP_UID_VGEN_D_ISP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_D_TZPC_ISP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSREG_ISP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_PMMU0_ISP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_D_ISP_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_D_ISP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AXI_SI_D_ISP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AXI_MI_P_ISP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_AS_APB_ISP0_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_MI_L0_TAA_ISP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_SI_L0_ISP_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_ISP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_CMU_ISP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_BICS_APB_P_ISP_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SFMPU_P_ISP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_XIU_D1_ISP_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AST_MI_L1_TAA_ISP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AST_SI_L1_ISP_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_BICM_AXI_D0_ISP_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_BICM_AXI_D0_ISP_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_XIU_D0_ISP_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_CMU_M2M_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M0_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_JPEG_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_JPEG_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_M2M_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_M2M_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_VGEN_LITE_D_M2M_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_MI_IP_JPEG_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_SI_IP_JPEG_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_ACEL_SI_D0_M2M_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M_JPEG_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_2X1,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_VOTF,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D1_MFC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_VGEN_LITE_D_MFC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D0_MFC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_FG_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D3_MFC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D3_MFC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D4_MFC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D4_MFC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_VGEN_LITE_D_FG_MFC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D2_MFC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D3_MFC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S1_PMMU0_MFC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S1_MFC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_D2_MFC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_AS_APB_FG_MFC_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_FG_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_FG_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_FG_SW_RESET_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_0_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_1_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_P_MIF_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_0_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_1_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_SPC_MIF_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_SPMPU_P_MIF_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_REF_CLK0,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_REF_CLK1,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_MON_CLK00,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_MON_CLK10,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_BIC_APB_S_MIF_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA3_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA4_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA3_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA3_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA4_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA4_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA0_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA1_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA2_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA3_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA4_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_SPDMA0_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_SPDMA1_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_AD_APB_SYSMMU_S0_MISC_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT0_MISC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_GIC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_GIC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_GIC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VOLMON_INT_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_ID_MISC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_MI_ID_MISC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_ADC_MISC_IPCLKPORT_PCLK_S1,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_PMMU0_MISC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_MISC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D2_MISC_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SFMPU_P_MISC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_BICM_AXI_D_MISC_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_BICM_AXI_D_MISC_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_BICS_APB_P_MISC_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK_FDC,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT1_MISC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_AXI_US_64TO128_D_GIC_IPCLKPORT_MAINCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP0_NOCL0_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP1_NOCL0_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_SCI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_SCI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_SCI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_SCI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_POS_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CMU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_LG_DNC_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_BIC_APB_P_NOCL0_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SFMPU_P_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_I_TEST_CLK_DIV2,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_NOCL1_CMU_NOCL1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SYSREG_NOCL1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_D_TZPC_NOCL1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AST_SI_G_NOCL1_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_NOCL1,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D_G3D_PTW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D0_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D1_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D2_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D3_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_ALIVE_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_ALIVE_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G_CSSYS_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G_CSSYS_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_G3DMMU_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_G3DMMU_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D0_NOCL1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D0_NOCL1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D1_NOCL1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D1_NOCL1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D2_NOCL1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D2_NOCL1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D3_NOCL1_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D3_NOCL1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SFMPU_P_NOCL1_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_BIC_APB_P_NOCL1_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_P_HSI0_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_P_HSI0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SYSREG_NOCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_D_TZPC_NOCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF1_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF1_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ACC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ISP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_TAA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AST_SI_G_NOCL2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK_NOCL2,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ACC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPTX_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ISP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_TAA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_NOCL2_CMU_NOCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D1_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D2_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D0_M2M_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_MI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SFMPU_P_NOCL2_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_BIC_APB_P_NOCL2_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D2_MFC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_SFMPU_P_PERIC0_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI07_USI_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I3C_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI14_USI_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_SCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_SCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_SCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_SCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I3C_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_SFMPU_P_PERIC1_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_SDMA_CMU_SDMA_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD_SRAM_SDMA_DSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_IP_SDMA_WRAP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ0_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ1_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ2_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ3_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ4_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ5_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR0_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR1_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR2_GNPU_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_DSP_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_SFMPU_P_SDMA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_BIC_APB_S_SDMA_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI18_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI19_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI20_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_AP4_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT0_SFI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_XSPI_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_I_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SLH_AXI_MI_P_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_AXI_SI_D_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_XSPI_IPCLKPORT_FLASH_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT0_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT1_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT2_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT3_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_IPCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI21_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP1_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP1_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP0_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP1_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP0_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP0_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP1_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP0_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP0_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP1_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP7_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP2_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP3_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP6_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_DNC_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP5_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P0_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P1_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P2_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P3_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_VGEN_LITE_D_SFI_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_SFI_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_PMMU0_SFI_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D0_SFI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P4_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MCT1_SFI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_CLUSTER_SFI_DEBUG_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_DMA_SFI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_ABOX_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_SFI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_DAPAPBAP_MUX_SFI_IPCLKPORT_DAPCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ADM_DAP_G_SFI_IPCLKPORT_DAPCLKM,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_TMU_SFI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP2_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP2_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RTCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_PCLKDBG_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_FMU_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P5_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D3_SFI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D0_SFI_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D0_SFI_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D1_SFI_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D1_SFI_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D0_SFI_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D0_SFI_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D1_SFI_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D1_SFI_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D2_SFI_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D3_SFI_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D4_SFI_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_APB_P_SFI_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D2_SFI_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D3_SFI_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFI_CMU_SFI_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D1_SFI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D2_SFI_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP3_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP3_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SBISTTBOX_SFI_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XHB_P_SFI_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D4_SFI_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SLH_AXI_SI_IP4_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SLH_AXI_MI_IP4_SFI_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SNW_CMU_SNW_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_D_TZPC_SNW_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSREG_SNW_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D0_SNW_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D2_SNW_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D0_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D1_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SLH_AXI_MI_P_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L0_ISP_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L_ACC_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_AS_APB_SNW_SNF0_0_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D2_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU0_SNW_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU1_SNW_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_SNW_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU2_SNW_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SNF0_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_WRP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D1_SNW_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D3_SNW_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICS_APB_P_SNW_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SFMPU_P_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SLH_AST_MI_L1_ISP_SNW_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D3_SNW_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D4_SNW_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D5_SNW_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D0_SNW_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D0_SNW_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D2_SNW_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D2_SNW_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D3_SNW_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D3_SNW_IPCLKPORT_I_AXICLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D0_SNW_IPCLKPORT_MAINCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D1_SNW_IPCLKPORT_MAINCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D3_SNW_IPCLKPORT_MAINCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_PMMU0_SSP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_BAAW_D_SSP_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D0_SSP_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_D_SSP_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_D_SSP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D0_SSP_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D0_SSP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D1_SSP_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D1_SSP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_ASYNCAPB_SYSMMU_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_SSP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D1_SSP_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_AXI_MI_ID_STRONG_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D2_SSP_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D2_SSP_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_VGEN_LITE_D_SSP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_BICS_APB_P_SSP_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SFMPU_P_SSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_ADK_DESERIAL_SSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_PUF_DESERIAL_SSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_REK_DESERIAL_SSP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_STRONG_UID_STRONG_CMU_STRONG_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSC_DIV2_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AXI_SI_D_TAA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_SLH_AXI_MI_P_TAA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_MI_L_ACC_TAA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_SI_L0_TAA_ISP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_AS_APB_TAA0_IPCLKPORT_PCLKM,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_D_TAA_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_D_TAA_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_S0_PMMU0_TAA_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_PCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_VGEN_D_TAA_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCD_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCP_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_SYSMMU_S0_TAA_IPCLKPORT_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_BICS_APB_P_TAA_IPCLKPORT_I_APBCLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_SFMPU_P_TAA_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_SLH_AST_SI_L1_TAA_ISP_IPCLKPORT_I_CLK,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_XIU_D0_TAA_IPCLKPORT_ACLK,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_ACC_CSIS,
	V620_EVT0_CLK_CON_DIV_CLK_MIF_BUSD_0,
	V620_EVT0_CLK_CON_DIV_CLK_MIF_BUSD_1,
	V620_EVT0_CLK_CON_DIV_CLKCMU_OTP,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_MISC_OSC_DIV2,
	V620_EVT0_CLK_CON_DIV_CLK_MIF_NOCD_S2D,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_STRONG_OSC_DIV2,
	V620_EVT0_QCH_CON_ACC_CMU_ACC_QCH,
	V620_EVT0_QCH_CON_BICM_AXI_D0_ACC_QCH,
	V620_EVT0_QCH_CON_BICM_AXI_D0_ACC_QCH_AXI,
	V620_EVT0_QCH_CON_BICS_APB_P_ACC_QCH,
	V620_EVT0_QCH_CON_CSIS_LINK_MUX2X4_QCH_CSIS2,
	V620_EVT0_QCH_CON_CSIS_LINK_MUX2X4_QCH_CSIS3,
	V620_EVT0_QCH_CON_CSIS_LINK_MUX2X4_QCH_CSIS4,
	V620_EVT0_QCH_CON_CSIS_LINK_MUX2X4_QCH_CSIS5,
	V620_EVT0_QCH_CON_D_TZPC_ACC_QCH,
	V620_EVT0_QCH_CON_ISPPRE_QCH,
	V620_EVT0_QCH_CON_ISPPRE_QCH_CSYNC,
	V620_EVT0_QCH_CON_LH_AST_SI_L_ACC_SNW_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_L_ACC_TAA_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_D_ACC_QCH,
	V620_EVT0_QCH_CON_ORBMCH_QCH,
	V620_EVT0_QCH_CON_PPMU_D_ACC_QCH,
	V620_EVT0_QCH_CON_QE_D_ISPPRE_QCH,
	V620_EVT0_QCH_CON_QE_D_ORBMCH_QCH,
	V620_EVT0_QCH_CON_SFMPU_P_ACC_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_ACC_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_ACC_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_ACC_QCH,
	V620_EVT0_QCH_CON_SYSREG_ACC_QCH,
	V620_EVT0_QCH_CON_VGEN_D_ISPPRE_QCH,
	V620_EVT0_QCH_CON_VGEN_LITE_D_ORBMCH_QCH,
	V620_EVT0_QCH_CON_APBIF_GPIO_ALIVE_QCH,
	V620_EVT0_QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH,
	V620_EVT0_QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH,
	V620_EVT0_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH,
	V620_EVT0_QCH_CON_APBIF_PMU_ALIVE_QCH,
	V620_EVT0_QCH_CON_APBIF_RTC_QCH,
	V620_EVT0_QCH_CON_APBIF_TOP_RTC_QCH,
	V620_EVT0_QCH_CON_APM_CMU_APM_QCH,
	V620_EVT0_QCH_CON_APM_DTA_QCH,
	V620_EVT0_QCH_CON_ASYNCAHB_MI_APM_QCH,
	V620_EVT0_QCH_CON_BIC_APB_ALIVE_QCH,
	V620_EVT0_QCH_CON_D_TZPC_APM_QCH,
	V620_EVT0_QCH_CON_GREBE_APM_QCH_GREBE,
	V620_EVT0_QCH_CON_GREBE_APM_QCH_DBG,
	V620_EVT0_QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH,
	V620_EVT0_QCH_CON_INTMEM_ALIVE_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_D_ALIVE_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP_ALIVE_QCH,
	V620_EVT0_QCH_CON_MAILBOX_APM_AP_QCH,
	V620_EVT0_QCH_CON_MAILBOX_APM_SFI0_QCH,
	V620_EVT0_QCH_CON_MAILBOX_APM_SFI1_QCH,
	V620_EVT0_QCH_CON_MAILBOX_AP_DBGCORE_QCH,
	V620_EVT0_QCH_CON_PMU_QCH_PMU,
	V620_EVT0_QCH_CON_PMU_INTR_GEN_QCH,
	V620_EVT0_QCH_CON_ROM_CRC32_HCU_QCH,
	V620_EVT0_QCH_CON_ROM_CRC32_HOST_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_APM_NOC_QCH_GREBE,
	V620_EVT0_QCH_CON_SFMPU_ALIVE_QCH,
	V620_EVT0_QCH_CON_SFMPU_INTMEM_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_ALIVE_QCH,
	V620_EVT0_QCH_CON_SPC_APM_QCH,
	V620_EVT0_QCH_CON_SPMI_MASTER_PMIC_QCH_P,
	V620_EVT0_QCH_CON_SPMI_MASTER_PMIC_QCH_S,
	V620_EVT0_QCH_CON_SYSMMU_S0_ALIVE_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_ALIVE_QCH,
	V620_EVT0_QCH_CON_SYSREG_APM_QCH,
	V620_EVT0_QCH_CON_VGEN_LITE_APM_QCH,
	V620_EVT0_QCH_CON_WDT_APM_QCH,
	V620_EVT0_QCH_CON_ABOX_QCH_ACLK,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK0,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK1,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK2,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK3,
	V620_EVT0_DMYQCH_CON_ABOX_DMY_QCH_CPU,
	V620_EVT0_DMYQCH_CON_ABOX_DMY_QCH_IRQ,
	V620_EVT0_QCH_CON_ABOX_QCH_CNT,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK5,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK6,
	V620_EVT0_QCH_CON_ABOX_QCH_SWP0,
	V620_EVT0_QCH_CON_ABOX_QCH_SWP1,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK8,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK9,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLKS0,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLKS1,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK4,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK7,
	V620_EVT0_QCH_CON_AUD_CMU_AUD_QCH,
	V620_EVT0_DMYQCH_CON_AUD_ETHERNET_QCH,
	V620_EVT0_QCH_CON_BICS_APB_P0_AUD_QCH,
	V620_EVT0_QCH_CON_BICS_APB_P1_AUD_QCH,
	V620_EVT0_QCH_CON_CLKMON_PLL_AUD_QCH_APB,
	V620_EVT0_QCH_CON_CLKMON_PLL_AUD_QCH_REF0,
	V620_EVT0_QCH_CON_CLKMON_PLL_AUD_QCH_REF1,
	V620_EVT0_QCH_CON_CLKMON_PLL_AUD_QCH_MON0,
	V620_EVT0_QCH_CON_CLKMON_PLL_AUD_QCH_MON1,
	V620_EVT0_QCH_CON_CLKMON_PLL_AVB_QCH_APB,
	V620_EVT0_QCH_CON_CLKMON_PLL_AVB_QCH_REF0,
	V620_EVT0_QCH_CON_CLKMON_PLL_AVB_QCH_REF1,
	V620_EVT0_QCH_CON_CLKMON_PLL_AVB_QCH_MON0,
	V620_EVT0_QCH_CON_CLKMON_PLL_AVB_QCH_MON1,
	V620_EVT0_DMYQCH_CON_DFTMUX_AUD_QCH,
	V620_EVT0_QCH_CON_D_TZPC_AUD_QCH,
	V620_EVT0_QCH_CON_GPIO_AUD_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP_AUD_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_D_AUD_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP_AUD_QCH,
	V620_EVT0_QCH_CON_PPMU_D_AUD_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH,
	V620_EVT0_QCH_CON_SFMPU_AUD_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_AUD_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_AUD_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_AUD_QCH,
	V620_EVT0_QCH_CON_SYSREG_AUD_QCH,
	V620_EVT0_QCH_CON_VGEN_AUD0_QCH,
	V620_EVT0_QCH_CON_VGEN_AUD1_QCH,
	V620_EVT0_QCH_CON_VGEN_AUD2_QCH,
	V620_EVT0_QCH_CON_VGEN_LITE_AUD_QCH,
	V620_EVT0_QCH_CON_WDT_AUD0_QCH,
	V620_EVT0_QCH_CON_WDT_AUD1_QCH,
	V620_EVT0_DMYQCH_CON_ADD_CH_CLK_QCH,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_APB,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_REF0,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_REF1,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON00,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON10,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON01,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON11,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON02,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON12,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON03,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON13,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_APB,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_REF0,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_REF1,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON00,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON10,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON01,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON11,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON02,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON12,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON03,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON13,
	V620_EVT0_DMYQCH_CON_CMU_TOP_CMUREF_QCH,
	V620_EVT0_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK0,
	V620_EVT0_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK1,
	V620_EVT0_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK2,
	V620_EVT0_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK3,
	V620_EVT0_QCH_CON_D_TZPC_CMU_QCH,
	V620_EVT0_DMYQCH_CON_PLLCLKOUT_CMU_QCH,
	V620_EVT0_QCH_CON_SFR_APBIF_CMU_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_CMU_QCH,
	V620_EVT0_DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH,
	V620_EVT0_QCH_CON_BICM_AXI_P_CPUCL0_QCH_BIC_APB,
	V620_EVT0_QCH_CON_BICM_AXI_P_CPUCL0_QCH_BIC_AXI,
	V620_EVT0_QCH_CON_BICS_APB_P_CPUCL0_QCH,
	V620_EVT0_QCH_CON_BPS_CPUCL0_QCH,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL0_QCH_APB,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL0_QCH_REF_CLK0,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL0_QCH_REF_CLK1,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL0_QCH_MON_CLK00,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL0_QCH_MON_CLK10,
	V620_EVT0_QCH_CON_CLUSTER0_QCH_SCLK,
	V620_EVT0_QCH_CON_CLUSTER0_QCH_ATCLK,
	V620_EVT0_QCH_CON_CLUSTER0_QCH_PDBGCLK,
	V620_EVT0_QCH_CON_CLUSTER0_QCH_GICCLK,
	V620_EVT0_QCH_CON_CLUSTER0_QCH_DBG_PD,
	V620_EVT0_QCH_CON_CLUSTER0_QCH_PCLK,
	V620_EVT0_DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK,
	V620_EVT0_DMYQCH_CON_CLUSTER0_QCH_CORE,
	V620_EVT0_DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH,
	V620_EVT0_QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH,
	V620_EVT0_QCH_CON_CPUCL0_CMU_CPUCL0_QCH,
	V620_EVT0_QCH_CON_CSSYS_QCH,
	V620_EVT0_QCH_CON_D_TZPC_CPUCL0_QCH,
	V620_EVT0_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH,
	V620_EVT0_QCH_CON_LH_ATB_MI_IT0_CPUCL0_QCH,
	V620_EVT0_QCH_CON_LH_ATB_MI_IT1_CPUCL0_QCH,
	V620_EVT0_QCH_CON_LH_ATB_MI_IT2_CPUCL0_QCH,
	V620_EVT0_QCH_CON_LH_ATB_MI_IT3_CPUCL0_QCH,
	V620_EVT0_QCH_CON_LH_ATB_MI_LT0_CPUCL2_CPUCL0_QCH,
	V620_EVT0_QCH_CON_LH_ATB_MI_LT0_SFI_QCH,
	V620_EVT0_QCH_CON_LH_ATB_MI_LT1_CPUCL2_CPUCL0_QCH,
	V620_EVT0_QCH_CON_LH_ATB_MI_LT1_SFI_QCH,
	V620_EVT0_QCH_CON_LH_ATB_MI_LT2_SFI_QCH,
	V620_EVT0_QCH_CON_LH_ATB_MI_LT3_SFI_QCH,
	V620_EVT0_QCH_CON_LH_ATB_MI_T_BDU_QCH,
	V620_EVT0_QCH_CON_LH_ATB_SI_IT0_CPUCL0_QCH,
	V620_EVT0_QCH_CON_LH_ATB_SI_IT1_CPUCL0_QCH,
	V620_EVT0_QCH_CON_LH_ATB_SI_IT2_CPUCL0_QCH,
	V620_EVT0_QCH_CON_LH_ATB_SI_IT3_CPUCL0_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_IG_CSSYS_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_IG_ETR_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_IG_STM_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_G_CSSYS_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_IG_CSSYS_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_IG_ETR_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_IG_STM_QCH,
	V620_EVT0_QCH_CON_LH_CHI_SI_D_CLUSTER0_QCH,
	V620_EVT0_QCH_CON_PPMU_CPUCL0_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_QCH,
	V620_EVT0_QCH_CON_SECJTAG_QCH,
	V620_EVT0_QCH_CON_SFMPU_P_CPUCL0_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_CLUSTER0_NOCL0_QCH,
	V620_EVT0_QCH_CON_SYSREG_CPUCL0_QCH,
	V620_EVT0_DMYQCH_CON_ADM_APB_G_CLUSTER2_QCH,
	V620_EVT0_QCH_CON_BICM_AXI_P_CPUCL2_QCH_BIC_APB,
	V620_EVT0_QCH_CON_BICM_AXI_P_CPUCL2_QCH_BIC_AXI,
	V620_EVT0_QCH_CON_BICS_APB_P_CPUCL2_QCH,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL2_QCH_APB,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL2_QCH_REF_CLK0,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL2_QCH_REF_CLK1,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL2_QCH_MON_CLK0,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL2_QCH_MON_CLK1,
	V620_EVT0_QCH_CON_CLUSTER2_QCH_SCLK,
	V620_EVT0_QCH_CON_CLUSTER2_QCH_ATCLK,
	V620_EVT0_QCH_CON_CLUSTER2_QCH_DBG_PD,
	V620_EVT0_DMYQCH_CON_CLUSTER2_QCH_PERIPHCLK,
	V620_EVT0_QCH_CON_CLUSTER2_QCH_PCLK,
	V620_EVT0_DMYQCH_CON_CLUSTER2_QCH_CORE,
	V620_EVT0_QCH_CON_CLUSTER2_QCH_PDBGCLK,
	V620_EVT0_QCH_CON_CLUSTER2_QCH_GIC,
	V620_EVT0_DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH,
	V620_EVT0_QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH,
	V620_EVT0_QCH_CON_CPUCL2_CMU_CPUCL2_QCH,
	V620_EVT0_QCH_CON_D_TZPC_CPUCL2_QCH,
	V620_EVT0_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER2_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_L_ICC_CLUSTER2_GIC_QCH,
	V620_EVT0_QCH_CON_LH_ATB_SI_LT0_CPUCL2_CPUCL0_QCH,
	V620_EVT0_QCH_CON_LH_ATB_SI_LT1_CPUCL2_CPUCL0_QCH,
	V620_EVT0_QCH_CON_LH_CHI_SI_D_CLUSTER2_QCH,
	V620_EVT0_QCH_CON_PPMU_CPUCL2_QCH,
	V620_EVT0_QCH_CON_SFMPU_P_CPUCL2_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_CPUCL2_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_CLUSTER2_NOCL0_QCH,
	V620_EVT0_QCH_CON_SYSREG_CPUCL2_QCH,
	V620_EVT0_QCH_CON_APBIF_CSSYS_ALIVE_QCH,
	V620_EVT0_QCH_CON_APBIF_S2D_DBGCORE_QCH,
	V620_EVT0_QCH_CON_DBGCORE_CMU_DBGCORE_QCH,
	V620_EVT0_QCH_CON_D_TZPC_DBGCORE_QCH,
	V620_EVT0_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE,
	V620_EVT0_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP_ALIVE_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_DBGCORE_GREBE_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH,
	V620_EVT0_QCH_CON_SYSREG_DBGCORE_QCH,
	V620_EVT0_QCH_CON_SYSREG_DBGCORE_CORE_QCH,
	V620_EVT0_QCH_CON_WDT_DBGCORE_QCH,
	V620_EVT0_DMYQCH_CON_ADM_DAP_DNC_QCH,
	V620_EVT0_QCH_CON_BAAW_P_DNC_QCH,
	V620_EVT0_QCH_CON_BIC_APB_S0_DNC_QCH,
	V620_EVT0_QCH_CON_BIC_APB_S1_DNC_QCH,
	V620_EVT0_QCH_CON_DNC_CMU_DNC_QCH,
	V620_EVT0_QCH_CON_D_TZPC_DNC_QCH,
	V620_EVT0_QCH_CON_IP_DNC_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_LG_DNC_NOCL0_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_ID_IPDNC_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD0_MMU_SDMA_DNC_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD1_MMU_SDMA_DNC_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD2_MMU_SDMA_DNC_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD3_MMU_SDMA_DNC_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU_DNC_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU_DNC_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_ID_IPDNC_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_SRAM_DNC_SDMA_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D0_DNC_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D1_DNC_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D2_DNC_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D3_DNC_QCH,
	V620_EVT0_QCH_CON_PPMU_D0_DNC_QCH,
	V620_EVT0_QCH_CON_PPMU_D1_DNC_QCH,
	V620_EVT0_QCH_CON_PPMU_D2_DNC_QCH,
	V620_EVT0_QCH_CON_PPMU_D3_DNC_QCH,
	V620_EVT0_QCH_CON_PPMU_D4_DNC_QCH,
	V620_EVT0_QCH_CON_SFMPU_P0_DNC_QCH,
	V620_EVT0_QCH_CON_SFMPU_P1_DNC_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_DNC_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_LP_DNC_DSP_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_LP_DNC_SDMA_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_DNC_QCH_S0,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_DNC_QCH_S0,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU1_DNC_QCH_S0,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU2_DNC_QCH_S0,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU3_DNC_QCH_S0,
	V620_EVT0_QCH_CON_SYSMMU_S1_DNC_QCH_S0,
	V620_EVT0_QCH_CON_SYSMMU_S1_PMMU0_DNC_QCH_S0,
	V620_EVT0_QCH_CON_SYSREG_DNC_QCH,
	V620_EVT0_QCH_CON_TREX_D_DNC_QCH,
	V620_EVT0_QCH_CON_VGEN_LITE_DNC_QCH,
	V620_EVT0_QCH_CON_BIC_DPTX_QCH,
	V620_EVT0_QCH_CON_DPTX_CMU_DPTX_QCH,
	V620_EVT0_QCH_CON_DP_LINK0_QCH_OSC,
	V620_EVT0_QCH_CON_DP_LINK0_QCH_GTC,
	V620_EVT0_QCH_CON_DP_LINK0_QCH_PCLK,
	V620_EVT0_QCH_CON_D_TZPC_DPTX_QCH,
	V620_EVT0_QCH_CON_SFMPU_DPTX_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_DPTX_QCH,
	V620_EVT0_QCH_CON_SYSREG_DPTX_QCH,
	V620_EVT0_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_QCH_CTRL_APB,
	V620_EVT0_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_QCH_TCA,
	V620_EVT0_QCH_CON_BICS_APB_P0_DPUB_QCH,
	V620_EVT0_QCH_CON_DPUB_QCH_DECON_DPUB0,
	V620_EVT0_QCH_CON_DPUB_QCH_OSC_DSIM0_DPUB0,
	V620_EVT0_QCH_CON_DPUB_QCH_OSC_DSIM1_DPUB0,
	V620_EVT0_QCH_CON_DPUB_QCH_OSC_DSIM0_DPUB1,
	V620_EVT0_QCH_CON_DPUB_QCH_OSC_DSIM1_DPUB1,
	V620_EVT0_QCH_CON_DPUB_QCH_ALV_DSIM0_DPUB0,
	V620_EVT0_QCH_CON_DPUB_QCH_ALV_DSIM1_DPUB0,
	V620_EVT0_QCH_CON_DPUB_QCH_ALV_DSIM0_DPUB1,
	V620_EVT0_QCH_CON_DPUB_QCH_ALV_DSIM1_DPUB1,
	V620_EVT0_QCH_CON_DPUB_QCH_DECON_DPUB1,
	V620_EVT0_QCH_CON_DPUB_CMU_DPUB_QCH,
	V620_EVT0_QCH_CON_D_TZPC_DPUB_QCH,
	V620_EVT0_QCH_CON_SFMPU_DPUB_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_DPUB_QCH,
	V620_EVT0_QCH_CON_SYSREG_DPUB_QCH,
	V620_EVT0_QCH_CON_BIC_DPUF_QCH,
	V620_EVT0_QCH_CON_DPUF_QCH_DPUF0,
	V620_EVT0_QCH_CON_DPUF_QCH_DPUF1,
	V620_EVT0_QCH_CON_DPUF_QCH_VOTF0,
	V620_EVT0_QCH_CON_DPUF_QCH_VOTF1,
	V620_EVT0_QCH_CON_DPUF_QCH_SRAMC,
	V620_EVT0_QCH_CON_DPUF_CMU_DPUF_QCH,
	V620_EVT0_QCH_CON_D_TZPC_DPUF_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_D0_DPUF_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_D1_DPUF_QCH,
	V620_EVT0_QCH_CON_PPMU_D0_DPUF0_QCH,
	V620_EVT0_QCH_CON_PPMU_D0_DPUF1_QCH,
	V620_EVT0_QCH_CON_PPMU_D1_DPUF0_QCH,
	V620_EVT0_QCH_CON_PPMU_D1_DPUF1_QCH,
	V620_EVT0_QCH_CON_SFMPU_DPUF_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_DPUF_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_DPUF_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_DPUF_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU1_DPUF_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU2_DPUF_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU3_DPUF_QCH,
	V620_EVT0_QCH_CON_SYSREG_DPUF_QCH,
	V620_EVT0_QCH_CON_VGEN0_0DPUF_QCH,
	V620_EVT0_QCH_CON_VGEN0_1DPUF_QCH,
	V620_EVT0_QCH_CON_VGEN1_0DPUF_QCH,
	V620_EVT0_QCH_CON_VGEN1_1DPUF_QCH,
	V620_EVT0_QCH_CON_DPUF1_CMU_DPUF1_QCH,
	V620_EVT0_QCH_CON_BIC_APB_S_DSP_QCH,
	V620_EVT0_QCH_CON_DSP_CMU_DSP_QCH,
	V620_EVT0_QCH_CON_D_TZPC_DSP_QCH,
	V620_EVT0_QCH_CON_IP_DSP_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_DSP_SDMA_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_SRAM_SDMA_DSP_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH,
	V620_EVT0_QCH_CON_SFMPU_P_DSP_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_LP_DNC_DSP_QCH,
	V620_EVT0_QCH_CON_SYSREG_DSP_QCH,
	V620_EVT0_DMYQCH_CON_ADM_DAP_G_G3D_QCH,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_D0,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_D1,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_D2,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_D3,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_PTW,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_SYSMMU_D0,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_SYSMMU_D1,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_SYSMMU_D2,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_SYSMMU_D3,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_SYSMMU,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_PPMU_0,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_PPMU_1,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_PPMU_2,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_PPMU_3,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_VGEN_0,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_VGEN_1,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_VGEN_2,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_VGEN_3,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_IP,
	V620_EVT0_DMYQCH_CON_BG3D_PWRCTL_QCH,
	V620_EVT0_QCH_CON_D_TZPC_G3D_QCH,
	V620_EVT0_QCH_CON_G3D_CMU_G3D_QCH,
	V620_EVT0_DMYQCH_CON_GPU_QCH,
	V620_EVT0_DMYQCH_CON_GPU_QCH_PCLK,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP_G3D_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_G3D_QCH,
	V620_EVT0_QCH_CON_SYSREG_G3D_QCH,
	V620_EVT0_QCH_CON_BIC_APB_S_GNPU_QCH,
	V620_EVT0_QCH_CON_D_TZPC_GNPU_QCH,
	V620_EVT0_QCH_CON_GNPU_CMU_GNPU_QCH,
	V620_EVT0_QCH_CON_IP_NPUCORE_QCH_CORE,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_CSTFIFO_SDMA_GNPU_QCH,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP0_SDMA_GNPU_QCH,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP1_SDMA_GNPU_QCH,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP2_SDMA_GNPU_QCH,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP3_SDMA_GNPU_QCH,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP4_SDMA_GNPU_QCH,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP5_SDMA_GNPU_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ0_GNPU_SDMA_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ1_GNPU_SDMA_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ2_GNPU_SDMA_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ3_GNPU_SDMA_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ4_GNPU_SDMA_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ5_GNPU_SDMA_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_WR0_GNPU_SDMA_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_WR1_GNPU_SDMA_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_WR2_GNPU_SDMA_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH,
	V620_EVT0_QCH_CON_SFMPU_P_GNPU_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH,
	V620_EVT0_QCH_CON_SYSREG_GNPU_QCH,
	V620_EVT0_QCH_CON_D_TZPC_HSI0_0_QCH,
	V620_EVT0_QCH_CON_D_TZPC_HSI0_1_QCH,
	V620_EVT0_QCH_CON_GPIO_HSI0_QCH,
	V620_EVT0_QCH_CON_HSI0_CMU_HSI0_QCH,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D0_HSI0_QCH,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D1_HSI0_QCH,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_DBI,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_SLV,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCLK,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_DBI,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_SLV,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_DOORBELL,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_DOORBELL,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCLK,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_DBI,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_SLV,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_DBI,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_SLV,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_DOORBELL,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_DOORBELL,
	V620_EVT0_DMYQCH_CON_PCIE_GEN5_4L_QCH_PCIE0_MSTR,
	V620_EVT0_QCH_CON_PCIE_IA_GEN5A_2L_QCH,
	V620_EVT0_QCH_CON_PCIE_IA_GEN5A_4L_QCH,
	V620_EVT0_QCH_CON_PCIE_IA_GEN5B_2L_QCH,
	V620_EVT0_QCH_CON_PCIE_IA_GEN5B_4L_QCH,
	V620_EVT0_QCH_CON_PPMU_D0_HSI0_QCH,
	V620_EVT0_QCH_CON_PPMU_D1_HSI0_QCH,
	V620_EVT0_QCH_CON_QE_PCIE_GEN5A_2L_QCH,
	V620_EVT0_QCH_CON_QE_PCIE_GEN5A_4L_QCH,
	V620_EVT0_QCH_CON_QE_PCIE_GEN5B_2L_QCH,
	V620_EVT0_QCH_CON_QE_PCIE_GEN5B_4L_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_HSI0_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_HSI0_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_HSI0_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU1_HSI0_QCH,
	V620_EVT0_QCH_CON_SYSREG_HSI0_QCH,
	V620_EVT0_QCH_CON_VGEN_PCIE_GEN5A_2L_QCH,
	V620_EVT0_QCH_CON_VGEN_PCIE_GEN5A_4L_QCH,
	V620_EVT0_QCH_CON_VGEN_PCIE_GEN5B_2L_QCH,
	V620_EVT0_QCH_CON_VGEN_PCIE_GEN5B_4L_QCH,
	V620_EVT0_QCH_CON_D_TZPC_HSI1_QCH,
	V620_EVT0_QCH_CON_GPIO_HSI1_QCH,
	V620_EVT0_QCH_CON_HSI1_CMU_HSI1_QCH,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D_HSI1_QCH,
	V620_EVT0_QCH_CON_MMC_CARD_QCH,
	V620_EVT0_QCH_CON_PPMU_HSI1_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_HSI1_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_HSI1_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH,
	V620_EVT0_QCH_CON_SYSREG_HSI1_QCH,
	V620_EVT0_QCH_CON_USB20DRD_0_QCH_LINK,
	V620_EVT0_QCH_CON_USB20DRD_0_QCH_PHY,
	V620_EVT0_DMYQCH_CON_USB20DRD_0_QCH,
	V620_EVT0_QCH_CON_USB20DRD_1_QCH_LINK,
	V620_EVT0_QCH_CON_USB20DRD_1_QCH_PHY,
	V620_EVT0_DMYQCH_CON_USB20DRD_1_QCH,
	V620_EVT0_QCH_CON_USB30DRD_0_QCH_LINK,
	V620_EVT0_QCH_CON_USB30DRD_0_QCH_SUBCTL,
	V620_EVT0_DMYQCH_CON_USB30DRD_0_QCH_SUSPEND,
	V620_EVT0_QCH_CON_USB30DRD_0_QCH_PHY,
	V620_EVT0_QCH_CON_VGEN_LITE_HSI1_QCH,
	V620_EVT0_QCH_CON_BICM_AXI_D0_HSI2_QCH,
	V620_EVT0_QCH_CON_BICM_AXI_D0_HSI2_QCH_AXI,
	V620_EVT0_QCH_CON_BICM_AXI_D1_HSI2_QCH,
	V620_EVT0_QCH_CON_BICM_AXI_D1_HSI2_QCH_AXI,
	V620_EVT0_QCH_CON_BICS_APB_P0_HSI2_QCH,
	V620_EVT0_QCH_CON_BICS_APB_P1_HSI2_QCH,
	V620_EVT0_QCH_CON_CLKMON_PLL_ETH_QCH_APB,
	V620_EVT0_QCH_CON_CLKMON_PLL_ETH_QCH_REF0,
	V620_EVT0_QCH_CON_CLKMON_PLL_ETH_QCH_REF1,
	V620_EVT0_QCH_CON_CLKMON_PLL_ETH_QCH_MON0,
	V620_EVT0_QCH_CON_CLKMON_PLL_ETH_QCH_MON1,
	V620_EVT0_QCH_CON_D_TZPC_HSI2_QCH,
	V620_EVT0_QCH_CON_ETHERNET0_QCH_S0,
	V620_EVT0_QCH_CON_ETHERNET0_QCH_S1,
	V620_EVT0_QCH_CON_ETHERNET1_QCH_S0,
	V620_EVT0_QCH_CON_ETHERNET1_QCH_S1,
	V620_EVT0_QCH_CON_GPIO_HSI2_QCH,
	V620_EVT0_QCH_CON_GPIO_HSI2UFS_QCH,
	V620_EVT0_QCH_CON_HSI2_CMU_HSI2_QCH,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D0_HSI2_QCH,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D1_HSI2_QCH,
	V620_EVT0_QCH_CON_PPMU_ETHERNET0_QCH,
	V620_EVT0_QCH_CON_PPMU_ETHERNET1_QCH,
	V620_EVT0_QCH_CON_PPMU_UFS_EMBD0_QCH,
	V620_EVT0_QCH_CON_QE_ETHERNET0_QCH,
	V620_EVT0_QCH_CON_QE_ETHERNET1_QCH,
	V620_EVT0_QCH_CON_QE_UFS_EMBD0_QCH,
	V620_EVT0_QCH_CON_SFMPU_HSI2_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_HSI2_QCH,
	V620_EVT0_QCH_CON_SPC_HSI2_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_HSI2_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_HSI2_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S1_HSI2_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S1_PMMU0_HSI2_QCH,
	V620_EVT0_QCH_CON_SYSREG_HSI2_QCH,
	V620_EVT0_QCH_CON_UFS_EMBD0_QCH_UFS,
	V620_EVT0_QCH_CON_UFS_EMBD0_QCH_FMP,
	V620_EVT0_QCH_CON_VGEN_ETHERNET0_QCH,
	V620_EVT0_QCH_CON_VGEN_ETHERNET1_QCH,
	V620_EVT0_QCH_CON_VGEN_UFS_EMBD0_QCH,
	V620_EVT0_QCH_CON_BICM_AXI_D0_ISP_QCH,
	V620_EVT0_QCH_CON_BICM_AXI_D0_ISP_QCH_AXI,
	V620_EVT0_QCH_CON_BICS_APB_P_ISP_QCH,
	V620_EVT0_QCH_CON_D_TZPC_ISP_QCH,
	V620_EVT0_QCH_CON_ISP_QCH,
	V620_EVT0_QCH_CON_ISP_CMU_ISP_QCH,
	V620_EVT0_QCH_CON_LH_AST_MI_L0_TAA_ISP_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_L0_ISP_SNW_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_D_ISP_QCH,
	V620_EVT0_QCH_CON_PPMU_D_ISP_QCH,
	V620_EVT0_QCH_CON_QE_D0_ISP_QCH,
	V620_EVT0_QCH_CON_SFMPU_P_ISP_QCH,
	V620_EVT0_QCH_CON_SLH_AST_MI_L1_TAA_ISP_QCH,
	V620_EVT0_QCH_CON_SLH_AST_SI_L1_ISP_SNW_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_ISP_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_ISP_QCH_S0,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_ISP_QCH_S0,
	V620_EVT0_QCH_CON_SYSREG_ISP_QCH,
	V620_EVT0_QCH_CON_VGEN_D_ISP_QCH,
	V620_EVT0_QCH_CON_D_TZPC_M2M_QCH,
	V620_EVT0_QCH_CON_JPEG_QCH,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D0_M2M_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP_JPEG_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP_JPEG_QCH,
	V620_EVT0_QCH_CON_M2M_CMU_M2M_QCH,
	V620_EVT0_QCH_CON_M2M_D0_QCH,
	V620_EVT0_QCH_CON_M2M_D0_QCH_VOTF,
	V620_EVT0_QCH_CON_PPMU_D0_M2M_QCH,
	V620_EVT0_QCH_CON_QE_D_JPEG_QCH,
	V620_EVT0_QCH_CON_QE_D_M2M_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_M2M_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_M2M_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_M2M_QCH,
	V620_EVT0_QCH_CON_SYSREG_M2M_QCH,
	V620_EVT0_QCH_CON_VGEN_LITE_D_M2M_QCH,
	V620_EVT0_QCH_CON_D_TZPC_MFC_QCH,
	V620_EVT0_QCH_CON_FG_QCH,
	V620_EVT0_QCH_CON_LH_ATB_MI_IT_MFC_QCH,
	V620_EVT0_QCH_CON_LH_ATB_SI_IT_MFC_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_ID_MFC_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_D0_MFC_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_D1_MFC_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_D2_MFC_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_ID_MFC_QCH,
	V620_EVT0_QCH_CON_MFC_QCH,
	V620_EVT0_QCH_CON_MFC_QCH_VOTF,
	V620_EVT0_QCH_CON_MFC_CMU_MFC_QCH,
	V620_EVT0_QCH_CON_PPMU_D0_MFC_QCH,
	V620_EVT0_QCH_CON_PPMU_D1_MFC_QCH,
	V620_EVT0_QCH_CON_PPMU_D2_WFD_QCH,
	V620_EVT0_QCH_CON_PPMU_D3_MFC_QCH,
	V620_EVT0_QCH_CON_PPMU_D4_MFC_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_FG_SW_RESET_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_MFC_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_MFC_QCH_S0,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH_S0,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH_S0,
	V620_EVT0_QCH_CON_SYSMMU_S1_MFC_QCH_S0,
	V620_EVT0_QCH_CON_SYSMMU_S1_PMMU0_MFC_QCH_S0,
	V620_EVT0_QCH_CON_SYSREG_MFC_QCH,
	V620_EVT0_QCH_CON_VGEN_LITE_D_FG_MFC_QCH,
	V620_EVT0_QCH_CON_VGEN_LITE_D_MFC_QCH,
	V620_EVT0_QCH_CON_WFD_QCH,
	V620_EVT0_QCH_CON_BIC_APB_S_MIF_QCH,
	V620_EVT0_QCH_CON_CLKMON_PLL_MIF_QCH_APB,
	V620_EVT0_QCH_CON_CLKMON_PLL_MIF_QCH_REF0,
	V620_EVT0_QCH_CON_CLKMON_PLL_MIF_QCH_REF1,
	V620_EVT0_QCH_CON_CLKMON_PLL_MIF_QCH_MON0,
	V620_EVT0_QCH_CON_CLKMON_PLL_MIF_QCH_MON1,
	V620_EVT0_DMYQCH_CON_CMU_MIF_CMUREF_QCH,
	V620_EVT0_QCH_CON_D_TZPC_MIF_QCH,
	V620_EVT0_QCH_CON_MIF_CMU_MIF_QCH,
	V620_EVT0_QCH_CON_QCH_ADAPTER_DDRPHY0_QCH,
	V620_EVT0_QCH_CON_QCH_ADAPTER_DDRPHY1_QCH,
	V620_EVT0_QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH,
	V620_EVT0_QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH,
	V620_EVT0_QCH_CON_QCH_ADAPTER_SMC0_QCH,
	V620_EVT0_QCH_CON_QCH_ADAPTER_SMC1_QCH,
	V620_EVT0_QCH_CON_SFMPU_P_MIF_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_MIF_QCH,
	V620_EVT0_QCH_CON_SMC0_QCH,
	V620_EVT0_QCH_CON_SMC1_QCH,
	V620_EVT0_QCH_CON_SPC_MIF_QCH,
	V620_EVT0_QCH_CON_SPMPU_P_MIF_QCH,
	V620_EVT0_QCH_CON_SYSREG_MIF_QCH,
	V620_EVT0_QCH_CON_ADC_MISC_QCH,
	V620_EVT0_QCH_CON_BICM_AXI_D_MISC_QCH_APB,
	V620_EVT0_QCH_CON_BICM_AXI_D_MISC_QCH_AXI,
	V620_EVT0_QCH_CON_BICS_APB_P_MISC_QCH,
	V620_EVT0_QCH_CON_D_TZPC_MISC_QCH,
	V620_EVT0_QCH_CON_GIC_QCH,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D_MISC_QCH,
	V620_EVT0_QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH,
	V620_EVT0_QCH_CON_LH_AST_MI_L_ICC_CLUSTER2_GIC_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER2_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_ID_MISC_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_ID_MISC_QCH,
	V620_EVT0_QCH_CON_MCT0_MISC_QCH,
	V620_EVT0_QCH_CON_MCT1_MISC_QCH,
	V620_EVT0_QCH_CON_MISC_CMU_MISC_QCH,
	V620_EVT0_DMYQCH_CON_OTP_QCH,
	V620_EVT0_QCH_CON_OTP_CON_BIRA_QCH,
	V620_EVT0_QCH_CON_OTP_CON_BISR_QCH,
	V620_EVT0_QCH_CON_OTP_CON_TOP_QCH,
	V620_EVT0_QCH_CON_PDMA0_QCH,
	V620_EVT0_QCH_CON_PDMA1_QCH,
	V620_EVT0_QCH_CON_PDMA2_QCH,
	V620_EVT0_QCH_CON_PDMA3_QCH,
	V620_EVT0_QCH_CON_PDMA4_QCH,
	V620_EVT0_QCH_CON_PPMU_D0_MISC_QCH,
	V620_EVT0_QCH_CON_PPMU_D1_MISC_QCH,
	V620_EVT0_QCH_CON_QE_D_GIC_QCH,
	V620_EVT0_QCH_CON_QE_D_PDMA0_QCH,
	V620_EVT0_QCH_CON_QE_D_PDMA1_QCH,
	V620_EVT0_QCH_CON_QE_D_PDMA2_QCH,
	V620_EVT0_QCH_CON_QE_D_PDMA3_QCH,
	V620_EVT0_QCH_CON_QE_D_PDMA4_QCH,
	V620_EVT0_QCH_CON_QE_D_SPDMA0_QCH,
	V620_EVT0_QCH_CON_QE_D_SPDMA1_QCH,
	V620_EVT0_QCH_CON_SFMPU_P_MISC_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_MISC_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_MISC_GIC_QCH,
	V620_EVT0_QCH_CON_SPDMA0_QCH,
	V620_EVT0_QCH_CON_SPDMA1_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_MISC_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_MISC_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S1_MISC_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S1_PMMU0_MISC_QCH,
	V620_EVT0_QCH_CON_SYSREG_MISC_QCH,
	V620_EVT0_QCH_CON_SYSREG_MISC_1_QCH,
	V620_EVT0_QCH_CON_SYSREG_MISC_2_QCH,
	V620_EVT0_QCH_CON_TMU_0_QCH,
	V620_EVT0_QCH_CON_TMU_1_QCH,
	V620_EVT0_QCH_CON_VGEN_D_GIC_QCH,
	V620_EVT0_QCH_CON_VGEN_D_PDMA0_QCH,
	V620_EVT0_QCH_CON_VGEN_D_PDMA1_QCH,
	V620_EVT0_QCH_CON_VGEN_D_PDMA2_QCH,
	V620_EVT0_QCH_CON_VGEN_D_PDMA3_QCH,
	V620_EVT0_QCH_CON_VGEN_D_PDMA4_QCH,
	V620_EVT0_QCH_CON_VGEN_D_SPDMA0_QCH,
	V620_EVT0_QCH_CON_VGEN_D_SPDMA1_QCH,
	V620_EVT0_QCH_CON_VOLMON_INT_QCH,
	V620_EVT0_QCH_CON_WDT_CLUSTER0_QCH,
	V620_EVT0_QCH_CON_WDT_CLUSTER1_QCH,
	V620_EVT0_QCH_CON_BDU_QCH,
	V620_EVT0_QCH_CON_BIC_APB_P_NOCL0_QCH,
	V620_EVT0_DMYQCH_CON_CMU_NOCL0_CMUREF_QCH,
	V620_EVT0_QCH_CON_D_TZPC_NOCL0_QCH,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D0_G3D_QCH,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D1_G3D_QCH,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D2_G3D_QCH,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D3_G3D_QCH,
	V620_EVT0_QCH_CON_LH_AST_MI_G_NOCL1_QCH,
	V620_EVT0_QCH_CON_LH_AST_MI_G_NOCL2_QCH,
	V620_EVT0_QCH_CON_LH_AST_MI_LG_DNC_NOCL0_QCH,
	V620_EVT0_QCH_CON_LH_ATB_SI_T_BDU_QCH,
	V620_EVT0_QCH_CON_LH_CHI_MI_D_CLUSTER0_QCH,
	V620_EVT0_QCH_CON_LH_CHI_MI_D_CLUSTER2_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D0_NOCL1_NOCL0_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D0_NOCL2_NOCL0_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D1_NOCL1_NOCL0_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D1_NOCL2_NOCL0_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D2_NOCL1_NOCL0_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D2_NOCL2_NOCL0_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D3_NOCL1_NOCL0_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D3_NOCL2_NOCL0_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2_QCH,
	V620_EVT0_QCH_CON_NOCL0_CMU_NOCL0_QCH,
	V620_EVT0_QCH_CON_PPC_G_SCI_QCH,
	V620_EVT0_QCH_CON_PPMU_D0_TREX_QCH,
	V620_EVT0_QCH_CON_PPMU_D1_TREX_QCH,
	V620_EVT0_QCH_CON_PPMU_D2_TREX_QCH,
	V620_EVT0_QCH_CON_PPMU_D3_TREX_QCH,
	V620_EVT0_QCH_CON_PPMU_DP0_SCI_QCH,
	V620_EVT0_QCH_CON_PPMU_DP1_SCI_QCH,
	V620_EVT0_QCH_CON_PPMU_DP2_SCI_QCH,
	V620_EVT0_QCH_CON_PPMU_DP_TREX_QCH,
	V620_EVT0_QCH_CON_PPMU_P_CPUCL0_QCH,
	V620_EVT0_QCH_CON_PPMU_P_CPUCL2_QCH,
	V620_EVT0_DMYQCH_CON_SCI_QCH,
	V620_EVT0_QCH_CON_SCI_QCH_S,
	V620_EVT0_QCH_CON_SFMPU_P_NOCL0_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_CLUSTER0_NOCL0_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_CLUSTER2_NOCL0_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_ALIVE_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_CMU_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_CPUCL2_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_G3D_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_MIF0_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_MIF1_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_MISC_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_MISC_GIC_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_PERIC0_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_PERIC1_QCH,
	V620_EVT0_QCH_CON_SYSREG_NOCL0_QCH,
	V620_EVT0_QCH_CON_TREX_D_NOCL0_QCH,
	V620_EVT0_QCH_CON_TREX_P_NOCL0_QCH,
	V620_EVT0_QCH_CON_WOW_D0_G3D_QCH,
	V620_EVT0_QCH_CON_WOW_D0_SCI_QCH,
	V620_EVT0_QCH_CON_WOW_D0_TREX_QCH,
	V620_EVT0_QCH_CON_WOW_D1_G3D_QCH,
	V620_EVT0_QCH_CON_WOW_D1_SCI_QCH,
	V620_EVT0_QCH_CON_WOW_D1_TREX_QCH,
	V620_EVT0_QCH_CON_WOW_D2_G3D_QCH,
	V620_EVT0_QCH_CON_WOW_D2_SCI_QCH,
	V620_EVT0_QCH_CON_WOW_D2_TREX_QCH,
	V620_EVT0_QCH_CON_WOW_D3_G3D_QCH,
	V620_EVT0_QCH_CON_WOW_D3_SCI_QCH,
	V620_EVT0_QCH_CON_WOW_D3_TREX_QCH,
	V620_EVT0_QCH_CON_WOW_D_CPUCL0_QCH,
	V620_EVT0_QCH_CON_WOW_D_CPUCL2_QCH,
	V620_EVT0_QCH_CON_WOW_D_TREX_QURGENT_QCH,
	V620_EVT0_QCH_CON_BIC_APB_P_NOCL1_QCH,
	V620_EVT0_QCH_CON_CACHEAID_NOCL1_QCH,
	V620_EVT0_DMYQCH_CON_CMU_NOCL1_CMUREF_QCH,
	V620_EVT0_QCH_CON_D_TZPC_NOCL1_QCH,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D0_HSI0_QCH,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D0_HSI2_QCH,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D1_HSI0_QCH,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D1_HSI2_QCH,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D_MISC_QCH,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D_SSP_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_G_NOCL1_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_ALIVE_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_AUD_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_G3D_PTW_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_SFI_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_G_CSSYS_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D0_DNC_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D1_DNC_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D2_DNC_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D3_DNC_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D0_NOCL1_NOCL0_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D1_NOCL1_NOCL0_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D2_NOCL1_NOCL0_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D3_NOCL1_NOCL0_QCH,
	V620_EVT0_QCH_CON_NOCL1_CMU_NOCL1_QCH,
	V620_EVT0_QCH_CON_PPMU_D0_NOCL1_QCH,
	V620_EVT0_QCH_CON_PPMU_D1_NOCL1_QCH,
	V620_EVT0_QCH_CON_PPMU_D2_NOCL1_QCH,
	V620_EVT0_QCH_CON_PPMU_D3_NOCL1_QCH,
	V620_EVT0_QCH_CON_PPMU_D_ALIVE_QCH,
	V620_EVT0_QCH_CON_PPMU_D_G3DMMU_QCH,
	V620_EVT0_QCH_CON_PPMU_G_CSSYS_QCH,
	V620_EVT0_QCH_CON_PPMU_P_HSI0_QCH,
	V620_EVT0_QCH_CON_SFMPU_P_NOCL1_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_AUD_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_DNC_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_HSI0_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_HSI2_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_SFI_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_SSP_QCH,
	V620_EVT0_QCH_CON_SYSREG_NOCL1_QCH,
	V620_EVT0_QCH_CON_TREX_D_NOCL1_QCH,
	V620_EVT0_QCH_CON_TREX_P_NOCL1_QCH,
	V620_EVT0_QCH_CON_BIC_APB_P_NOCL2_QCH,
	V620_EVT0_QCH_CON_CACHEAID_NOCL2_QCH,
	V620_EVT0_DMYQCH_CON_CMU_NOCL2_CMUREF_QCH,
	V620_EVT0_QCH_CON_D_TZPC_NOCL2_QCH,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D0_M2M_QCH,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D_HSI1_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_G_NOCL2_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_D0_DPUF0_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_D0_DPUF1_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_D0_MFC_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_D0_SNW_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_D1_DPUF0_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_D1_DPUF1_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_D1_MFC_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_D1_SNW_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_D2_MFC_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_D2_SNW_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_ACC_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_ISP_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_TAA_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D0_NOCL2_NOCL0_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D1_NOCL2_NOCL0_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D2_NOCL2_NOCL0_QCH,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D3_NOCL2_NOCL0_QCH,
	V620_EVT0_QCH_CON_NOCL2_CMU_NOCL2_QCH,
	V620_EVT0_QCH_CON_PPMU_D0_NOCL2_QCH,
	V620_EVT0_QCH_CON_PPMU_D1_NOCL2_QCH,
	V620_EVT0_QCH_CON_PPMU_D2_NOCL2_QCH,
	V620_EVT0_QCH_CON_PPMU_D3_NOCL2_QCH,
	V620_EVT0_QCH_CON_SFMPU_P_NOCL2_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_ACC_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_DPTX_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_DPUB_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_DPUF0_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_DPUF1_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_HSI1_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_ISP_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_M2M_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_MFC_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_SNW_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_TAA_QCH,
	V620_EVT0_QCH_CON_SYSREG_NOCL2_QCH,
	V620_EVT0_QCH_CON_TREX_D_NOCL2_QCH,
	V620_EVT0_QCH_CON_TREX_P_NOCL2_QCH,
	V620_EVT0_QCH_CON_D_TZPC_PERIC0_QCH,
	V620_EVT0_QCH_CON_GPIO_PERIC0_QCH,
	V620_EVT0_QCH_CON_I3C2_QCH_S,
	V620_EVT0_QCH_CON_I3C2_QCH_P,
	V620_EVT0_QCH_CON_PERIC0_CMU_PERIC0_QCH,
	V620_EVT0_QCH_CON_PWM_QCH,
	V620_EVT0_QCH_CON_SFMPU_P_PERIC0_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_PERIC0_QCH,
	V620_EVT0_QCH_CON_SYSREG_PERIC0_QCH,
	V620_EVT0_QCH_CON_USI00_I2C_QCH,
	V620_EVT0_QCH_CON_USI00_USI_QCH,
	V620_EVT0_QCH_CON_USI01_I2C_QCH,
	V620_EVT0_QCH_CON_USI01_USI_QCH,
	V620_EVT0_QCH_CON_USI02_I2C_QCH,
	V620_EVT0_QCH_CON_USI02_USI_QCH,
	V620_EVT0_QCH_CON_USI03_I2C_QCH,
	V620_EVT0_QCH_CON_USI03_USI_QCH,
	V620_EVT0_QCH_CON_USI07_I2C_QCH,
	V620_EVT0_QCH_CON_USI07_USI_QCH,
	V620_EVT0_QCH_CON_D_TZPC_PERIC1_QCH,
	V620_EVT0_QCH_CON_GPIO_PERIC1_QCH,
	V620_EVT0_QCH_CON_I3C4_QCH_P,
	V620_EVT0_QCH_CON_I3C4_QCH_S,
	V620_EVT0_QCH_CON_I3C5_QCH_P,
	V620_EVT0_QCH_CON_I3C5_QCH_S,
	V620_EVT0_QCH_CON_I3C6_QCH_P,
	V620_EVT0_QCH_CON_I3C6_QCH_S,
	V620_EVT0_QCH_CON_I3C7_QCH_P,
	V620_EVT0_QCH_CON_I3C7_QCH_S,
	V620_EVT0_QCH_CON_PERIC1_CMU_PERIC1_QCH,
	V620_EVT0_QCH_CON_SFMPU_P_PERIC1_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_PERIC1_QCH,
	V620_EVT0_QCH_CON_SYSREG_PERIC1_QCH,
	V620_EVT0_QCH_CON_USI09_I2C_QCH,
	V620_EVT0_QCH_CON_USI09_USI_QCH,
	V620_EVT0_QCH_CON_USI11_I2C_QCH,
	V620_EVT0_QCH_CON_USI11_USI_QCH,
	V620_EVT0_QCH_CON_USI12_I2C_QCH,
	V620_EVT0_QCH_CON_USI12_USI_QCH,
	V620_EVT0_QCH_CON_USI13_I2C_QCH,
	V620_EVT0_QCH_CON_USI13_USI_QCH,
	V620_EVT0_QCH_CON_USI14_I2C_QCH,
	V620_EVT0_QCH_CON_USI14_USI_QCH,
	V620_EVT0_QCH_CON_USI15_I2C_QCH,
	V620_EVT0_QCH_CON_USI15_USI_QCH,
	V620_EVT0_QCH_CON_USI16_I2C_QCH,
	V620_EVT0_QCH_CON_USI16_USI_QCH,
	V620_EVT0_QCH_CON_USI17_I2C_QCH,
	V620_EVT0_QCH_CON_USI17_USI_QCH,
	V620_EVT0_DMYQCH_CON_BIS_S2D_QCH,
	V620_EVT0_QCH_CON_S2D_CMU_S2D_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH,
	V620_EVT0_QCH_CON_BIC_APB_S_SDMA_QCH,
	V620_EVT0_QCH_CON_D_TZPC_SDMA_QCH,
	V620_EVT0_QCH_CON_IP_SDMA_WRAP_QCH,
	V620_EVT0_QCH_CON_IP_SDMA_WRAP_QCH_2,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_DSP_SDMA_QCH,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ0_GNPU_SDMA_QCH,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ1_GNPU_SDMA_QCH,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ2_GNPU_SDMA_QCH,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ3_GNPU_SDMA_QCH,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ4_GNPU_SDMA_QCH,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ5_GNPU_SDMA_QCH,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_WR0_GNPU_SDMA_QCH,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_WR1_GNPU_SDMA_QCH,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_WR2_GNPU_SDMA_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_SRAM_DNC_SDMA_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD0_MMU_SDMA_DNC_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD1_MMU_SDMA_DNC_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD2_MMU_SDMA_DNC_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD3_MMU_SDMA_DNC_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_SRAM_SDMA_DSP_QCH,
	V620_EVT0_QCH_CON_SDMA_CMU_SDMA_QCH,
	V620_EVT0_QCH_CON_SFMPU_P_SDMA_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_LP_DNC_SDMA_QCH,
	V620_EVT0_QCH_CON_SYSREG_SDMA_QCH,
	V620_EVT0_DMYQCH_CON_ADM_DAP_G_SFI_QCH,
	V620_EVT0_QCH_CON_BAAW_D_SFI_QCH,
	V620_EVT0_QCH_CON_BAAW_P_SFI_QCH,
	V620_EVT0_QCH_CON_BICM_AXI_D0_SFI_QCH,
	V620_EVT0_QCH_CON_BICM_AXI_D0_SFI_QCH_AXI,
	V620_EVT0_QCH_CON_BICM_AXI_D1_SFI_QCH,
	V620_EVT0_QCH_CON_BICM_AXI_D1_SFI_QCH_AXI,
	V620_EVT0_QCH_CON_BICS_APB_P_SFI_QCH,
	V620_EVT0_QCH_CON_BICS_AXI_D0_SFI_QCH,
	V620_EVT0_QCH_CON_BICS_AXI_D0_SFI_QCH_AXI,
	V620_EVT0_QCH_CON_BICS_AXI_D1_SFI_QCH,
	V620_EVT0_QCH_CON_BICS_AXI_D1_SFI_QCH_AXI,
	V620_EVT0_QCH_CON_BICS_AXI_D2_SFI_QCH,
	V620_EVT0_QCH_CON_BICS_AXI_D2_SFI_QCH_AXI,
	V620_EVT0_QCH_CON_BICS_AXI_D3_SFI_QCH,
	V620_EVT0_QCH_CON_BICS_AXI_D3_SFI_QCH_AXI,
	V620_EVT0_QCH_CON_BICS_AXI_D4_SFI_QCH,
	V620_EVT0_QCH_CON_BICS_AXI_D4_SFI_QCH_AXI,
	V620_EVT0_DMYQCH_CON_CAN_FD0_QCH,
	V620_EVT0_DMYQCH_CON_CAN_FD1_QCH,
	V620_EVT0_QCH_CON_CLKMON0_QCH_APB,
	V620_EVT0_QCH_CON_CLKMON0_QCH_REF0,
	V620_EVT0_QCH_CON_CLKMON0_QCH_REF1,
	V620_EVT0_QCH_CON_CLKMON0_QCH_MON0,
	V620_EVT0_QCH_CON_CLKMON0_QCH_MON1,
	V620_EVT0_QCH_CON_CLKMON1_QCH_APB,
	V620_EVT0_QCH_CON_CLKMON1_QCH_REF0,
	V620_EVT0_QCH_CON_CLKMON1_QCH_REF1,
	V620_EVT0_QCH_CON_CLKMON1_QCH_MON0,
	V620_EVT0_QCH_CON_CLKMON1_QCH_MON1,
	V620_EVT0_QCH_CON_CLKMON2_QCH_APB,
	V620_EVT0_QCH_CON_CLKMON2_QCH_REF0,
	V620_EVT0_QCH_CON_CLKMON2_QCH_REF1,
	V620_EVT0_QCH_CON_CLKMON2_QCH_MON0,
	V620_EVT0_QCH_CON_CLKMON2_QCH_MON1,
	V620_EVT0_DMYQCH_CON_CLUSTER_SFI_QCH,
	V620_EVT0_QCH_CON_DMA_SFI_QCH,
	V620_EVT0_QCH_CON_D_SFPC_SFI_QCH,
	V620_EVT0_QCH_CON_D_TZPC_SFI_QCH,
	V620_EVT0_DMYQCH_CON_FMU_QCH,
	V620_EVT0_QCH_CON_GPIO_SFI_QCH,
	V620_EVT0_QCH_CON_INTMEM_SFI_QCH,
	V620_EVT0_QCH_CON_LH_ATB_SI_LT0_SFI_QCH,
	V620_EVT0_QCH_CON_LH_ATB_SI_LT1_SFI_QCH,
	V620_EVT0_QCH_CON_LH_ATB_SI_LT2_SFI_QCH,
	V620_EVT0_QCH_CON_LH_ATB_SI_LT3_SFI_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_IDP0_SFI_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_IDP1_SFI_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP0_SFI_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP1_SFI_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP2_SFI_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP3_SFI_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_D_SFI_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_IDP0_SFI_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_IDP1_SFI_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP0_SFI_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP1_SFI_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP2_SFI_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP3_SFI_QCH,
	V620_EVT0_QCH_CON_MAILBOX_ABOX_QCH,
	V620_EVT0_QCH_CON_MAILBOX_AP0_QCH,
	V620_EVT0_QCH_CON_MAILBOX_AP1_QCH,
	V620_EVT0_QCH_CON_MAILBOX_AP2_QCH,
	V620_EVT0_QCH_CON_MAILBOX_AP3_QCH,
	V620_EVT0_QCH_CON_MAILBOX_AP4_QCH,
	V620_EVT0_QCH_CON_MAILBOX_AP5_QCH,
	V620_EVT0_QCH_CON_MAILBOX_AP6_QCH,
	V620_EVT0_QCH_CON_MAILBOX_AP7_QCH,
	V620_EVT0_QCH_CON_MAILBOX_DNC_QCH,
	V620_EVT0_QCH_CON_MAILBOX_SFI_QCH,
	V620_EVT0_QCH_CON_MCT0_SFI_QCH,
	V620_EVT0_QCH_CON_MCT1_SFI_QCH,
	V620_EVT0_DMYQCH_CON_PLLCLKOUT_SFI_QCH,
	V620_EVT0_QCH_CON_PPMU_D_SFI_QCH,
	V620_EVT0_QCH_CON_ROM_CRC32_SFI_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_SFI_CPU_ACLK_QCH,
	V620_EVT0_QCH_CON_SC_SFI_QCH,
	V620_EVT0_QCH_CON_SFI_CMU_SFI_QCH,
	V620_EVT0_QCH_CON_SFMPU_P0_SFI_QCH,
	V620_EVT0_QCH_CON_SFMPU_P1_SFI_QCH,
	V620_EVT0_QCH_CON_SFMPU_P2_SFI_QCH,
	V620_EVT0_QCH_CON_SFMPU_P3_SFI_QCH,
	V620_EVT0_QCH_CON_SFMPU_P4_SFI_QCH,
	V620_EVT0_QCH_CON_SFMPU_P5_SFI_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_IP4_SFI_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_SFI_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_SI_IP4_SFI_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_SFI_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_SFI_QCH,
	V620_EVT0_QCH_CON_SYSREG_SFI_QCH,
	V620_EVT0_QCH_CON_TMU_SFI_QCH,
	V620_EVT0_QCH_CON_USI18_USI_QCH,
	V620_EVT0_QCH_CON_USI19_USI_QCH,
	V620_EVT0_QCH_CON_USI20_USI_QCH,
	V620_EVT0_QCH_CON_USI21_USI_QCH,
	V620_EVT0_QCH_CON_VGEN_LITE_D_SFI_QCH,
	V620_EVT0_QCH_CON_VOLMON_QCH,
	V620_EVT0_QCH_CON_WDT0_SFI_QCH,
	V620_EVT0_QCH_CON_WDT1_SFI_QCH,
	V620_EVT0_QCH_CON_XSPI_QCH_AXI,
	V620_EVT0_QCH_CON_XSPI_QCH_APB,
	V620_EVT0_QCH_CON_BICM_AXI_D0_SNW_QCH,
	V620_EVT0_QCH_CON_BICM_AXI_D0_SNW_QCH_AXI,
	V620_EVT0_QCH_CON_BICM_AXI_D2_SNW_QCH,
	V620_EVT0_QCH_CON_BICM_AXI_D2_SNW_QCH_AXI,
	V620_EVT0_QCH_CON_BICM_AXI_D3_SNW_QCH,
	V620_EVT0_QCH_CON_BICM_AXI_D3_SNW_QCH_AXI,
	V620_EVT0_QCH_CON_BICS_APB_P_SNW_QCH,
	V620_EVT0_QCH_CON_D_TZPC_SNW_QCH,
	V620_EVT0_QCH_CON_LH_AST_MI_L0_ISP_SNW_QCH,
	V620_EVT0_QCH_CON_LH_AST_MI_L_ACC_SNW_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_D0_SNW_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_D1_SNW_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_D2_SNW_QCH,
	V620_EVT0_QCH_CON_PPMU_D0_SNW_QCH,
	V620_EVT0_QCH_CON_PPMU_D1_SNW_QCH,
	V620_EVT0_QCH_CON_PPMU_D2_SNW_QCH,
	V620_EVT0_QCH_CON_QE_D0_SNW_QCH,
	V620_EVT0_QCH_CON_QE_D2_SNW_QCH,
	V620_EVT0_QCH_CON_QE_D3_SNW_QCH,
	V620_EVT0_QCH_CON_SFMPU_P_SNW_QCH,
	V620_EVT0_QCH_CON_SLH_AST_MI_L1_ISP_SNW_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_SNW_QCH,
	V620_EVT0_QCH_CON_SNF0_QCH,
	V620_EVT0_QCH_CON_SNW_CMU_SNW_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_SNW_QCH_S0,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU1_SNW_QCH_S0,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU2_SNW_QCH_S0,
	V620_EVT0_QCH_CON_SYSMMU_S0_SNW_QCH_S0,
	V620_EVT0_QCH_CON_SYSREG_SNW_QCH,
	V620_EVT0_QCH_CON_VGEN_D0_SNW_QCH,
	V620_EVT0_QCH_CON_VGEN_D2_SNW_QCH,
	V620_EVT0_QCH_CON_VGEN_D3_SNW_QCH,
	V620_EVT0_QCH_CON_WRP_QCH,
	V620_EVT0_QCH_CON_BAAW_D_SSP_QCH,
	V620_EVT0_QCH_CON_BICS_APB_P_SSP_QCH,
	V620_EVT0_QCH_CON_D_TZPC_SSP_QCH,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D_SSP_QCH,
	V620_EVT0_QCH_CON_LH_AXI_MI_ID_STRONG_QCH,
	V620_EVT0_QCH_CON_PPMU_D_SSP_QCH,
	V620_EVT0_QCH_CON_QE_D0_SSP_QCH,
	V620_EVT0_QCH_CON_QE_D1_SSP_QCH,
	V620_EVT0_QCH_CON_QE_D2_SSP_QCH,
	V620_EVT0_QCH_CON_RTIC_QCH,
	V620_EVT0_QCH_CON_SFMPU_P_SSP_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_SSP_QCH,
	V620_EVT0_QCH_CON_SSP_CMU_SSP_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_SSP_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_SSP_QCH,
	V620_EVT0_QCH_CON_SYSREG_SSP_QCH,
	V620_EVT0_QCH_CON_SECURITYCONTROLLER_QCH,
	V620_EVT0_QCH_CON_VGEN_LITE_D_SSP_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_QCH,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_QCH,
	V620_EVT0_DMYQCH_CON_STRONG_QCH,
	V620_EVT0_QCH_CON_STRONG_CMU_STRONG_QCH,
	V620_EVT0_QCH_CON_BICS_APB_P_TAA_QCH,
	V620_EVT0_QCH_CON_D_TZPC_TAA_QCH,
	V620_EVT0_QCH_CON_LH_AST_MI_L_ACC_TAA_QCH,
	V620_EVT0_QCH_CON_LH_AST_SI_L0_TAA_ISP_QCH,
	V620_EVT0_QCH_CON_LH_AXI_SI_D_TAA_QCH,
	V620_EVT0_QCH_CON_PPMU_D_TAA_QCH,
	V620_EVT0_QCH_CON_QE_D0_TAA_QCH,
	V620_EVT0_QCH_CON_SFMPU_P_TAA_QCH,
	V620_EVT0_QCH_CON_SLH_AST_SI_L1_TAA_ISP_QCH,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_TAA_QCH,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_TAA_QCH_S0,
	V620_EVT0_QCH_CON_SYSMMU_S0_TAA_QCH_S0,
	V620_EVT0_QCH_CON_SYSREG_TAA_QCH,
	V620_EVT0_QCH_CON_TAA_QCH,
	V620_EVT0_QCH_CON_TAA_CMU_TAA_QCH,
	V620_EVT0_QCH_CON_VGEN_D_TAA_QCH,
	V620_EVT0_ACC_CMU_ACC_CONTROLLER_OPTION,
	V620_EVT0_APM_CMU_APM_CONTROLLER_OPTION,
	V620_EVT0_AUD_CMU_AUD_CONTROLLER_OPTION,
	V620_EVT0_CMU_CMU_TOP_CONTROLLER_OPTION,
	V620_EVT0_CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION,
	V620_EVT0_CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION,
	V620_EVT0_CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION,
	V620_EVT0_CPUCL2_EMBEDDED_CMU_CPUCL2_CONTROLLER_OPTION,
	V620_EVT0_DBGCORE_CMU_DBGCORE_CONTROLLER_OPTION,
	V620_EVT0_DNC_CMU_DNC_CONTROLLER_OPTION,
	V620_EVT0_DPTX_CMU_DPTX_CONTROLLER_OPTION,
	V620_EVT0_DPUB_CMU_DPUB_CONTROLLER_OPTION,
	V620_EVT0_DPUF_CMU_DPUF_CONTROLLER_OPTION,
	V620_EVT0_DPUF1_CMU_DPUF1_CONTROLLER_OPTION,
	V620_EVT0_DSP_CMU_DSP_CONTROLLER_OPTION,
	V620_EVT0_G3D_CMU_G3D_CONTROLLER_OPTION,
	V620_EVT0_GNPU_CMU_GNPU_CONTROLLER_OPTION,
	V620_EVT0_HSI0_CMU_HSI0_CONTROLLER_OPTION,
	V620_EVT0_HSI1_CMU_HSI1_CONTROLLER_OPTION,
	V620_EVT0_HSI2_CMU_HSI2_CONTROLLER_OPTION,
	V620_EVT0_ISP_CMU_ISP_CONTROLLER_OPTION,
	V620_EVT0_M2M_CMU_M2M_CONTROLLER_OPTION,
	V620_EVT0_MFC_CMU_MFC_CONTROLLER_OPTION,
	V620_EVT0_MIF_CMU_MIF_CONTROLLER_OPTION,
	V620_EVT0_MISC_CMU_MISC_CONTROLLER_OPTION,
	V620_EVT0_NOCL0_CMU_NOCL0_CONTROLLER_OPTION,
	V620_EVT0_NOCL1_CMU_NOCL1_CONTROLLER_OPTION,
	V620_EVT0_NOCL2_CMU_NOCL2_CONTROLLER_OPTION,
	V620_EVT0_PERIC0_CMU_PERIC0_CONTROLLER_OPTION,
	V620_EVT0_PERIC1_CMU_PERIC1_CONTROLLER_OPTION,
	V620_EVT0_S2D_CMU_S2D_CONTROLLER_OPTION,
	V620_EVT0_SDMA_CMU_SDMA_CONTROLLER_OPTION,
	V620_EVT0_SFI_CMU_SFI_CONTROLLER_OPTION,
	V620_EVT0_SNW_CMU_SNW_CONTROLLER_OPTION,
	V620_EVT0_SSP_CMU_SSP_CONTROLLER_OPTION,
	V620_EVT0_STRONG_CMU_STRONG_CONTROLLER_OPTION,
	V620_EVT0_TAA_CMU_TAA_CONTROLLER_OPTION,
	v620_evt0_end_of_sfr,
	v620_evt0_num_of_sfr = v620_evt0_end_of_sfr - SFR_TYPE,
};

enum v620_evt0_sfr_access_id {
	V620_EVT0_PLL_LOCKTIME_PLL_AUD_PLL_LOCK_TIME = SFR_ACCESS_TYPE,
	V620_EVT0_PLL_CON3_PLL_AUD_ENABLE,
	V620_EVT0_PLL_CON3_PLL_AUD_STABLE,
	V620_EVT0_PLL_CON3_PLL_AUD_DIV_P,
	V620_EVT0_PLL_CON3_PLL_AUD_DIV_M,
	V620_EVT0_PLL_CON3_PLL_AUD_DIV_S,
	V620_EVT0_PLL_CON9_PLL_AUD_K,
	V620_EVT0_PLL_CON8_PLL_AUD_F,
	V620_EVT0_PLL_LOCKTIME_PLL_AVB_PLL_LOCK_TIME,
	V620_EVT0_PLL_CON3_PLL_AVB_ENABLE,
	V620_EVT0_PLL_CON3_PLL_AVB_STABLE,
	V620_EVT0_PLL_CON3_PLL_AVB_DIV_P,
	V620_EVT0_PLL_CON3_PLL_AVB_DIV_M,
	V620_EVT0_PLL_CON3_PLL_AVB_DIV_S,
	V620_EVT0_PLL_CON9_PLL_AVB_K,
	V620_EVT0_PLL_CON8_PLL_AVB_F,
	V620_EVT0_PLL_LOCKTIME_PLL_SHARED1_PLL_LOCK_TIME,
	V620_EVT0_PLL_CON3_PLL_SHARED1_ENABLE,
	V620_EVT0_PLL_CON3_PLL_SHARED1_STABLE,
	V620_EVT0_PLL_CON3_PLL_SHARED1_DIV_P,
	V620_EVT0_PLL_CON3_PLL_SHARED1_DIV_M,
	V620_EVT0_PLL_CON3_PLL_SHARED1_DIV_S,
	V620_EVT0_PLL_CON9_PLL_SHARED1_K,
	V620_EVT0_PLL_CON8_PLL_SHARED1_F,
	V620_EVT0_PLL_LOCKTIME_PLL_SHARED4_PLL_LOCK_TIME,
	V620_EVT0_PLL_CON3_PLL_SHARED4_ENABLE,
	V620_EVT0_PLL_CON3_PLL_SHARED4_STABLE,
	V620_EVT0_PLL_CON3_PLL_SHARED4_DIV_P,
	V620_EVT0_PLL_CON3_PLL_SHARED4_DIV_M,
	V620_EVT0_PLL_CON3_PLL_SHARED4_DIV_S,
	V620_EVT0_PLL_CON9_PLL_SHARED4_K,
	V620_EVT0_PLL_CON8_PLL_SHARED4_F,
	V620_EVT0_PLL_LOCKTIME_PLL_SHARED3_PLL_LOCK_TIME,
	V620_EVT0_PLL_CON3_PLL_SHARED3_ENABLE,
	V620_EVT0_PLL_CON3_PLL_SHARED3_STABLE,
	V620_EVT0_PLL_CON3_PLL_SHARED3_DIV_P,
	V620_EVT0_PLL_CON3_PLL_SHARED3_DIV_M,
	V620_EVT0_PLL_CON3_PLL_SHARED3_DIV_S,
	V620_EVT0_PLL_CON9_PLL_SHARED3_K,
	V620_EVT0_PLL_CON8_PLL_SHARED3_F,
	V620_EVT0_PLL_LOCKTIME_PLL_SHARED2_PLL_LOCK_TIME,
	V620_EVT0_PLL_CON3_PLL_SHARED2_ENABLE,
	V620_EVT0_PLL_CON3_PLL_SHARED2_STABLE,
	V620_EVT0_PLL_CON3_PLL_SHARED2_DIV_P,
	V620_EVT0_PLL_CON3_PLL_SHARED2_DIV_M,
	V620_EVT0_PLL_CON3_PLL_SHARED2_DIV_S,
	V620_EVT0_PLL_CON9_PLL_SHARED2_K,
	V620_EVT0_PLL_CON8_PLL_SHARED2_F,
	V620_EVT0_PLL_LOCKTIME_PLL_SHARED0_PLL_LOCK_TIME,
	V620_EVT0_PLL_CON3_PLL_SHARED0_ENABLE,
	V620_EVT0_PLL_CON3_PLL_SHARED0_STABLE,
	V620_EVT0_PLL_CON3_PLL_SHARED0_DIV_P,
	V620_EVT0_PLL_CON3_PLL_SHARED0_DIV_M,
	V620_EVT0_PLL_CON3_PLL_SHARED0_DIV_S,
	V620_EVT0_PLL_CON9_PLL_SHARED0_K,
	V620_EVT0_PLL_CON8_PLL_SHARED0_F,
	V620_EVT0_PLL_LOCKTIME_PLL_SHARED5_PLL_LOCK_TIME,
	V620_EVT0_PLL_CON3_PLL_SHARED5_ENABLE,
	V620_EVT0_PLL_CON3_PLL_SHARED5_STABLE,
	V620_EVT0_PLL_CON3_PLL_SHARED5_DIV_P,
	V620_EVT0_PLL_CON3_PLL_SHARED5_DIV_M,
	V620_EVT0_PLL_CON3_PLL_SHARED5_DIV_S,
	V620_EVT0_PLL_CON9_PLL_SHARED5_K,
	V620_EVT0_PLL_CON8_PLL_SHARED5_F,
	V620_EVT0_PLL_LOCKTIME_PLL_MMC_PLL_LOCK_TIME,
	V620_EVT0_PLL_CON3_PLL_MMC_ENABLE,
	V620_EVT0_PLL_CON3_PLL_MMC_STABLE,
	V620_EVT0_PLL_CON3_PLL_MMC_DIV_P,
	V620_EVT0_PLL_CON3_PLL_MMC_DIV_M,
	V620_EVT0_PLL_CON3_PLL_MMC_DIV_S,
	V620_EVT0_PLL_CON9_PLL_MMC_K,
	V620_EVT0_PLL_CON8_PLL_MMC_F,
	V620_EVT0_PLL_LOCKTIME_PLL_CPUCL0_PLL_LOCK_TIME,
	V620_EVT0_PLL_CON3_PLL_CPUCL0_ENABLE,
	V620_EVT0_PLL_CON3_PLL_CPUCL0_STABLE,
	V620_EVT0_PLL_CON3_PLL_CPUCL0_DIV_P,
	V620_EVT0_PLL_CON3_PLL_CPUCL0_DIV_M,
	V620_EVT0_PLL_CON3_PLL_CPUCL0_DIV_S,
	V620_EVT0_PLL_CON9_PLL_CPUCL0_K,
	V620_EVT0_PLL_CON8_PLL_CPUCL0_F,
	V620_EVT0_PLL_LOCKTIME_PLL_CPUCL2_PLL_LOCK_TIME,
	V620_EVT0_PLL_CON3_PLL_CPUCL2_ENABLE,
	V620_EVT0_PLL_CON3_PLL_CPUCL2_STABLE,
	V620_EVT0_PLL_CON3_PLL_CPUCL2_DIV_P,
	V620_EVT0_PLL_CON3_PLL_CPUCL2_DIV_M,
	V620_EVT0_PLL_CON3_PLL_CPUCL2_DIV_S,
	V620_EVT0_PLL_CON9_PLL_CPUCL2_K,
	V620_EVT0_PLL_CON8_PLL_CPUCL2_F,
	V620_EVT0_PLL_LOCKTIME_PLL_G3D_PLL_LOCK_TIME,
	V620_EVT0_PLL_CON3_PLL_G3D_ENABLE,
	V620_EVT0_PLL_CON3_PLL_G3D_STABLE,
	V620_EVT0_PLL_CON3_PLL_G3D_DIV_P,
	V620_EVT0_PLL_CON3_PLL_G3D_DIV_M,
	V620_EVT0_PLL_CON3_PLL_G3D_DIV_S,
	V620_EVT0_PLL_CON9_PLL_G3D_K,
	V620_EVT0_PLL_CON8_PLL_G3D_F,
	V620_EVT0_PLL_LOCKTIME_PLL_ETH_PLL_LOCK_TIME,
	V620_EVT0_PLL_CON3_PLL_ETH_ENABLE,
	V620_EVT0_PLL_CON3_PLL_ETH_STABLE,
	V620_EVT0_PLL_CON3_PLL_ETH_DIV_P,
	V620_EVT0_PLL_CON3_PLL_ETH_DIV_M,
	V620_EVT0_PLL_CON3_PLL_ETH_DIV_S,
	V620_EVT0_PLL_CON9_PLL_ETH_K,
	V620_EVT0_PLL_CON8_PLL_ETH_F,
	V620_EVT0_PLL_LOCKTIME_PLL_MIF_MAIN_PLL_LOCK_TIME,
	V620_EVT0_PLL_CON3_PLL_MIF_MAIN_ENABLE,
	V620_EVT0_PLL_CON3_PLL_MIF_MAIN_STABLE,
	V620_EVT0_PLL_CON3_PLL_MIF_MAIN_DIV_P,
	V620_EVT0_PLL_CON3_PLL_MIF_MAIN_DIV_M,
	V620_EVT0_PLL_CON3_PLL_MIF_MAIN_DIV_S,
	V620_EVT0_PLL_LOCKTIME_PLL_MIF_S2D_PLL_LOCK_TIME,
	V620_EVT0_PLL_CON3_PLL_MIF_S2D_ENABLE,
	V620_EVT0_PLL_CON3_PLL_MIF_S2D_STABLE,
	V620_EVT0_PLL_CON3_PLL_MIF_S2D_DIV_P,
	V620_EVT0_PLL_CON3_PLL_MIF_S2D_DIV_M,
	V620_EVT0_PLL_CON3_PLL_MIF_S2D_DIV_S,
	V620_EVT0_PLL_LOCKTIME_PLL_SFI_PLL_LOCK_TIME,
	V620_EVT0_PLL_CON3_PLL_SFI_ENABLE,
	V620_EVT0_PLL_CON3_PLL_SFI_STABLE,
	V620_EVT0_PLL_CON3_PLL_SFI_DIV_P,
	V620_EVT0_PLL_CON3_PLL_SFI_DIV_M,
	V620_EVT0_PLL_CON3_PLL_SFI_DIV_S,
	V620_EVT0_PLL_CON9_PLL_SFI_K,
	V620_EVT0_PLL_CON8_PLL_SFI_F,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_APM_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_APM_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_APM_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_APM_TIMER_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_APM_TIMER_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_APM_TIMER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_APM_SPMI_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_APM_SPMI_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_APM_SPMI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_APM_DBGCORE_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_APM_DBGCORE_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_APM_DBGCORE_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF3_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF3_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF3_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF2_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF2_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF1_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF1_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF0_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF0_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_CPU_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_CPU_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF5_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF5_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF5_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF6_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF6_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF6_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_AVB_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_AVB_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_AVB_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_AUDIF_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_AUDIF_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_AUDIF_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_AVB_ETH_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_AVB_ETH_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_AVB_ETH_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF8_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF8_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF8_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF9_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF9_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF9_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIFS0_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIFS0_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIFS0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIFS1_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIFS1_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIFS1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF7_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF7_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF7_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF4_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF4_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_AUD_UAIF4_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_NOCL2_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_NOCL2_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_NOCL2_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUF0_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUF0_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUF0_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_NOCL0_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_TAA_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_TAA_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_TAA_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_ACC_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_ACC_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_ACC_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_ISP_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_ISP_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_ISP_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI0_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI1_USBDRD_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI1_USBDRD_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI1_USBDRD_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CMU_CMUREF_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CMU_CMUREF_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC0_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC1_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_APM_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_APM_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_APM_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI1_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_MFC_WFD_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_MFC_WFD_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_MFC_WFD_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_MIF_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_GNPU_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_GNPU_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_GNPU_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUB_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUB_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUB_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPTX_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPTX_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPTX_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUF1_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUF1_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUF1_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_AUD_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_AUD_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_AUD_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_NOCL1_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_NOCL1_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_NOCL1_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_UFS_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_UFS_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_UFS_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_ETHERNET_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_ETHERNET_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DNC_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DNC_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DNC_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_SNW_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_SNW_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_SNW_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_CLUSTER_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_CLUSTER_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_CLUSTER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DSP_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DSP_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DSP_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_SDMA_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_SDMA_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_SDMA_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_MFC_FG_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_MFC_FG_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_MFC_FG_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_MISC_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_MISC_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_MISC_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_SSP_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_SSP_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_SSP_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_M2M_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_M2M_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_M2M_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_M2M_JPEG_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_M2M_JPEG_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_M2M_JPEG_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUB_DSIM_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUB_DSIM_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPUB_DSIM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_HSI2_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_CMU_NOCP_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_CMU_NOCP_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_CMU_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK0_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK0_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK1_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK1_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK2_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK2_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK2_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK3_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK3_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_CIS_MCLK3_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPOSC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPOSC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_DPTX_DPOSC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_G3D_NOCP_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_G3D_NOCP_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_G3D_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_GNPU_XMAA_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_GNPU_XMAA_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLKCMU_GNPU_XMAA_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL0_CORE_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL0_CORE_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL0_CORE_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CPUCL0_CMUREF_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CPUCL0_CMUREF_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CPUCL2_CMUREF_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CPUCL2_CMUREF_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CPUCL2_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL2_CLUSTER_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL2_CLUSTER_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL2_CLUSTER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL2_CORE_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL2_CORE_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_CPUCL2_CORE_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_G3D_NOC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_G3D_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_G3D_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_HSI1_USBDRD_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_HSI1_USBDRD_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_HSI1_USBDRD_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_HSI2_ETHERNET_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_HSI2_ETHERNET_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_HSI2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_MIF_CMUREF_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_MIF_CMUREF_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_MIF_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_MISC_GIC_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_MISC_GIC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_MISC_GIC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_NOCL0_CMUREF_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_NOCL0_CMUREF_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_NOCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_NOCL1_CMUREF_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_NOCL1_CMUREF_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_NOCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_NOCL2_CMUREF_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_NOCL2_CMUREF_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_NOCL2_CMUREF_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI07_USI_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI07_USI_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI07_USI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_I3C_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_I3C_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC0_I3C_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI12_USI_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI12_USI_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI12_USI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI13_USI_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI13_USI_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI13_USI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI14_USI_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI14_USI_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI14_USI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI15_USI_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI15_USI_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI15_USI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI16_USI_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI16_USI_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI16_USI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI17_USI_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI17_USI_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_USI17_USI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_I3C_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_I3C_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_PERIC1_I3C_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_S2D_CORE_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_S2D_CORE_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_S2D_CORE_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI18_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI18_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI18_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI19_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI19_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI19_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI20_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI20_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI20_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI21_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI21_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_USI21_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_XSPI_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_XSPI_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_XSPI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_CAN0_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_CAN0_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_CAN0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_CAN1_SELECT,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_CAN1_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_SFI_CAN1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_ACC_NOC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_ACC_NOC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_ACC_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_APM_NOC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_APM_NOC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_APM_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKMUX_APM_RCO_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKMUX_APM_RCO_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKMUX_APM_RCO_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLK_RCO_SPMI_PMIC_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLK_RCO_SPMI_PMIC_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLK_RCO_SPMI_PMIC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_AUD_CPU_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_AUD_CPU_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_AUD_CPU_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_AUD_NOC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_AUD_NOC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_AUD_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL0_CLUSTER_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL0_CLUSTER_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_CPUCL0_CLUSTER_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL2_SWITCH_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_CPUCL2_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL2_CLUSTER_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_CPUCL2_CLUSTER_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_CPUCL2_CLUSTER_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLK_APM_DBGCORE_NOC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLK_APM_DBGCORE_NOC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLK_APM_DBGCORE_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DNC_NOC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DNC_NOC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_DNC_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DPTX_NOC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DPTX_NOC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_DPTX_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DPTX_DPGTC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DPTX_DPGTC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_DPTX_DPGTC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DPTX_DPOSC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DPTX_DPOSC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_DPTX_DPOSC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DPUB_NOC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_DPUB_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DPUB_DSIM_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DPUB_DSIM_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_DPUB_DSIM_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DPUF_NOC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DPUF_NOC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_DPUF_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DPUF1_NOC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_DPUF1_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DSP_NOC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_DSP_NOC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_DSP_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_G3D_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_G3D_NOCP_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_G3D_NOCP_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_G3D_NOCP_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_GNPU_NOC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_GNPU_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_GNPU_XMAA_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_GNPU_XMAA_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_HSI0_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_HSI1_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_HSI1_MMC_CARD_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_HSI1_MMC_CARD_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_HSI1_MMC_CARD_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_HSI1_USBDRD_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_HSI1_USBDRD_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_HSI1_USBDRD_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_HSI2_UFS_EMBD_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_HSI2_UFS_EMBD_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_HSI2_ETHERNET_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_HSI2_ETHERNET_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_HSI2_ETHERNET_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_HSI2_NOC_UFS_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_HSI2_NOC_UFS_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_HSI2_NOC_UFS_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_HSI2_NOC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_HSI2_NOC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_HSI2_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_ISP_NOC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_ISP_NOC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_ISP_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_M2M_NOC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_M2M_NOC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_M2M_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_M2M_JPEG_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_M2M_JPEG_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_MFC_MFC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_MFC_MFC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_MFC_MFC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_MFC_WFD_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_MFC_WFD_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_MFC_WFD_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_MFC_FG_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_MFC_FG_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_MFC_FG_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_MIF_NOCP_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_MIF_NOCP_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_CLKMUX_MIF_DDRPHY2X_MUX_SEL,
	V620_EVT0_PLL_CON0_CLKMUX_MIF_DDRPHY2X_BUSY,
	V620_EVT0_PLL_CON1_CLKMUX_MIF_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_MISC_NOC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_MISC_NOC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_MISC_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_NOCL0_NOC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_NOCL0_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_NOCL1_NOC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_NOCL1_NOC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_NOCL1_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_NOCL2_NOC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_NOCL2_NOC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_NOCL2_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_PERIC0_NOC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_PERIC0_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_PERIC0_IP_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_PERIC0_IP_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_PERIC0_IP_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_PERIC1_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_PERIC1_IP_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_PERIC1_IP_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_PERIC1_IP_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_MUX_SEL,
	V620_EVT0_PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_BUSY,
	V620_EVT0_PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_SDMA_NOC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_SDMA_NOC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_SDMA_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_SNW_NOC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_SNW_NOC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_SNW_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_SSP_NOC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_SSP_NOC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_SSP_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_TAA_NOC_USER_MUX_SEL,
	V620_EVT0_PLL_CON0_MUX_CLKCMU_TAA_NOC_USER_BUSY,
	V620_EVT0_PLL_CON1_MUX_CLKCMU_TAA_NOC_USER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_DBGCORE_NOC_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_CLK_DBGCORE_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_OSCCLK_DBGCORE_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_OSCCLK_DBGCORE_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_FREE_OSCCLK_DBGCORE_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_FREE_OSCCLK_DBGCORE_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_MUX_MUX_HCHGEN_CLK_SFI_CPU_BUSY,
	V620_EVT0_CLK_CON_MUX_MUX_HCHGEN_CLK_SFI_CPU_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_ACC_NOCP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_ACC_NOCP_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_ACC_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_APM_SPMI_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_APM_SPMI_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_APM_SPMI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_APM_DBGCORE_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_APM_DBGCORE_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_APM_DBGCORE_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_CPU_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_CPU_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_AUDIF_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_AUDIF_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_AUDIF_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF0_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF0_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF1_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF1_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF2_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF2_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF3_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF3_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF3_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_NOCP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_NOCP_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_CNT_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_CNT_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_CNT_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_MCLK_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_MCLK_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_MCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF6_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF6_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF6_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF5_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF5_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF5_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLK_AUD_AVB_ETH_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLK_AUD_AVB_ETH_BUSY,
	V620_EVT0_CLK_CON_DIV_CLK_AUD_AVB_ETH_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF8_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF8_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF8_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF9_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF9_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF9_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIFS0_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIFS0_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIFS0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIFS1_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIFS1_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIFS1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF7_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF7_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF7_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF4_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF4_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_AUD_UAIF4_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_APM_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_APM_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_APM_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_PERIC0_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_PERIC0_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_PERIC0_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI0_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI0_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI0_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPUB_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPUB_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPUB_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_MFC_MFC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_MFC_MFC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI1_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI1_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI1_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPUF0_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPUF0_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPUF0_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_PERIC1_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_PERIC1_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_PERIC1_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_NOCL2_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_NOCL2_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_NOCL2_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_NOCL0_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_NOCL0_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_NOCL0_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_TAA_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_TAA_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_TAA_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_ACC_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_ACC_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_ACC_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_ISP_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_ISP_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_ISP_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_AUD_CPU_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_AUD_CPU_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CPUCL0_DBG_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI1_USBDRD_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI1_USBDRD_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI1_USBDRD_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_MFC_WFD_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_MFC_WFD_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_MFC_WFD_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_MIF_NOCP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_MIF_NOCP_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_MIF_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_PERIC0_IP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_PERIC0_IP_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_PERIC1_IP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_PERIC1_IP_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_GNPU_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_GNPU_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_GNPU_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_G3D_SWITCH_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_G3D_SWITCH_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLK_CMU_PLLCLKOUT_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLK_CMU_PLLCLKOUT_BUSY,
	V620_EVT0_CLK_CON_DIV_CLK_CMU_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPTX_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPTX_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPTX_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPUF1_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPUF1_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPUF1_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPTX_DPGTC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPTX_DPGTC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPTX_DPGTC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_AUD_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_AUD_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_AUD_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_NOCL1_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_NOCL1_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_NOCL1_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI2_NOC_UFS_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI2_NOC_UFS_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI2_NOC_UFS_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI2_ETHERNET_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI2_ETHERNET_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DNC_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DNC_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DNC_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_SNW_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_SNW_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_SNW_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CPUCL2_CLUSTER_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CPUCL2_CLUSTER_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CPUCL2_CLUSTER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DSP_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DSP_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DSP_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_SDMA_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_SDMA_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_SDMA_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_MFC_FG_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_MFC_FG_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_MFC_FG_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_MISC_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_MISC_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_MISC_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_SSP_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_SSP_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_SSP_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_M2M_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_M2M_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_M2M_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_M2M_JPEG_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_M2M_JPEG_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_M2M_JPEG_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPUB_DSIM_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPUB_DSIM_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPUB_DSIM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI2_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI2_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_HSI2_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLK_ADD_CH_CLK_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLK_ADD_CH_CLK_BUSY,
	V620_EVT0_CLK_CON_DIV_CLK_ADD_CH_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CMU_NOCP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CMU_NOCP_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CMU_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK3_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK3_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK3_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK0_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK0_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK1_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK1_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK2_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK2_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_CIS_MCLK2_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPTX_DPOSC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPTX_DPOSC_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_DPTX_DPOSC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_G3D_NOCP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_G3D_NOCP_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_G3D_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_GNPU_XMAA_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLKCMU_GNPU_XMAA_BUSY,
	V620_EVT0_CLK_CON_DIV_CLKCMU_GNPU_XMAA_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_NOCP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_NOCP_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_MPCLK_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_MPCLK_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER0_MPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_PCLK_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_PCLK_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL2_NOCP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL2_NOCP_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL2_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL2_SHORTSTOP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL2_SHORTSTOP_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CPUCL2_SHORTSTOP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_PERIPHCLK_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_PERIPHCLK_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_ACLK_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_ACLK_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_ATCLK_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_ATCLK_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_MPCLK_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_MPCLK_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_CLUSTER2_MPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_DNC_NOCP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_DNC_NOCP_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_DNC_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_DPUB_NOCP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_DPUB_NOCP_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_DPUB_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_DSIM_OSCCLK_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_DSIM_OSCCLK_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_DSIM_OSCCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_DPUF_NOCP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_DPUF_NOCP_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_DPUF_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_DPUF1_NOCP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_DPUF1_NOCP_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_DPUF1_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_DSP_NOCP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_DSP_NOCP_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_DSP_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_GNPU_NOCP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_GNPU_NOCP_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_GNPU_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_HSI0_PCIE_APB_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_HSI0_PCIE_APB_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_HSI0_PCIE_APB_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET_PTP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET_PTP_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_HSI2_ETHERNET_PTP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_ISP_NOCP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_ISP_NOCP_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_ISP_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_M2M_NOCP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_M2M_NOCP_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_M2M_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_MFC_NOCP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_MFC_NOCP_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_MFC_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_MISC_NOCP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_MISC_NOCP_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_MISC_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_NOCL0_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_NOCL0_SCI_DIV2_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_NOCL0_SCI_DIV2_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_NOCL0_SCI_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_NOCL1_NOCP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_NOCL1_NOCP_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_NOCL1_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_NOCL2_NOCP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_NOCL2_NOCP_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_NOCL2_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI07_USI_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI07_USI_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI07_USI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_I3C_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_I3C_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC0_I3C_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI14_USI_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI14_USI_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI14_USI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_I3C_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_I3C_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_PERIC1_I3C_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SDMA_NOCP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SDMA_NOCP_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SDMA_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLK_SFI_PLLCLKOUT_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_CLK_SFI_PLLCLKOUT_BUSY,
	V620_EVT0_CLK_CON_DIV_CLK_SFI_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI18_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI18_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI18_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI20_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI20_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI20_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI19_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI19_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI19_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_NOCD_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_NOCD_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_NOCD_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_NOCP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_NOCP_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_XSPI_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_XSPI_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_XSPI_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI21_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI21_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_USI21_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CAN0_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CAN0_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CAN0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CAN1_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CAN1_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SFI_CAN1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SNW_NOCP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SNW_NOCP_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SNW_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SSP_NOCP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SSP_NOCP_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_SSP_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_TAA_NOCP_DIVRATIO,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_TAA_NOCP_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_TAA_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_G3D_NOCD_BUSY,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_G3D_NOCD_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_SLH_AXI_MI_P_ACC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_SLH_AXI_MI_P_ACC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_SLH_AXI_MI_P_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AXI_SI_D_ACC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AXI_SI_D_ACC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AXI_SI_D_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_SNW_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_SNW_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_TAA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_TAA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_LH_AST_SI_L_ACC_TAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D_ACC_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D_ACC_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D_ACC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D_ACC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D_ACC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_D_ACC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_S0_PMMU0_ACC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_S0_PMMU0_ACC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_S0_PMMU0_ACC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_ISPPRE0_IPCLKPORT_PCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_ISPPRE0_IPCLKPORT_PCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_ISPPRE0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_D_ISPPRE_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_D_ISPPRE_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_D_ISPPRE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_D_ORBMCH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_VGEN_LITE_D_ORBMCH_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_VGEN_LITE_D_ORBMCH_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_VGEN_LITE_D_ORBMCH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS3_I_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS3_I_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS3_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS4_I_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS4_I_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS4_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS2_I_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS2_I_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS2_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS5_I_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS5_I_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS5_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_QE_D_ISPPRE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D0_ACC_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D0_ACC_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D0_ACC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D1_ACC_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D1_ACC_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D1_ACC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_SYSMMU_S0_ACC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_SYSMMU_S0_ACC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_SYSMMU_S0_ACC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_CSIS_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_CSIS_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_CSIS_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS2_I_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS2_I_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS2_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS3_I_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS3_I_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS3_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS4_I_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS4_I_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS4_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS5_I_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS5_I_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_CSIS_LINK_MUX2X4_IPCLKPORT_CSIS5_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_CSIS_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_CSIS_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_CSIS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_US_128_256_D0_ACC_IPCLKPORT_MAINCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_US_128_256_D0_ACC_IPCLKPORT_MAINCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_US_128_256_D0_ACC_IPCLKPORT_MAINCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_SENSORVSYNC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_SENSORVSYNC_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ISPPRE_IPCLKPORT_CLK_SENSORVSYNC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_BICS_APB_P_ACC_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_BICS_APB_P_ACC_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_BICS_APB_P_ACC_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_SFMPU_P_ACC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_SFMPU_P_ACC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_SFMPU_P_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D2_ACC_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D2_ACC_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_XIU_D2_ACC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_CLK_ACC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_BICM_AXI_D0_ACC_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_BICM_AXI_D0_ACC_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_BICM_AXI_D0_ACC_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_BICM_AXI_D0_ACC_IPCLKPORT_I_AXICLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_BICM_AXI_D0_ACC_IPCLKPORT_I_AXICLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_BICM_AXI_D0_ACC_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_RSTNSYNC_SR_CLK_ACC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ORBMCH_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ORBMCH_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ACC_UID_ORBMCH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_LH_AXI_SI_D_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_SLH_AXI_MI_P_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_I_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_I_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_I_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_I_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_ALIVE_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_ALIVE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_GREBE_APM_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SPMI_MASTER_PMIC_IPCLKPORT_I_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_SPMI_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_SPMI_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_SPMI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_TIMER_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_HW_SCANDUMP_CLKSTOP_CTRL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APM_DTA_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APM_DTA_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APM_DTA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_PMMU0_ALIVE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_VGEN_LITE_APM_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SYSMMU_S0_ALIVE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SFMPU_ALIVE_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SFMPU_ALIVE_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SFMPU_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SPC_APM_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SPC_APM_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_SPMI_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_SPMI_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_SR_CLK_APM_SPMI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2PMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_APBIF_INTCOMB_VGPIO2AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_XIU_D_ALIVE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SFMPU_INTMEM_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SFMPU_INTMEM_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_SFMPU_INTMEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_BIC_APB_ALIVE_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_BIC_APB_ALIVE_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_BIC_APB_ALIVE_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_SI_IP_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_LH_AXI_MI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_PMU_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_PMU_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_PMU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_ASYNCAHB_MI_APM_IPCLKPORT_HCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_ASYNCAHB_MI_APM_IPCLKPORT_HCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_APM_UID_ASYNCAHB_MI_APM_IPCLKPORT_HCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_LH_AXI_SI_D_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_SLH_AXI_MI_P_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_S0_PMMU0_AUD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5_B_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5_B_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI5_B_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_SR_CLK_AUD_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_MI_IP_AUD_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_MI_IP_AUD_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_MI_IP_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_SI_IP_AUD_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_SI_IP_AUD_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_LH_AXI_SI_IP_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_AUD_AVB_ETH_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_AUD_AVB_ETH_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_AUD_AVB_ETH_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_XIU_D_AUD_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_XIU_D_AUD_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_XIU_D_AUD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_SYSMMU_S0_AUD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF8_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF8_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF8_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF9_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF9_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF9_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF8_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF8_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF8_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF9_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF9_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF9_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS0_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS0_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS0_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK1_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK0_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK10_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK10_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK0_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK1_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK00_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK00_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK10_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK10_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AVB_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK00_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK00_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_CLKMON_PLL_AUD_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS1_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIFS1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS1_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS1_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIFS1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_BICS_APB_P0_AUD_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_BICS_APB_P0_AUD_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_BICS_APB_P0_AUD_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_BICS_APB_P1_AUD_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_BICS_APB_P1_AUD_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_BICS_APB_P1_AUD_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_SFMPU_AUD_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_SFMPU_AUD_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_SFMPU_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD2_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD2_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_VGEN_AUD2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF7_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF7_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF7_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF7_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF7_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF7_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_APM_NOC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_APM_NOC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_APM_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI0_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLKCMU_MIF_SWITCH_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLKCMU_MIF_SWITCH_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI1_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUB_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUF0_NOC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUF0_NOC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUF0_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC0_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC1_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_NOCL2_NOC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_NOCL2_NOC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_NOCL2_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_NOCL0_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_TAA_NOC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_TAA_NOC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_TAA_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_ACC_NOC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_ACC_NOC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_ACC_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_ISP_NOC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_ISP_NOC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_ISP_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI1_USBDRD_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI1_USBDRD_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI1_USBDRD_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_MFC_WFD_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_MFC_WFD_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_MFC_WFD_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_MIF_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_GNPU_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPTX_NOC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPTX_NOC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPTX_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUF1_NOC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUF1_NOC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUF1_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_AUD_NOC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_AUD_NOC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_AUD_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLKCMU_CMU_NOCL0_BOOST_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLKCMU_CMU_NOCL0_BOOST_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLKCMU_CMU_NOCL0_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLKCMU_CMU_NOCL2_BOOST_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLKCMU_CMU_NOCL2_BOOST_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLKCMU_CMU_NOCL2_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_NOCL1_NOC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_NOCL1_NOC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_NOCL1_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLKCMU_CMU_NOCL1_BOOST_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLKCMU_CMU_NOCL1_BOOST_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLKCMU_CMU_NOCL1_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_UFS_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_UFS_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_UFS_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_ETHERNET_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_ETHERNET_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DNC_NOC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DNC_NOC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DNC_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_SNW_NOC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_SNW_NOC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_SNW_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_SWITCH_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_CLUSTER_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_CLUSTER_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CPUCL2_CLUSTER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DSP_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_SDMA_NOC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_SDMA_NOC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_SDMA_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_MFC_FG_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_MFC_FG_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_MFC_FG_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_MISC_NOC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_MISC_NOC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_MISC_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_SSP_NOC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_SSP_NOC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_SSP_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLKCMU_CMU_CPUCL2_BOOST_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLKCMU_CMU_CPUCL2_BOOST_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLKCMU_CMU_CPUCL2_BOOST_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_M2M_NOC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_M2M_NOC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_M2M_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_M2M_JPEG_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_M2M_JPEG_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_M2M_JPEG_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUB_DSIM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUB_DSIM_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPUB_DSIM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_HSI2_NOC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_ADD_CH_CLK_IPCLKPORT_ADD_CH_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_ADD_CH_CLK_IPCLKPORT_ADD_CH_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_ADD_CH_CLK_IPCLKPORT_ADD_CH_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_ADD_CH_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_ADD_CH_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_ADD_CH_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_CMU_NOCP_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_CMU_NOCP_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_CMU_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_SLH_AXI_MI_P_CMU_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_SLH_AXI_MI_P_CMU_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_SLH_AXI_MI_P_CMU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_D_TZPC_CMU_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_D_TZPC_CMU_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_D_TZPC_CMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_SFR_APBIF_CMU_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_SFR_APBIF_CMU_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_SFR_APBIF_CMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK0_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK1_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK0_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK1_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK02_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK02_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK02_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK12_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK12_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK12_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK03_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK03_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK03_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK13_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK13_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK13_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_SR_CLK_CMU_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_SR_CLK_CMU_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_SR_CLK_CMU_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_RSTNSYNC_CLK_CMU_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK0_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK1_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK2_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK2_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK2_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK3_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK3_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_CIS_MCLK3_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPOSC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPOSC_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_DPTX_DPOSC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_G3D_NOCP_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_G3D_NOCP_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_G3D_NOCP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_GNPU_XMAA_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_GNPU_XMAA_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLKCMU_GNPU_XMAA_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK00_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK00_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK01_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK01_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK01_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK02_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK02_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK02_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK03_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK03_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK03_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK10_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK10_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK11_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK11_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK11_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK12_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK12_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK12_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK13_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK13_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON0_PLL_SHARED_IPCLKPORT_MON_CLK13_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK00_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK00_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK01_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK01_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK01_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK10_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK10_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK11_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK11_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CMU_UID_CLKMON1_PLL_SHARED_IPCLKPORT_MON_CLK11_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT0_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT0_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT0_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT2_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT2_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_IT2_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SLH_AXI_MI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_CHI_SI_D_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_CHI_SI_D_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_CHI_SI_D_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT0_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT0_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT0_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT1_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT1_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT1_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT2_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT2_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT2_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT3_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT3_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_SI_IT3_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_ETR_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_ETR_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_SI_IG_ETR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_ETR_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_ETR_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_ETR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL0_CORE_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL0_CORE_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL0_CORE_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT2_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_ATB_MI_LT3_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LH_AXI_MI_IG_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_PPMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CON_IPCLKPORT_I_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_MI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AST_SI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_AXI_SI_IG_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SLH_AXI_SI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_MPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_MPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_MPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_IT3_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_IT3_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_LH_ATB_MI_IT3_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK0_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK1_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK00_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK00_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK10_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK10_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLKMON_PLL_CPUCL0_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_MPCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_MPCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CLUSTER0_MPCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_QOS_OVERR_D_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_QOS_OVERR_D_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_QOS_OVERR_D_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_CLK_CPUCL0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SFMPU_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SFMPU_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_SFMPU_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICM_AXI_P_CPUCL0_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICM_AXI_P_CPUCL0_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICM_AXI_P_CPUCL0_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICS_APB_P_CPUCL0_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICS_APB_P_CPUCL0_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICS_APB_P_CPUCL0_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_BUF_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_BUF_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_BUF_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_BUF_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_BUF_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_SR_BUF_CLK_CLUSTER0_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICM_AXI_P_CPUCL0_IPCLKPORT_I_AXICLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICM_AXI_P_CPUCL0_IPCLKPORT_I_AXICLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_BICM_AXI_P_CPUCL0_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P1_CPUCL0_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P1_CPUCL0_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL0_UID_XIU_P1_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL2_CORE_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL2_CORE_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL2_CORE_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL2_CLUSTER_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL2_CLUSTER_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_CPUCL2_CLUSTER_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CMU_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_ADM_APB_G_CLUSTER2_IPCLKPORT_PCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_ADM_APB_G_CLUSTER2_IPCLKPORT_PCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_ADM_APB_G_CLUSTER2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_PPMU_CPUCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_MI_P_CPUCL2_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_MI_P_CPUCL2_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_MI_P_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CON_IPCLKPORT_I_PERIPHCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CON_IPCLKPORT_I_PERIPHCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CPUCL2_CON_IPCLKPORT_I_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_MI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_MI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_MI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_SI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_SI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_AST_SI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_SI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_SI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SLH_AXI_SI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_CHI_SI_D_CLUSTER2_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_CHI_SI_D_CLUSTER2_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_CHI_SI_D_CLUSTER2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT0_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_LH_ATB_SI_LT1_CPUCL2_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SYSREG_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_SCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_SCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_ATCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_ATCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PERIPHCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PERIPHCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLUSTER2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CPUCL2_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CPUCL2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_D_TZPC_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PERIPHCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PERIPHCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_CLK_CLUSTER2_PERIPHCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK0_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK1_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK00_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK00_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK10_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK10_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_CLKMON_PLL_CPUCL2_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_MPCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_CLK_CLUSTER2_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_QOS_OVERR_D_CPUCL2_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_QOS_OVERR_D_CPUCL2_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_QOS_OVERR_D_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICS_APB_P_CPUCL2_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICS_APB_P_CPUCL2_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICS_APB_P_CPUCL2_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SFMPU_P_CPUCL2_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SFMPU_P_CPUCL2_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_SFMPU_P_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICM_AXI_P_CPUCL2_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICM_AXI_P_CPUCL2_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICM_AXI_P_CPUCL2_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_GATE_CLK_CPUCL2_CLUSTER_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_GATE_CLK_CPUCL2_CLUSTER_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_GATE_CLK_CPUCL2_CLUSTER_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_GATE_CLK_CPUCL2_CLUSTER_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_GATE_CLK_CPUCL2_CLUSTER_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_RSTNSYNC_SR_GATE_CLK_CPUCL2_CLUSTER_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICM_AXI_P_CPUCL2_IPCLKPORT_I_AXICLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICM_AXI_P_CPUCL2_IPCLKPORT_I_AXICLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_BICM_AXI_P_CPUCL2_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_XIU_P_CPUCL2_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_XIU_P_CPUCL2_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_CPUCL2_UID_XIU_P_CPUCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_DBGCORE_CMU_DBGCORE_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_DBGCORE_CMU_DBGCORE_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_DBGCORE_CMU_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_GREBEINTEGRATION_DBGCORE_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_LH_AXI_SI_ID_DBGCORE_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_LH_AXI_MI_IP_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SYSREG_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_WDT_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_AHB_BUSMATRIX_DBGCORE_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_XHB_DBGCORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_APBIF_CSSYS_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_SYSREG_DBGCORE_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_D_TZPC_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_APBIF_S2D_DBGCORE_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_GREBE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_CLK_DBGCORE_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DBGCORE_UID_RSTNSYNC_SR_CLK_DBGCORE_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_ID_IPDNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_MI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_DNC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_DNC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_DNC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_DNC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_DNC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_DNC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_DNC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_DNC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_DNC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_DNC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_LH_AXI_SI_ID_IPDNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DNC_UID_SLH_AXI_MI_P_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_SI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_IP_DNC_IPCLKPORT_DAPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_AS_APB_VGEN_LITE_DNC_IPCLKPORT_PCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_AS_APB_VGEN_LITE_DNC_IPCLKPORT_PCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_AS_APB_VGEN_LITE_DNC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_DSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_ADM_DAP_DNC_IPCLKPORT_DAPCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_RSTNSYNC_SR_CLK_DNC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D0_DNC_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D0_DNC_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D0_DNC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D1_DNC_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D1_DNC_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D1_DNC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D2_DNC_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D2_DNC_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D2_DNC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D3_DNC_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D3_DNC_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D3_DNC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D4_DNC_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D4_DNC_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_PPMU_D4_DNC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU0_DNC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU0_DNC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU0_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU1_DNC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU1_DNC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU1_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU2_DNC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU2_DNC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU2_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU3_DNC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU3_DNC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_PMMU3_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_PMMU0_DNC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_PMMU0_DNC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_PMMU0_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AXI_MI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SLH_AXI_SI_LP_DNC_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D0_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D0_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D0_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D1_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D1_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D1_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D2_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D2_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D2_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D3_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D3_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_TAXI_SI_D3_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_DNC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_DNC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S0_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_DNC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_DNC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SYSMMU_S1_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_XIU_D_DNC_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_XIU_D_DNC_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_XIU_D_DNC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AST_SI_LG_DNC_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AST_SI_LG_DNC_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_LH_AST_SI_LG_DNC_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SFMPU_P0_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SFMPU_P0_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SFMPU_P0_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SFMPU_P1_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SFMPU_P1_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_SFMPU_P1_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_BIC_APB_S0_DNC_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_BIC_APB_S0_DNC_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_BIC_APB_S0_DNC_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_BIC_APB_S1_DNC_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_BIC_APB_S1_DNC_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_BIC_APB_S1_DNC_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DNC_UID_BAAW_P_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SLH_AXI_MI_P_DPTX_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SLH_AXI_MI_P_DPTX_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_SLH_AXI_MI_P_DPTX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_GTC_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_GTC_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_GTC_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_DPGTC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_DPGTC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_SR_CLK_DPTX_DPGTC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_USBC31_DP_CTRL_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_USBC31_DP_CTRL_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_USBC31_DP_CTRL_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_TCA_APB_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_TCA_APB_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_IPCLKPORT_TCA_APB_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_OSC_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_OSC_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_DP_LINK0_IPCLKPORT_I_DP_OSC_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_SFMPU_DPTX_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_SFMPU_DPTX_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_SFMPU_DPTX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_BIC_DPTX_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_BIC_DPTX_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPTX_UID_BIC_DPTX_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_CMU_DPUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SYSREG_DPUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_SLH_AXI_MI_P_DPUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUB_UID_D_TZPC_DPUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_AD_APB_DECON_MAIN_DPUB0_IPCLKPORT_PCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_AD_APB_DECON_MAIN_DPUB0_IPCLKPORT_PCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_AD_APB_DECON_MAIN_DPUB0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB0_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB0_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB0_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB1_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM0_DPUB1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB1_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ALVCLK_DSIM1_DPUB1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB1_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_ACLK_DECON_DPUB1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_SFMPU_DPUB_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_SFMPU_DPUB_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_SFMPU_DPUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_BICS_APB_P0_DPUB_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_BICS_APB_P0_DPUB_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_BICS_APB_P0_DPUB_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB0_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB1_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM0_DPUB1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB0_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB1_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_DPUB_IPCLKPORT_OSCCLK_DSIM1_DPUB1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DSIM_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DSIM_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DSIM_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DSIM_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DSIM_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DSIM_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_DSIM_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_DSIM_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_CLK_DPUB_DSIM_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_DSIM_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_DSIM_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUB_UID_RSTNSYNC_SR_CLK_DPUB_DSIM_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_CMU_DPUF_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_CMU_DPUF_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_CMU_DPUF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSREG_DPUF_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSREG_DPUF_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSREG_DPUF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU3_DPUF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU2_DPUF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU1_DPUF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SYSMMU_S0_PMMU0_DPUF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D1_DPUF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_PPMU_D0_DPUF0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SLH_AXI_MI_P_DPUF_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SLH_AXI_MI_P_DPUF_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_SLH_AXI_MI_P_DPUF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D0_DPUF_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D0_DPUF_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D0_DPUF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D1_DPUF_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D1_DPUF_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_LH_AXI_SI_D1_DPUF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_D_TZPC_DPUF_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_D_TZPC_DPUF_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_D_TZPC_DPUF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF0_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF1_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_DPUF1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF0_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_DPUF_UID_RSTNSYNC_CLK_DPUF_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_SRAMC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_SRAMC_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_SRAMC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF1_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_DPUF_IPCLKPORT_ACLK_VOTF1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D0_DPUF_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D0_DPUF_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D0_DPUF_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D1_DPUF_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D1_DPUF_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_XIU_D1_DPUF_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_RSTNSYNC_SR_CLK_DPUF_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_AD_APB_DPUF0_DMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_SYSMMU_S0_DPUF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_SFMPU_DPUF_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_SFMPU_DPUF_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_SFMPU_DPUF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_BIC_DPUF_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_BIC_DPUF_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_BIC_DPUF_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN0_0DPUF_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN0_0DPUF_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN0_0DPUF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN0_1DPUF_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN0_1DPUF_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN0_1DPUF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN1_0DPUF_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN1_0DPUF_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN1_0DPUF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN1_1DPUF_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN1_1DPUF_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF_UID_VGEN1_1DPUF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DPUF1_UID_DPUF1_CMU_DPUF1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_DSP_CMU_DSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_SYSREG_DSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_CTRL_DNC_DSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_SRAM_SDMA_DSP_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_SRAM_SDMA_DSP_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_MI_LD_SRAM_SDMA_DSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_SLH_AXI_MI_LP_DNC_DSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AST_SI_LD_SRAM_DSP_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AST_SI_LD_SRAM_DSP_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AST_SI_LD_SRAM_DSP_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_CTRL_DSP_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_LH_AXI_SI_LD_DRAM_DSP_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_D_TZPC_DSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_IP_DSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_CLK_DSP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_RSTNSYNC_SR_CLK_DSP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_SFMPU_P_DSP_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_SFMPU_P_DSP_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_SFMPU_P_DSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_BIC_APB_S_DSP_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_BIC_APB_S_DSP_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_DSP_UID_BIC_APB_S_DSP_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_LH_AXI_SI_IP_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_SLH_AXI_MI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_CLK_G3D_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_BG3D_PWRCTL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ADM_DAP_G_G3D_IPCLKPORT_DAPCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_RSTNSYNC_SR_CLK_G3D_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_GPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D0_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D1_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D2_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D2_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D2_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D3_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D3_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_G3D_UID_ASB_G3D_IPCLKPORT_PCLK_PPMU_G3D3_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_GNPU_CMU_GNPU_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_GNPU_CMU_GNPU_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_GNPU_CMU_GNPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_RSTNSYNC_CLK_GNPU_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SLH_AXI_MI_LP_DNC_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_D_TZPC_GNPU_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_D_TZPC_GNPU_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_D_TZPC_GNPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP0_SDMA_GNPU_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP0_SDMA_GNPU_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP0_SDMA_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_MI_LD_CTRL_DNC_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_DRAM_GNPU_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SYSREG_GNPU_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SYSREG_GNPU_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_SYSREG_GNPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AXI_SI_LD_CTRL_GNPU_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP1_SDMA_GNPU_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP1_SDMA_GNPU_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP1_SDMA_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_CORE_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_RSTNSYNC_SR_CLK_GNPU_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP2_SDMA_GNPU_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP2_SDMA_GNPU_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP2_SDMA_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP3_SDMA_GNPU_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP3_SDMA_GNPU_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP3_SDMA_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP4_SDMA_GNPU_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP4_SDMA_GNPU_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP4_SDMA_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP5_SDMA_GNPU_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP5_SDMA_GNPU_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_RDRSP5_SDMA_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_CSTFIFO_SDMA_GNPU_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_CSTFIFO_SDMA_GNPU_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_MI_LD_SRAM_CSTFIFO_SDMA_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR0_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR0_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR0_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR1_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR1_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR1_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR2_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR2_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_WR2_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ0_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ0_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ0_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ1_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ1_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ1_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ2_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ2_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ2_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ3_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ3_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ3_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ5_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ5_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ5_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ4_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ4_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_LH_AST_SI_LD_SRAM_RDREQ4_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_SFMPU_P_GNPU_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_SFMPU_P_GNPU_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_SFMPU_P_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_BIC_APB_S_GNPU_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_BIC_APB_S_GNPU_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_BIC_APB_S_GNPU_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_GNPU_UID_IP_NPUCORE_IPCLKPORT_CLK_XMAA1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_HSI0_CMU_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D0_HSI0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D0_HSI0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D0_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SLH_AXI_MI_P_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPIO_HSI0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPIO_HSI0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_GPIO_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSREG_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D0_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D0_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_P0_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DBI_ACLK_UG_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DBI_ACLK_UG_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_MSTR_ACLK_UG_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_MSTR_ACLK_UG_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_SLV_ACLK_UG_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_SLV_ACLK_UG_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DBI_ACLK_UG_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DBI_ACLK_UG_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_MSTR_ACLK_UG_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_MSTR_ACLK_UG_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_SLV_ACLK_UG_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_SLV_ACLK_UG_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_2L_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_2L_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_2L_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_2L_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_2L_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_2L_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_XIU_D1_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PPMU_D1_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_4L_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_4L_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5A_4L_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_4L_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_4L_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_IA_GEN5B_4L_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D1_HSI0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D1_HSI0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_LH_ACEL_SI_D1_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DBI_ACLK_UG_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DBI_ACLK_UG_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_MSTR_ACLK_UG_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_MSTR_ACLK_UG_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_SLV_ACLK_UG_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_SLV_ACLK_UG_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DBI_ACLK_UG_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DBI_ACLK_UG_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_MSTR_ACLK_UG_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_MSTR_ACLK_UG_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_SLV_ACLK_UG_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_SLV_ACLK_UG_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_D_TZPC_HSI0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_2L_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_2L_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_2L_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_4L_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_4L_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5A_4L_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_2L_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_2L_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_2L_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_4L_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_4L_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_VGEN_PCIE_GEN5B_4L_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU0_HSI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU1_HSI0_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU1_HSI0_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI0_UID_SYSMMU_S0_PMMU1_HSI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_XIU_D2_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_SYSMMU_S0_HSI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_2L_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5A_4L_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_2L_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_QE_PCIE_GEN5B_4L_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_APB_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_APB_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_CXS_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_CXS_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_CXS_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_APB_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_APB_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_SR_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_RSTNSYNC_CLK_HSI0_PCIE_APB_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_ASYNC_APB_PCIE_GEN5_4L_SUB_CTRL_IPCLKPORT_PCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_ASYNC_APB_PCIE_GEN5_4L_SUB_CTRL_IPCLKPORT_PCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_ASYNC_APB_PCIE_GEN5_4L_SUB_CTRL_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DOORBELL_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DOORBELL_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE0_DOORBELL_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DOORBELL_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DOORBELL_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_4L_IPCLKPORT_PCIE1_DOORBELL_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DOORBELL_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DOORBELL_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE0_DOORBELL_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DOORBELL_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DOORBELL_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI0_UID_PCIE_GEN5_2L_IPCLKPORT_PCIE1_DOORBELL_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_HSI1_CMU_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSREG_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_GPIO_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_LH_ACEL_SI_D_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SLH_AXI_MI_P_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D0_HSI1_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D0_HSI1_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_D0_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_XIU_P_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_PPMU_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_VGEN_LITE_HSI1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_MMC_CARD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_D_TZPC_HSI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USB31PHY_USB31_CTRL_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USB31PHY_USB31_CTRL_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USB31PHY_USB31_CTRL_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI1_UID_SYSMMU_S0_PMMU0_HSI1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_XIU_D1_HSI1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_SYSMMU_S0_HSI1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_I_APB_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_I_APB_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_ALIVE_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_ALIVE_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_ALIVE_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_ALIVE_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_ALIVE_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_ALIVE_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_ALIVE_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_ALIVE_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_ALIVE_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_USBDRD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_USBDRD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_RSTNSYNC_SR_CLK_HSI1_USBDRD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_SUSPEND_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_SUSPEND_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_SUSPEND_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_U3REWA_ALV_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_U3REWA_ALV_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBSUBCTL_U3REWA_ALV_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_REF_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_REF_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB30DRD_0_IPCLKPORT_I_USBLINK_REF_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_SYS_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_SYS_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_SYS_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_SYS_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_SYS_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_SYS_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D0_HSI2_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D0_HSI2_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_LH_ACEL_SI_D0_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_SYSMMU_S0_PMMU0_HSI2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S0_HSI2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D2_HSI2_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D2_HSI2_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D2_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD0_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD0_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_UFS_EMBD0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D3_HSI2_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D3_HSI2_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D3_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_ACEL_SI_D1_HSI2_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_ACEL_SI_D1_HSI2_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_LH_ACEL_SI_D1_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_HSI2_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_HSI2_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_HSI2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_PMMU0_HSI2_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_PMMU0_HSI2_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSMMU_S1_PMMU0_HSI2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D1_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ASYNCAPB_SYSMMU_S0_HSI2_NS_IPCLKPORT_PCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ASYNCAPB_SYSMMU_S0_HSI2_NS_IPCLKPORT_PCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ASYNCAPB_SYSMMU_S0_HSI2_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S0_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S1_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_PCLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S0_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S1_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_PCLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_D_TZPC_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_HSI2_CMU_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_ETHERNET1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_ETHERNET1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_RSTNSYNC_SR_CLK_HSI2_NOC_UFS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SLH_AXI_MI_P_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SYSREG_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK0_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK1_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK00_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK00_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK10_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK10_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_CLKMON_PLL_ETH_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_CLK_PTP_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_CLK_PTP_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET0_IPCLKPORT_CLK_PTP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_CLK_PTP_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_CLK_PTP_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_ETHERNET1_IPCLKPORT_CLK_PTP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_GPIO_HSI2UFS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D4_HSI2_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D4_HSI2_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D4_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D5_HSI2_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D5_HSI2_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_D5_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_XIU_P_HSI2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D0_HSI2_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D0_HSI2_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D0_HSI2_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D0_HSI2_IPCLKPORT_I_AXICLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D0_HSI2_IPCLKPORT_I_AXICLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D0_HSI2_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D1_HSI2_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D1_HSI2_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D1_HSI2_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D1_HSI2_IPCLKPORT_I_AXICLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D1_HSI2_IPCLKPORT_I_AXICLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICM_AXI_D1_HSI2_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICS_APB_P0_HSI2_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICS_APB_P0_HSI2_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICS_APB_P0_HSI2_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICS_APB_P1_HSI2_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICS_APB_P1_HSI2_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_BICS_APB_P1_HSI2_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SFMPU_HSI2_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SFMPU_HSI2_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SFMPU_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SPC_HSI2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SPC_HSI2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_HSI2_UID_SPC_HSI2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ISP_UID_VGEN_D_ISP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ISP_UID_VGEN_D_ISP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_ISP_UID_VGEN_D_ISP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_D_TZPC_ISP_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_D_TZPC_ISP_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_D_TZPC_ISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSREG_ISP_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSREG_ISP_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSREG_ISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_PMMU0_ISP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_PMMU0_ISP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_PMMU0_ISP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_D_ISP_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_D_ISP_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_D_ISP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_D_ISP_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_D_ISP_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_PPMU_D_ISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_QE_D0_ISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AXI_SI_D_ISP_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AXI_SI_D_ISP_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AXI_SI_D_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AXI_MI_P_ISP_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AXI_MI_P_ISP_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AXI_MI_P_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_AS_APB_ISP0_IPCLKPORT_PCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_AS_APB_ISP0_IPCLKPORT_PCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_AS_APB_ISP0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_MI_L0_TAA_ISP_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_MI_L0_TAA_ISP_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_MI_L0_TAA_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_SI_L0_ISP_SNW_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_SI_L0_ISP_SNW_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_LH_AST_SI_L0_ISP_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_ISP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_ISP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SYSMMU_S0_ISP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_CMU_ISP_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_CMU_ISP_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_ISP_CMU_ISP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_BICS_APB_P_ISP_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_BICS_APB_P_ISP_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_BICS_APB_P_ISP_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SFMPU_P_ISP_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SFMPU_P_ISP_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SFMPU_P_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_XIU_D1_ISP_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_XIU_D1_ISP_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_XIU_D1_ISP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AST_MI_L1_TAA_ISP_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AST_MI_L1_TAA_ISP_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AST_MI_L1_TAA_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AST_SI_L1_ISP_SNW_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AST_SI_L1_ISP_SNW_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_SLH_AST_SI_L1_ISP_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_BICM_AXI_D0_ISP_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_BICM_AXI_D0_ISP_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_BICM_AXI_D0_ISP_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_BICM_AXI_D0_ISP_IPCLKPORT_I_AXICLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_BICM_AXI_D0_ISP_IPCLKPORT_I_AXICLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_BICM_AXI_D0_ISP_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_CLK_ISP_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_RSTNSYNC_SR_CLK_ISP_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_XIU_D0_ISP_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_XIU_D0_ISP_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_ISP_UID_XIU_D0_ISP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_CMU_M2M_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_CMU_M2M_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_CMU_M2M_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_D_TZPC_M2M_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSREG_M2M_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_PPMU_D0_M2M_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_PMMU0_M2M_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SYSMMU_S0_M2M_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_SLH_AXI_MI_P_M2M_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M0_IPCLKPORT_PCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M0_IPCLKPORT_PCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D0_M2M_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_XIU_D1_M2M_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_JPEG_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_JPEG_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_JPEG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_JPEG_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_JPEG_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_JPEG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_M2M_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_M2M_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_M2M_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_M2M_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_M2M_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_QE_D_M2M_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_VGEN_LITE_D_M2M_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_VGEN_LITE_D_M2M_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_VGEN_LITE_D_M2M_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_JPEG_IPCLKPORT_I_SMFC_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_MI_IP_JPEG_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_MI_IP_JPEG_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_MI_IP_JPEG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_SI_IP_JPEG_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_SI_IP_JPEG_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_AXI_SI_IP_JPEG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_ACEL_SI_D0_M2M_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_ACEL_SI_D0_M2M_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_LH_ACEL_SI_D0_M2M_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_SR_CLK_M2M_JPEG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M_JPEG_IPCLKPORT_PCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M_JPEG_IPCLKPORT_PCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_AS_APB_M2M_JPEG_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_RSTNSYNC_CLK_M2M_JPEG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_2X1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_2X1_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_2X1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_VOTF_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_VOTF_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_M2M_UID_M2M_D0_IPCLKPORT_ACLK_VOTF_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_AXI_SI_D1_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SLH_AXI_MI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU0_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_S0_PMMU1_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D1_MFC_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D1_MFC_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D1_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MI_IT_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_VGEN_LITE_D_MFC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_VGEN_LITE_D_MFC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_VGEN_LITE_D_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_MI_ID_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S0_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D0_MFC_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D0_MFC_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D0_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_ATB_SI_IT_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_D0_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D2_WFD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_ID_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_FG_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_FG_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_FG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D3_MFC_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D3_MFC_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D3_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D3_MFC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D3_MFC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D3_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D4_MFC_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D4_MFC_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D4_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D4_MFC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D4_MFC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_PPMU_D4_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_VGEN_LITE_D_FG_MFC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_VGEN_LITE_D_FG_MFC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_VGEN_LITE_D_FG_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D2_MFC_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D2_MFC_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D2_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D3_MFC_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D3_MFC_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_XIU_D3_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S1_PMMU0_MFC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S1_PMMU0_MFC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S1_PMMU0_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S1_MFC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S1_MFC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_SYSMMU_S1_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_D2_MFC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_D2_MFC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_LH_AXI_SI_D2_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_AS_APB_FG_MFC_IPCLKPORT_PCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_AS_APB_FG_MFC_IPCLKPORT_PCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_AS_APB_FG_MFC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_FG_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_FG_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_FG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_FG_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_FG_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_CLK_MFC_NOCD_FG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_FG_SW_RESET_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_FG_SW_RESET_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MFC_UID_RSTNSYNC_SR_CLK_MFC_NOCD_FG_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SLH_AXI_MI_P_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_0_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_0_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SMC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_1_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_1_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_NOCD_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_P_MIF_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_P_MIF_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_P_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_0_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_0_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_1_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_1_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_SR_CLK_MIF_NOCD_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_SPC_MIF_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_SPC_MIF_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_SPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_SPMPU_P_MIF_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_SPMPU_P_MIF_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_SPMPU_P_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_SMC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_QCH_ADAPTER_DDRPHY1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_REF_CLK0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_REF_CLK0_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_REF_CLK1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_REF_CLK1_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_MON_CLK00_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_MON_CLK00_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_MON_CLK10_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_MON_CLK10_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_CLKMON_PLL_MIF_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_BIC_APB_S_MIF_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_BIC_APB_S_MIF_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_BIC_APB_S_MIF_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_PHY_PRESETN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_MISC_CMU_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_ACEL_SI_D_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA2_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA2_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA3_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA3_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA4_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA4_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PDMA4_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D0_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA0_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA0_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA1_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA1_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA2_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA2_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA3_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA3_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA3_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA3_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA4_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA4_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA4_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA4_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA4_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_PDMA4_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA0_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA0_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA1_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA1_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_SPDMA1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SPDMA1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_PMMU0_MISC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA0_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA0_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA1_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA1_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA2_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA2_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA3_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA3_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA4_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA4_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_PDMA4_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_SPDMA0_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_SPDMA0_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_SPDMA0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_SPDMA1_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_SPDMA1_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_SPDMA1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D0_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_D_TZPC_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_AD_APB_SYSMMU_S0_MISC_IPCLKPORT_PCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_AD_APB_SYSMMU_S0_MISC_IPCLKPORT_PCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_AD_APB_SYSMMU_S0_MISC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S0_MISC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSREG_MISC_2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D1_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT0_MISC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT0_MISC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT0_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_SR_CLK_MISC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER0_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_MI_L_ICC_CLUSTER2_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AST_SI_L_IRI_GIC_CLUSTER2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SLH_AXI_MI_P_MISC_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_GIC_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_GIC_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_GIC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_GIC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_GIC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_QE_D_GIC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_GIC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_GIC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VGEN_D_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_TMU_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VOLMON_INT_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VOLMON_INT_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_VOLMON_INT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_ID_MISC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_ID_MISC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_SI_ID_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_MI_ID_MISC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_MI_ID_MISC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_LH_AXI_MI_ID_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_ADC_MISC_IPCLKPORT_PCLK_S1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_ADC_MISC_IPCLKPORT_PCLK_S1_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_ADC_MISC_IPCLKPORT_PCLK_S1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_PPMU_D1_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_PMMU0_MISC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_PMMU0_MISC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_PMMU0_MISC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_MISC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_MISC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SYSMMU_S1_MISC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D2_MISC_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D2_MISC_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_XIU_D2_MISC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SFMPU_P_MISC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SFMPU_P_MISC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_SFMPU_P_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_BICM_AXI_D_MISC_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_BICM_AXI_D_MISC_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_BICM_AXI_D_MISC_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_BICM_AXI_D_MISC_IPCLKPORT_I_AXICLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_BICM_AXI_D_MISC_IPCLKPORT_I_AXICLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_BICM_AXI_D_MISC_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_BICS_APB_P_MISC_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_BICS_APB_P_MISC_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_BICS_APB_P_MISC_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK_FDC_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK_FDC_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_GIC_IPCLKPORT_GCLK_FDC_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_RSTNSYNC_CLK_MISC_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT1_MISC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT1_MISC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_MCT1_MISC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_AXI_US_64TO128_D_GIC_IPCLKPORT_MAINCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_AXI_US_64TO128_D_GIC_IPCLKPORT_MAINCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_MISC_UID_AXI_US_64TO128_D_GIC_IPCLKPORT_MAINCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_NOCL0_CMU_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SYSREG_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP0_NOCL0_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP0_NOCL0_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP0_NOCL0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP1_NOCL0_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP1_NOCL0_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE2AXI_DP1_NOCL0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_ACLK_NOCL0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_RSTNSYNC_CLK_NOCL0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ATB_SI_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_BDU_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D0_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D1_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D2_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_ACEL_MI_D3_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_P_NOCL0_IPCLKPORT_PCLK_NOCL0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_TREX_D_NOCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_D_TZPC_NOCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D0_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_MPACE_ASB_D3_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D0_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D1_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D3_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL2_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL2_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_SLH_AXI_SI_P_CPUCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_AST_MI_G_NOCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER2_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER2_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_LH_CHI_MI_D_CLUSTER2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL0_UID_WOW_D2_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPC_G_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MIF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_GIC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_SCI_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_SCI_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_SCI_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_SCI_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_SCI_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_SCI_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_SCI_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_SCI_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D0_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D1_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D2_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D3_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER0_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_MI_P_CLUSTER2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_SI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D0_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D1_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D2_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_D3_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP0_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP1_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_WOW_D_TREX_QURGENT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP2_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_POS_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_POS_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_RSTNSYNC_SR_CLK_NOCL0_NOCD_POS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CMU_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CMU_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SLH_AXI_SI_P_CMU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_LG_DNC_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_LG_DNC_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_AST_MI_LG_DNC_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_DP_TREX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_LH_TAXI_MI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_PPMU_P_CPUCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_BIC_APB_P_NOCL0_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_BIC_APB_P_NOCL0_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_BIC_APB_P_NOCL0_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SFMPU_P_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SFMPU_P_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SFMPU_P_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_I_TEST_CLK_DIV2_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_I_TEST_CLK_DIV2_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_I_TEST_CLK_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL0_UID_SCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_NOCL1_CMU_NOCL1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_NOCL1_CMU_NOCL1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_NOCL1_CMU_NOCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SYSREG_NOCL1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SYSREG_NOCL1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SYSREG_NOCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_ALIVE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_TREX_D_NOCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_D_TZPC_NOCL1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_D_TZPC_NOCL1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_D_TZPC_NOCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AST_SI_G_NOCL1_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AST_SI_G_NOCL1_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AST_SI_G_NOCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_D_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_CLK_NOCL1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_AXI_MI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL1_UID_LH_ACEL_MI_D_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_NOCL1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_NOCL1_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_TREX_P_NOCL1_IPCLKPORT_PCLK_NOCL1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_RSTNSYNC_SR_CLK_NOCL1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_HSI0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D_G3D_PTW_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D_G3D_PTW_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_AXI_MI_D_G3D_PTW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_CACHEAID_NOCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SLH_AXI_SI_P_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI2_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI2_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D0_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI2_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI2_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D1_HSI2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D0_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D0_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D0_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D1_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D1_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D1_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D2_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D2_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D2_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D3_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D3_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_D3_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_MI_P_NOCL0_NOCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D0_NOCL1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D2_NOCL1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D1_NOCL1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_TAXI_SI_D3_NOCL1_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_ALIVE_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_ALIVE_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_ALIVE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_ALIVE_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_ALIVE_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G_CSSYS_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G_CSSYS_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G_CSSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G_CSSYS_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G_CSSYS_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_G_CSSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_G3DMMU_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_G3DMMU_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_G3DMMU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_G3DMMU_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_G3DMMU_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D_G3DMMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D0_NOCL1_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D0_NOCL1_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D0_NOCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D0_NOCL1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D0_NOCL1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D0_NOCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D1_NOCL1_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D1_NOCL1_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D1_NOCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D1_NOCL1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D1_NOCL1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D1_NOCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D2_NOCL1_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D2_NOCL1_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D2_NOCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D2_NOCL1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D2_NOCL1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D2_NOCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D3_NOCL1_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D3_NOCL1_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D3_NOCL1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D3_NOCL1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D3_NOCL1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_D3_NOCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SFMPU_P_NOCL1_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SFMPU_P_NOCL1_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_SFMPU_P_NOCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_BIC_APB_P_NOCL1_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_BIC_APB_P_NOCL1_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_BIC_APB_P_NOCL1_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_LH_ACEL_MI_D_MISC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_P_HSI0_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_P_HSI0_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_P_HSI0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_P_HSI0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_P_HSI0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL1_UID_PPMU_P_HSI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_D_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SYSREG_NOCL2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SYSREG_NOCL2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SYSREG_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_D_TZPC_NOCL2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_D_TZPC_NOCL2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_D_TZPC_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_ACEL_MI_D_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF1_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF1_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_DPUF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF1_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF1_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D1_DPUF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ACC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ACC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_SNW_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_SNW_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D0_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ISP_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ISP_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_TAA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_TAA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AXI_MI_D_TAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AST_SI_G_NOCL2_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AST_SI_G_NOCL2_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_LH_AST_SI_G_NOCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_CLK_NOCL2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK_NOCL2_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK_NOCL2_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK_NOCL2_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_TREX_P_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ACC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ACC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPTX_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPTX_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPTX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_DPUF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_HSI1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ISP_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ISP_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_TAA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_TAA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_TAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_NOCL2_CMU_NOCL2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_NOCL2_CMU_NOCL2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_NOCL2_CMU_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_SNW_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_SNW_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_NOCL2_UID_SLH_AXI_SI_P_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_RSTNSYNC_SR_CLK_NOCL2_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D1_SNW_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D1_SNW_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D1_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D2_SNW_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D2_SNW_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D2_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D0_M2M_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D0_M2M_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_ACEL_MI_D0_M2M_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SLH_AXI_SI_P_M2M_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D0_NOCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D1_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D2_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_PPMU_D3_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D0_NOCL2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D1_NOCL2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D2_NOCL2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_SI_D3_NOCL2_NOCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_MI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_MI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_TAXI_MI_P_NOCL0_NOCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_CACHEAID_NOCL2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SFMPU_P_NOCL2_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SFMPU_P_NOCL2_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SFMPU_P_NOCL2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_BIC_APB_P_NOCL2_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_BIC_APB_P_NOCL2_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_BIC_APB_P_NOCL2_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_SLH_AXI_SI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D0_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D1_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D2_MFC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D2_MFC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_NOCL2_UID_LH_AXI_MI_D2_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SLH_AXI_MI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI00_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI01_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI02_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_PWM_IPCLKPORT_I_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_SFMPU_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_SFMPU_P_PERIC0_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_SFMPU_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI07_USI_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI07_USI_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI07_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI07_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_USI03_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_I3C2_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I3C_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I3C_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_SR_CLK_PERIC0_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI12_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI13_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SLH_AXI_MI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI14_USI_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI14_USI_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI14_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI09_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI11_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI13_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI14_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI15_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI16_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI17_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_SCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_SCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C4_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_SCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_SCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C5_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_SCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_SCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C6_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI15_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI16_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI17_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_SCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_SCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_I3C7_IPCLKPORT_I_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_USI12_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I3C_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I3C_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_SR_CLK_PERIC1_I3C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_SFMPU_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_SFMPU_P_PERIC1_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_PERIC1_UID_SFMPU_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_CORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_S2D_UID_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_SR_CLK_S2D_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_SDMA_CMU_SDMA_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_SDMA_CMU_SDMA_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_SDMA_CMU_SDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_SYSREG_SDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD0_MMU_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD1_MMU_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD2_MMU_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD3_MMU_SDMA_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD_SRAM_SDMA_DSP_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD_SRAM_SDMA_DSP_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_SI_LD_SRAM_SDMA_DSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_D_TZPC_SDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_CTRL_DNC_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_SLH_AXI_MI_LP_DNC_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_IP_SDMA_WRAP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_IP_SDMA_WRAP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_IP_SDMA_WRAP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_CLK_SDMA_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_RSTNSYNC_SR_CLK_SDMA_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ0_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ0_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ0_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ1_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ1_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ1_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ2_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ2_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ2_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ3_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ3_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ3_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ4_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ4_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ4_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ5_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ5_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_RDREQ5_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR0_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR0_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR0_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR1_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR1_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR1_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR2_GNPU_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR2_GNPU_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_WR2_GNPU_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AXI_MI_LD_SRAM_DNC_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_DSP_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_DSP_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_LH_AST_MI_LD_SRAM_DSP_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_SFMPU_P_SDMA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_SFMPU_P_SDMA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_SFMPU_P_SDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_BIC_APB_S_SDMA_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_BIC_APB_S_SDMA_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SDMA_UID_BIC_APB_S_SDMA_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI18_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI18_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI18_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT_MANUAL,
	V620_EVT0_CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI19_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI19_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI19_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI20_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI20_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI20_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI20_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_AP4_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_AP4_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_AP4_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT0_SFI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT0_SFI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT0_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SC_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI18_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI19_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_XSPI_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_XSPI_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_XSPI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_I_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_I_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SLH_AXI_MI_P_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SLH_AXI_MI_P_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_SLH_AXI_MI_P_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_AXI_SI_D_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_AXI_SI_D_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_AXI_SI_D_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_XSPI_IPCLKPORT_FLASH_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_XSPI_IPCLKPORT_FLASH_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_XSPI_IPCLKPORT_FLASH_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT0_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT0_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT1_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT1_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT2_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT2_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT2_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT3_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT3_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_LH_ATB_SI_LT3_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_IPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_IPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_USI21_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI21_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI21_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI21_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP1_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP1_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP1_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP1_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP0_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP0_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP1_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP1_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IDP1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP0_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP0_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP0_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP0_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP1_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP1_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IDP1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP0_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP0_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_I_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_I_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP0_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP0_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP1_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP1_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP7_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP7_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP7_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP2_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP2_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP3_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP3_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP6_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP6_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP6_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_DNC_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_DNC_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP5_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP5_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_AP5_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P0_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P0_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P1_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P1_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P2_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P2_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P2_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P3_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P3_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P3_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_VGEN_LITE_D_SFI_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_VGEN_LITE_D_SFI_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_VGEN_LITE_D_SFI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_SFI_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_SFI_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_SFI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_PMMU0_SFI_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_PMMU0_SFI_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SYSMMU_S0_PMMU0_SFI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D0_SFI_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D0_SFI_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D0_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P4_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P4_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P4_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MCT1_SFI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MCT1_SFI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MCT1_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_CLUSTER_SFI_DEBUG_IPCLKPORT_PCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_CLUSTER_SFI_DEBUG_IPCLKPORT_PCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_CLUSTER_SFI_DEBUG_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_PPMU_D_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_DMA_SFI_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_DMA_SFI_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_DMA_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XSPI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_ABOX_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_ABOX_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_ABOX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_SFI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_SFI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_MAILBOX_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_DAPAPBAP_MUX_SFI_IPCLKPORT_DAPCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_DAPAPBAP_MUX_SFI_IPCLKPORT_DAPCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_DAPAPBAP_MUX_SFI_IPCLKPORT_DAPCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ADM_DAP_G_SFI_IPCLKPORT_DAPCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ADM_DAP_G_SFI_IPCLKPORT_DAPCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ADM_DAP_G_SFI_IPCLKPORT_DAPCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_TMU_SFI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_TMU_SFI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_TMU_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP2_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP2_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP2_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP2_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP2_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP2_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RTCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RTCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RTCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_PCLKDBG_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_PCLKDBG_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_FMU_IPCLKPORT_PCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_FMU_IPCLKPORT_PCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_ASYNCAPB_FMU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P5_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P5_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFMPU_P5_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D3_SFI_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D3_SFI_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D3_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D0_SFI_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D0_SFI_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D0_SFI_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D0_SFI_IPCLKPORT_I_AXICLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D0_SFI_IPCLKPORT_I_AXICLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D0_SFI_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D1_SFI_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D1_SFI_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D1_SFI_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D1_SFI_IPCLKPORT_I_AXICLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D1_SFI_IPCLKPORT_I_AXICLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICM_AXI_D1_SFI_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D0_SFI_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D0_SFI_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D0_SFI_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D0_SFI_IPCLKPORT_I_AXICLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D0_SFI_IPCLKPORT_I_AXICLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D0_SFI_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D1_SFI_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D1_SFI_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D1_SFI_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D1_SFI_IPCLKPORT_I_AXICLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D1_SFI_IPCLKPORT_I_AXICLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D1_SFI_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D2_SFI_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D2_SFI_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D2_SFI_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D3_SFI_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D3_SFI_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D3_SFI_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D4_SFI_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D4_SFI_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D4_SFI_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_APB_P_SFI_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_APB_P_SFI_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_APB_P_SFI_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D2_SFI_IPCLKPORT_I_AXICLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D2_SFI_IPCLKPORT_I_AXICLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D2_SFI_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D3_SFI_IPCLKPORT_I_AXICLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D3_SFI_IPCLKPORT_I_AXICLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D3_SFI_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFI_CMU_SFI_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFI_CMU_SFI_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SFI_CMU_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D1_SFI_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D1_SFI_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D1_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D2_SFI_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D2_SFI_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XIU_D2_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP3_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP3_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_SI_IP3_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP3_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP3_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_LH_AXI_MI_IP3_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SBISTTBOX_SFI_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SBISTTBOX_SFI_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SBISTTBOX_SFI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_SR_CLK_SFI_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XHB_P_SFI_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XHB_P_SFI_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_XHB_P_SFI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D4_SFI_IPCLKPORT_I_AXICLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D4_SFI_IPCLKPORT_I_AXICLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_BICS_AXI_D4_SFI_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SLH_AXI_SI_IP4_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SLH_AXI_SI_IP4_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SLH_AXI_SI_IP4_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SLH_AXI_MI_IP4_SFI_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SLH_AXI_MI_IP4_SFI_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SFI_UID_SLH_AXI_MI_IP4_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SNW_CMU_SNW_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SNW_CMU_SNW_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SNW_CMU_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_D_TZPC_SNW_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_D_TZPC_SNW_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_D_TZPC_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSREG_SNW_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSREG_SNW_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSREG_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D0_SNW_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D0_SNW_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D0_SNW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D2_SNW_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D2_SNW_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D2_SNW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D0_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D1_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D0_SNW_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D0_SNW_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D0_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D1_SNW_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D1_SNW_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D1_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SLH_AXI_MI_P_SNW_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SLH_AXI_MI_P_SNW_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SLH_AXI_MI_P_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L0_ISP_SNW_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L0_ISP_SNW_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L0_ISP_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L_ACC_SNW_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L_ACC_SNW_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AST_MI_L_ACC_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_AS_APB_SNW_SNF0_0_IPCLKPORT_PCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_AS_APB_SNW_SNF0_0_IPCLKPORT_PCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_AS_APB_SNW_SNF0_0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D0_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D2_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_QE_D3_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_PPMU_D2_SNW_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D2_SNW_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D2_SNW_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_LH_AXI_SI_D2_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU0_SNW_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU0_SNW_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU0_SNW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU1_SNW_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU1_SNW_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU1_SNW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_SNW_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_SNW_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_SNW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU2_SNW_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU2_SNW_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SYSMMU_S0_PMMU2_SNW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SNF0_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SNF0_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SNF0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_WRP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_WRP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_WRP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D1_SNW_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D1_SNW_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D1_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D3_SNW_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D3_SNW_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_VGEN_D3_SNW_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICS_APB_P_SNW_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICS_APB_P_SNW_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICS_APB_P_SNW_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SFMPU_P_SNW_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SFMPU_P_SNW_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SFMPU_P_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SLH_AST_MI_L1_ISP_SNW_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SLH_AST_MI_L1_ISP_SNW_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_SLH_AST_MI_L1_ISP_SNW_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D3_SNW_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D3_SNW_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D3_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D4_SNW_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D4_SNW_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D4_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D5_SNW_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D5_SNW_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_XIU_D5_SNW_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D0_SNW_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D0_SNW_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D0_SNW_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D0_SNW_IPCLKPORT_I_AXICLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D0_SNW_IPCLKPORT_I_AXICLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D0_SNW_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D2_SNW_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D2_SNW_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D2_SNW_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D2_SNW_IPCLKPORT_I_AXICLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D2_SNW_IPCLKPORT_I_AXICLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D2_SNW_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D3_SNW_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D3_SNW_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D3_SNW_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D3_SNW_IPCLKPORT_I_AXICLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D3_SNW_IPCLKPORT_I_AXICLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_BICM_AXI_D3_SNW_IPCLKPORT_I_AXICLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_SR_CLK_SNW_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_RSTNSYNC_CLK_SNW_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D0_SNW_IPCLKPORT_MAINCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D0_SNW_IPCLKPORT_MAINCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D0_SNW_IPCLKPORT_MAINCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D1_SNW_IPCLKPORT_MAINCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D1_SNW_IPCLKPORT_MAINCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D1_SNW_IPCLKPORT_MAINCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D3_SNW_IPCLKPORT_MAINCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D3_SNW_IPCLKPORT_MAINCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SNW_UID_US_128_256_D3_SNW_IPCLKPORT_MAINCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SSP_CMU_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SLH_AXI_MI_P_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_D_TZPC_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSREG_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SECURITYCONTROLLER_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_PMMU0_SSP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_PMMU0_SSP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_PMMU0_SSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_BAAW_D_SSP_IPCLKPORT_I_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_BAAW_D_SSP_IPCLKPORT_I_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_BAAW_D_SSP_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D0_SSP_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D0_SSP_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D0_SSP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_ACEL_SI_D_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_D_SSP_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_D_SSP_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_D_SSP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_D_SSP_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_D_SSP_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_PPMU_D_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D0_SSP_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D0_SSP_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D0_SSP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D0_SSP_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D0_SSP_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D0_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D1_SSP_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D1_SSP_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D1_SSP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D1_SSP_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D1_SSP_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D1_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_ASYNCAPB_SYSMMU_IPCLKPORT_PCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_ASYNCAPB_SYSMMU_IPCLKPORT_PCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_ASYNCAPB_SYSMMU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_CLK_SSP_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RSTNSYNC_SR_CLK_SSP_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_SSP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_SSP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SYSMMU_S0_SSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D1_SSP_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D1_SSP_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_XIU_D1_SSP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_AXI_MI_ID_STRONG_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_AXI_MI_ID_STRONG_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_LH_AXI_MI_ID_STRONG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_RTIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D2_SSP_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D2_SSP_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D2_SSP_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D2_SSP_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D2_SSP_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_QE_D2_SSP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_VGEN_LITE_D_SSP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_VGEN_LITE_D_SSP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_VGEN_LITE_D_SSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_BICS_APB_P_SSP_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_BICS_APB_P_SSP_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_BICS_APB_P_SSP_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SFMPU_P_SSP_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SFMPU_P_SSP_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_SFMPU_P_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_ADK_DESERIAL_SSP_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_ADK_DESERIAL_SSP_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_ADK_DESERIAL_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_PUF_DESERIAL_SSP_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_PUF_DESERIAL_SSP_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_PUF_DESERIAL_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_REK_DESERIAL_SSP_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_REK_DESERIAL_SSP_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_SSP_UID_OTP_REK_DESERIAL_SSP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_STRONG_UID_STRONG_CMU_STRONG_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_STRONG_UID_STRONG_CMU_STRONG_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_STRONG_UID_STRONG_CMU_STRONG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSC_DIV2_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSC_DIV2_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_STRONG_UID_RSTNSYNC_CLK_STRONG_OSC_DIV2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AXI_SI_D_TAA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AXI_SI_D_TAA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AXI_SI_D_TAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_SLH_AXI_MI_P_TAA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_SLH_AXI_MI_P_TAA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_SLH_AXI_MI_P_TAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_MI_L_ACC_TAA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_MI_L_ACC_TAA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_MI_L_ACC_TAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_SI_L0_TAA_ISP_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_SI_L0_TAA_ISP_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_LH_AST_SI_L0_TAA_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_AS_APB_TAA0_IPCLKPORT_PCLKM_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_AS_APB_TAA0_IPCLKPORT_PCLKM_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_AS_APB_TAA0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_D_TAA_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_D_TAA_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_D_TAA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_D_TAA_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_D_TAA_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_D_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_S0_PMMU0_TAA_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_S0_PMMU0_TAA_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_S0_PMMU0_TAA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_PCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_PCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_QE_D0_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_VGEN_D_TAA_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_VGEN_D_TAA_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_VGEN_D_TAA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCD_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCD_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCP_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCP_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_RSTNSYNC_SR_CLK_TAA_NOCP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_SYSMMU_S0_TAA_IPCLKPORT_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_SYSMMU_S0_TAA_IPCLKPORT_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_SYSMMU_S0_TAA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_BICS_APB_P_TAA_IPCLKPORT_I_APBCLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_BICS_APB_P_TAA_IPCLKPORT_I_APBCLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_BICS_APB_P_TAA_IPCLKPORT_I_APBCLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_SFMPU_P_TAA_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_SFMPU_P_TAA_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_SFMPU_P_TAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_SLH_AST_SI_L1_TAA_ISP_IPCLKPORT_I_CLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_SLH_AST_SI_L1_TAA_ISP_IPCLKPORT_I_CLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_SLH_AST_SI_L1_TAA_ISP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_XIU_D0_TAA_IPCLKPORT_ACLK_CG_VAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_XIU_D0_TAA_IPCLKPORT_ACLK_MANUAL,
	V620_EVT0_CLK_CON_GAT_CLK_BLK_TAA_UID_XIU_D0_TAA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_ACC_CSIS_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLK_MIF_BUSD_0_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLK_MIF_BUSD_1_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLKCMU_OTP_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_MISC_OSC_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_CLK_MIF_NOCD_S2D_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CLK_CON_DIV_DIV_CLK_STRONG_OSC_DIV2_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_QCH_CON_ACC_CMU_ACC_QCH_ENABLE,
	V620_EVT0_QCH_CON_ACC_CMU_ACC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_ACC_CMU_ACC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICM_AXI_D0_ACC_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICM_AXI_D0_ACC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICM_AXI_D0_ACC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICM_AXI_D0_ACC_QCH_AXI_ENABLE,
	V620_EVT0_QCH_CON_BICM_AXI_D0_ACC_QCH_AXI_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICM_AXI_D0_ACC_QCH_AXI_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICS_APB_P_ACC_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICS_APB_P_ACC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICS_APB_P_ACC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CSIS_LINK_MUX2X4_QCH_CSIS2_ENABLE,
	V620_EVT0_QCH_CON_CSIS_LINK_MUX2X4_QCH_CSIS2_CLOCK_REQ,
	V620_EVT0_QCH_CON_CSIS_LINK_MUX2X4_QCH_CSIS2_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CSIS_LINK_MUX2X4_QCH_CSIS3_ENABLE,
	V620_EVT0_QCH_CON_CSIS_LINK_MUX2X4_QCH_CSIS3_CLOCK_REQ,
	V620_EVT0_QCH_CON_CSIS_LINK_MUX2X4_QCH_CSIS3_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CSIS_LINK_MUX2X4_QCH_CSIS4_ENABLE,
	V620_EVT0_QCH_CON_CSIS_LINK_MUX2X4_QCH_CSIS4_CLOCK_REQ,
	V620_EVT0_QCH_CON_CSIS_LINK_MUX2X4_QCH_CSIS4_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CSIS_LINK_MUX2X4_QCH_CSIS5_ENABLE,
	V620_EVT0_QCH_CON_CSIS_LINK_MUX2X4_QCH_CSIS5_CLOCK_REQ,
	V620_EVT0_QCH_CON_CSIS_LINK_MUX2X4_QCH_CSIS5_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_ACC_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_ACC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_ACC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ISPPRE_QCH_ENABLE,
	V620_EVT0_QCH_CON_ISPPRE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_ISPPRE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ISPPRE_QCH_CSYNC_ENABLE,
	V620_EVT0_QCH_CON_ISPPRE_QCH_CSYNC_CLOCK_REQ,
	V620_EVT0_QCH_CON_ISPPRE_QCH_CSYNC_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_L_ACC_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_L_ACC_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_L_ACC_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_L_ACC_TAA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_L_ACC_TAA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_L_ACC_TAA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_D_ACC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_D_ACC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_D_ACC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ORBMCH_QCH_ENABLE,
	V620_EVT0_QCH_CON_ORBMCH_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_ORBMCH_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D_ACC_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D_ACC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D_ACC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_D_ISPPRE_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_D_ISPPRE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_D_ISPPRE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_D_ORBMCH_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_D_ORBMCH_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_D_ORBMCH_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_P_ACC_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_P_ACC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_P_ACC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_ACC_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_ACC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_ACC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_ACC_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_ACC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_ACC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_ACC_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_ACC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_ACC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_ACC_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_ACC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_ACC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_D_ISPPRE_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_D_ISPPRE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_D_ISPPRE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_LITE_D_ORBMCH_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_LITE_D_ORBMCH_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_LITE_D_ORBMCH_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_APBIF_GPIO_ALIVE_QCH_ENABLE,
	V620_EVT0_QCH_CON_APBIF_GPIO_ALIVE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_APBIF_GPIO_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH_ENABLE,
	V620_EVT0_QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_APBIF_INTCOMB_VGPIO2AP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH_ENABLE,
	V620_EVT0_QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_APBIF_INTCOMB_VGPIO2APM_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH_ENABLE,
	V620_EVT0_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_APBIF_INTCOMB_VGPIO2PMU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_APBIF_PMU_ALIVE_QCH_ENABLE,
	V620_EVT0_QCH_CON_APBIF_PMU_ALIVE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_APBIF_PMU_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_APBIF_RTC_QCH_ENABLE,
	V620_EVT0_QCH_CON_APBIF_RTC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_APBIF_RTC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_APBIF_TOP_RTC_QCH_ENABLE,
	V620_EVT0_QCH_CON_APBIF_TOP_RTC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_APBIF_TOP_RTC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_APM_CMU_APM_QCH_ENABLE,
	V620_EVT0_QCH_CON_APM_CMU_APM_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_APM_CMU_APM_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_APM_DTA_QCH_ENABLE,
	V620_EVT0_QCH_CON_APM_DTA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_APM_DTA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ASYNCAHB_MI_APM_QCH_ENABLE,
	V620_EVT0_QCH_CON_ASYNCAHB_MI_APM_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_ASYNCAHB_MI_APM_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BIC_APB_ALIVE_QCH_ENABLE,
	V620_EVT0_QCH_CON_BIC_APB_ALIVE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BIC_APB_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_APM_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_APM_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_APM_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_GREBE_APM_QCH_GREBE_ENABLE,
	V620_EVT0_QCH_CON_GREBE_APM_QCH_GREBE_CLOCK_REQ,
	V620_EVT0_QCH_CON_GREBE_APM_QCH_GREBE_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_GREBE_APM_QCH_DBG_ENABLE,
	V620_EVT0_QCH_CON_GREBE_APM_QCH_DBG_CLOCK_REQ,
	V620_EVT0_QCH_CON_GREBE_APM_QCH_DBG_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH_ENABLE,
	V620_EVT0_QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_HW_SCANDUMP_CLKSTOP_CTRL_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_INTMEM_ALIVE_QCH_ENABLE,
	V620_EVT0_QCH_CON_INTMEM_ALIVE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_INTMEM_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_ID_DBGCORE_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_D_ALIVE_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_D_ALIVE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_D_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP_ALIVE_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP_ALIVE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_MAILBOX_APM_AP_QCH_ENABLE,
	V620_EVT0_QCH_CON_MAILBOX_APM_AP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_MAILBOX_APM_AP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_MAILBOX_APM_SFI0_QCH_ENABLE,
	V620_EVT0_QCH_CON_MAILBOX_APM_SFI0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_MAILBOX_APM_SFI0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_MAILBOX_APM_SFI1_QCH_ENABLE,
	V620_EVT0_QCH_CON_MAILBOX_APM_SFI1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_MAILBOX_APM_SFI1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_MAILBOX_AP_DBGCORE_QCH_ENABLE,
	V620_EVT0_QCH_CON_MAILBOX_AP_DBGCORE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_MAILBOX_AP_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PMU_QCH_PMU_ENABLE,
	V620_EVT0_QCH_CON_PMU_QCH_PMU_CLOCK_REQ,
	V620_EVT0_QCH_CON_PMU_QCH_PMU_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PMU_INTR_GEN_QCH_ENABLE,
	V620_EVT0_QCH_CON_PMU_INTR_GEN_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PMU_INTR_GEN_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ROM_CRC32_HCU_QCH_ENABLE,
	V620_EVT0_QCH_CON_ROM_CRC32_HCU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_ROM_CRC32_HCU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ROM_CRC32_HOST_QCH_ENABLE,
	V620_EVT0_QCH_CON_ROM_CRC32_HOST_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_ROM_CRC32_HOST_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_APM_NOC_QCH_GREBE_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_APM_NOC_QCH_GREBE_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_APM_NOC_QCH_GREBE_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_ALIVE_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_ALIVE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_INTMEM_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_INTMEM_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_INTMEM_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SPC_APM_QCH_ENABLE,
	V620_EVT0_QCH_CON_SPC_APM_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SPC_APM_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SPMI_MASTER_PMIC_QCH_P_ENABLE,
	V620_EVT0_QCH_CON_SPMI_MASTER_PMIC_QCH_P_CLOCK_REQ,
	V620_EVT0_QCH_CON_SPMI_MASTER_PMIC_QCH_P_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SPMI_MASTER_PMIC_QCH_S_ENABLE,
	V620_EVT0_QCH_CON_SPMI_MASTER_PMIC_QCH_S_CLOCK_REQ,
	V620_EVT0_QCH_CON_SPMI_MASTER_PMIC_QCH_S_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_ALIVE_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_ALIVE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_ALIVE_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_ALIVE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_APM_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_APM_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_APM_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_LITE_APM_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_LITE_APM_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_LITE_APM_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_WDT_APM_QCH_ENABLE,
	V620_EVT0_QCH_CON_WDT_APM_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_WDT_APM_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ABOX_QCH_ACLK_ENABLE,
	V620_EVT0_QCH_CON_ABOX_QCH_ACLK_CLOCK_REQ,
	V620_EVT0_QCH_CON_ABOX_QCH_ACLK_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK0_ENABLE,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK0_CLOCK_REQ,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK1_ENABLE,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK1_CLOCK_REQ,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK2_ENABLE,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK2_CLOCK_REQ,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK2_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK3_ENABLE,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK3_CLOCK_REQ,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK3_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_ABOX_DMY_QCH_CPU_ENABLE,
	V620_EVT0_DMYQCH_CON_ABOX_DMY_QCH_CPU_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_ABOX_DMY_QCH_CPU_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_ABOX_DMY_QCH_IRQ_ENABLE,
	V620_EVT0_DMYQCH_CON_ABOX_DMY_QCH_IRQ_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_ABOX_DMY_QCH_IRQ_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ABOX_QCH_CNT_ENABLE,
	V620_EVT0_QCH_CON_ABOX_QCH_CNT_CLOCK_REQ,
	V620_EVT0_QCH_CON_ABOX_QCH_CNT_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK5_ENABLE,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK5_CLOCK_REQ,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK5_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK6_ENABLE,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK6_CLOCK_REQ,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK6_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ABOX_QCH_SWP0_ENABLE,
	V620_EVT0_QCH_CON_ABOX_QCH_SWP0_CLOCK_REQ,
	V620_EVT0_QCH_CON_ABOX_QCH_SWP0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ABOX_QCH_SWP1_ENABLE,
	V620_EVT0_QCH_CON_ABOX_QCH_SWP1_CLOCK_REQ,
	V620_EVT0_QCH_CON_ABOX_QCH_SWP1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK8_ENABLE,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK8_CLOCK_REQ,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK8_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK9_ENABLE,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK9_CLOCK_REQ,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK9_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLKS0_ENABLE,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLKS0_CLOCK_REQ,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLKS0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLKS1_ENABLE,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLKS1_CLOCK_REQ,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLKS1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK4_ENABLE,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK4_CLOCK_REQ,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK4_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK7_ENABLE,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK7_CLOCK_REQ,
	V620_EVT0_QCH_CON_ABOX_QCH_BCLK7_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_AUD_CMU_AUD_QCH_ENABLE,
	V620_EVT0_QCH_CON_AUD_CMU_AUD_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_AUD_CMU_AUD_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_AUD_ETHERNET_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_AUD_ETHERNET_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_AUD_ETHERNET_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICS_APB_P0_AUD_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICS_APB_P0_AUD_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICS_APB_P0_AUD_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICS_APB_P1_AUD_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICS_APB_P1_AUD_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICS_APB_P1_AUD_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_AUD_QCH_APB_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_AUD_QCH_APB_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_AUD_QCH_APB_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_AUD_QCH_REF0_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_AUD_QCH_REF0_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_AUD_QCH_REF0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_AUD_QCH_REF1_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_AUD_QCH_REF1_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_AUD_QCH_REF1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_AUD_QCH_MON0_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_AUD_QCH_MON0_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_AUD_QCH_MON0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_AUD_QCH_MON1_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_AUD_QCH_MON1_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_AUD_QCH_MON1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_AVB_QCH_APB_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_AVB_QCH_APB_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_AVB_QCH_APB_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_AVB_QCH_REF0_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_AVB_QCH_REF0_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_AVB_QCH_REF0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_AVB_QCH_REF1_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_AVB_QCH_REF1_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_AVB_QCH_REF1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_AVB_QCH_MON0_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_AVB_QCH_MON0_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_AVB_QCH_MON0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_AVB_QCH_MON1_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_AVB_QCH_MON1_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_AVB_QCH_MON1_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_DFTMUX_AUD_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_DFTMUX_AUD_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_DFTMUX_AUD_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_AUD_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_AUD_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_AUD_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_GPIO_AUD_QCH_ENABLE,
	V620_EVT0_QCH_CON_GPIO_AUD_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_GPIO_AUD_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP_AUD_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP_AUD_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP_AUD_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_D_AUD_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_D_AUD_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_D_AUD_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP_AUD_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP_AUD_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP_AUD_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D_AUD_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D_AUD_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D_AUD_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_AUD_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_AUD_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_AUD_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_AUD_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_AUD_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_AUD_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_AUD_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_AUD_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_AUD_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_AUD_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_AUD_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_AUD_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_AUD_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_AUD_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_AUD_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_AUD0_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_AUD0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_AUD0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_AUD1_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_AUD1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_AUD1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_AUD2_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_AUD2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_AUD2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_LITE_AUD_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_LITE_AUD_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_LITE_AUD_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_WDT_AUD0_QCH_ENABLE,
	V620_EVT0_QCH_CON_WDT_AUD0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_WDT_AUD0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_WDT_AUD1_QCH_ENABLE,
	V620_EVT0_QCH_CON_WDT_AUD1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_WDT_AUD1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_ADD_CH_CLK_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_ADD_CH_CLK_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_ADD_CH_CLK_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_APB_ENABLE,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_APB_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_APB_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_REF0_ENABLE,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_REF0_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_REF0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_REF1_ENABLE,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_REF1_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_REF1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON00_ENABLE,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON00_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON00_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON10_ENABLE,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON10_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON10_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON01_ENABLE,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON01_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON01_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON11_ENABLE,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON11_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON11_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON02_ENABLE,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON02_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON02_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON12_ENABLE,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON12_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON12_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON03_ENABLE,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON03_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON03_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON13_ENABLE,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON13_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON0_PLL_SHARED_QCH_MON13_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_APB_ENABLE,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_APB_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_APB_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_REF0_ENABLE,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_REF0_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_REF0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_REF1_ENABLE,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_REF1_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_REF1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON00_ENABLE,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON00_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON00_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON10_ENABLE,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON10_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON10_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON01_ENABLE,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON01_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON01_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON11_ENABLE,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON11_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON11_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON02_ENABLE,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON02_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON02_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON12_ENABLE,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON12_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON12_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON03_ENABLE,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON03_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON03_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON13_ENABLE,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON13_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON1_PLL_SHARED_QCH_MON13_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_CMU_TOP_CMUREF_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_CMU_TOP_CMUREF_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_CMU_TOP_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK0_ENABLE,
	V620_EVT0_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK0_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK0_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK1_ENABLE,
	V620_EVT0_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK1_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK1_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK2_ENABLE,
	V620_EVT0_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK2_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK2_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK3_ENABLE,
	V620_EVT0_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK3_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_DFTMUX_CMU_QCH_CIS_MCLK3_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_CMU_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_CMU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_CMU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_PLLCLKOUT_CMU_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_PLLCLKOUT_CMU_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_PLLCLKOUT_CMU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFR_APBIF_CMU_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFR_APBIF_CMU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFR_APBIF_CMU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_CMU_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_CMU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_CMU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICM_AXI_P_CPUCL0_QCH_BIC_APB_ENABLE,
	V620_EVT0_QCH_CON_BICM_AXI_P_CPUCL0_QCH_BIC_APB_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICM_AXI_P_CPUCL0_QCH_BIC_APB_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICM_AXI_P_CPUCL0_QCH_BIC_AXI_ENABLE,
	V620_EVT0_QCH_CON_BICM_AXI_P_CPUCL0_QCH_BIC_AXI_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICM_AXI_P_CPUCL0_QCH_BIC_AXI_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICS_APB_P_CPUCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICS_APB_P_CPUCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICS_APB_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BPS_CPUCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_BPS_CPUCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BPS_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL0_QCH_APB_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL0_QCH_APB_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL0_QCH_APB_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL0_QCH_REF_CLK0_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL0_QCH_REF_CLK0_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL0_QCH_REF_CLK0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL0_QCH_REF_CLK1_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL0_QCH_REF_CLK1_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL0_QCH_REF_CLK1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL0_QCH_MON_CLK00_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL0_QCH_MON_CLK00_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL0_QCH_MON_CLK00_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL0_QCH_MON_CLK10_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL0_QCH_MON_CLK10_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL0_QCH_MON_CLK10_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLUSTER0_QCH_SCLK_ENABLE,
	V620_EVT0_QCH_CON_CLUSTER0_QCH_SCLK_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLUSTER0_QCH_SCLK_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLUSTER0_QCH_ATCLK_ENABLE,
	V620_EVT0_QCH_CON_CLUSTER0_QCH_ATCLK_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLUSTER0_QCH_ATCLK_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLUSTER0_QCH_PDBGCLK_ENABLE,
	V620_EVT0_QCH_CON_CLUSTER0_QCH_PDBGCLK_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLUSTER0_QCH_PDBGCLK_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLUSTER0_QCH_GICCLK_ENABLE,
	V620_EVT0_QCH_CON_CLUSTER0_QCH_GICCLK_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLUSTER0_QCH_GICCLK_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLUSTER0_QCH_DBG_PD_ENABLE,
	V620_EVT0_QCH_CON_CLUSTER0_QCH_DBG_PD_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLUSTER0_QCH_DBG_PD_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLUSTER0_QCH_PCLK_ENABLE,
	V620_EVT0_QCH_CON_CLUSTER0_QCH_PCLK_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLUSTER0_QCH_PCLK_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_ENABLE,
	V620_EVT0_DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_CLUSTER0_QCH_CORE_ENABLE,
	V620_EVT0_DMYQCH_CON_CLUSTER0_QCH_CORE_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_CLUSTER0_QCH_CORE_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_ENABLE,
	V620_EVT0_QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CPUCL0_CMU_CPUCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_CPUCL0_CMU_CPUCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_CPUCL0_CMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CSSYS_QCH_ENABLE,
	V620_EVT0_QCH_CON_CSSYS_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_CPUCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_CPUCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_L_ICC_CLUSTER0_GIC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ATB_MI_IT0_CPUCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ATB_MI_IT0_CPUCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ATB_MI_IT0_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ATB_MI_IT1_CPUCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ATB_MI_IT1_CPUCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ATB_MI_IT1_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ATB_MI_IT2_CPUCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ATB_MI_IT2_CPUCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ATB_MI_IT2_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ATB_MI_IT3_CPUCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ATB_MI_IT3_CPUCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ATB_MI_IT3_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ATB_MI_LT0_CPUCL2_CPUCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ATB_MI_LT0_CPUCL2_CPUCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ATB_MI_LT0_CPUCL2_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ATB_MI_LT0_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ATB_MI_LT0_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ATB_MI_LT0_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ATB_MI_LT1_CPUCL2_CPUCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ATB_MI_LT1_CPUCL2_CPUCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ATB_MI_LT1_CPUCL2_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ATB_MI_LT1_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ATB_MI_LT1_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ATB_MI_LT1_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ATB_MI_LT2_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ATB_MI_LT2_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ATB_MI_LT2_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ATB_MI_LT3_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ATB_MI_LT3_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ATB_MI_LT3_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ATB_MI_T_BDU_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ATB_MI_T_BDU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ATB_MI_T_BDU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ATB_SI_IT0_CPUCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ATB_SI_IT0_CPUCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ATB_SI_IT0_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ATB_SI_IT1_CPUCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ATB_SI_IT1_CPUCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ATB_SI_IT1_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ATB_SI_IT2_CPUCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ATB_SI_IT2_CPUCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ATB_SI_IT2_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ATB_SI_IT3_CPUCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ATB_SI_IT3_CPUCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ATB_SI_IT3_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_IG_CSSYS_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_IG_CSSYS_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_IG_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_IG_ETR_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_IG_ETR_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_IG_ETR_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_IG_STM_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_IG_STM_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_IG_STM_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_G_CSSYS_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_G_CSSYS_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_IG_CSSYS_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_IG_CSSYS_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_IG_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_IG_ETR_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_IG_ETR_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_IG_ETR_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_IG_STM_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_IG_STM_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_IG_STM_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_CHI_SI_D_CLUSTER0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_CHI_SI_D_CLUSTER0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_CHI_SI_D_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_CPUCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_CPUCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_QCH_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_CPUCL0_CSSYS_ATCLK_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_QCH_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_CPUCL0_CSSYS_PCLKDBG_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SECJTAG_QCH_ENABLE,
	V620_EVT0_QCH_CON_SECJTAG_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SECJTAG_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_P_CPUCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_P_CPUCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_G_DBGCORE_ALIVE_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_CLUSTER0_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_CLUSTER0_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_CLUSTER0_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_CPUCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_CPUCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_ADM_APB_G_CLUSTER2_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_ADM_APB_G_CLUSTER2_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_ADM_APB_G_CLUSTER2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICM_AXI_P_CPUCL2_QCH_BIC_APB_ENABLE,
	V620_EVT0_QCH_CON_BICM_AXI_P_CPUCL2_QCH_BIC_APB_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICM_AXI_P_CPUCL2_QCH_BIC_APB_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICM_AXI_P_CPUCL2_QCH_BIC_AXI_ENABLE,
	V620_EVT0_QCH_CON_BICM_AXI_P_CPUCL2_QCH_BIC_AXI_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICM_AXI_P_CPUCL2_QCH_BIC_AXI_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICS_APB_P_CPUCL2_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICS_APB_P_CPUCL2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICS_APB_P_CPUCL2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL2_QCH_APB_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL2_QCH_APB_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL2_QCH_APB_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL2_QCH_REF_CLK0_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL2_QCH_REF_CLK0_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL2_QCH_REF_CLK0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL2_QCH_REF_CLK1_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL2_QCH_REF_CLK1_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL2_QCH_REF_CLK1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL2_QCH_MON_CLK0_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL2_QCH_MON_CLK0_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL2_QCH_MON_CLK0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL2_QCH_MON_CLK1_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL2_QCH_MON_CLK1_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_CPUCL2_QCH_MON_CLK1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLUSTER2_QCH_SCLK_ENABLE,
	V620_EVT0_QCH_CON_CLUSTER2_QCH_SCLK_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLUSTER2_QCH_SCLK_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLUSTER2_QCH_ATCLK_ENABLE,
	V620_EVT0_QCH_CON_CLUSTER2_QCH_ATCLK_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLUSTER2_QCH_ATCLK_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLUSTER2_QCH_DBG_PD_ENABLE,
	V620_EVT0_QCH_CON_CLUSTER2_QCH_DBG_PD_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLUSTER2_QCH_DBG_PD_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_CLUSTER2_QCH_PERIPHCLK_ENABLE,
	V620_EVT0_DMYQCH_CON_CLUSTER2_QCH_PERIPHCLK_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_CLUSTER2_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLUSTER2_QCH_PCLK_ENABLE,
	V620_EVT0_QCH_CON_CLUSTER2_QCH_PCLK_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLUSTER2_QCH_PCLK_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_CLUSTER2_QCH_CORE_ENABLE,
	V620_EVT0_DMYQCH_CON_CLUSTER2_QCH_CORE_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_CLUSTER2_QCH_CORE_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLUSTER2_QCH_PDBGCLK_ENABLE,
	V620_EVT0_QCH_CON_CLUSTER2_QCH_PDBGCLK_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLUSTER2_QCH_PDBGCLK_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLUSTER2_QCH_GIC_ENABLE,
	V620_EVT0_QCH_CON_CLUSTER2_QCH_GIC_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLUSTER2_QCH_GIC_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_CMU_CPUCL2_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_ENABLE,
	V620_EVT0_QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_CMU_CPUCL2_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CPUCL2_CMU_CPUCL2_QCH_ENABLE,
	V620_EVT0_QCH_CON_CPUCL2_CMU_CPUCL2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_CPUCL2_CMU_CPUCL2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_CPUCL2_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_CPUCL2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_CPUCL2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER2_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_L_IRI_GIC_CLUSTER2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_L_ICC_CLUSTER2_GIC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_L_ICC_CLUSTER2_GIC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_L_ICC_CLUSTER2_GIC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ATB_SI_LT0_CPUCL2_CPUCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ATB_SI_LT0_CPUCL2_CPUCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ATB_SI_LT0_CPUCL2_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ATB_SI_LT1_CPUCL2_CPUCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ATB_SI_LT1_CPUCL2_CPUCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ATB_SI_LT1_CPUCL2_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_CHI_SI_D_CLUSTER2_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_CHI_SI_D_CLUSTER2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_CHI_SI_D_CLUSTER2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_CPUCL2_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_CPUCL2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_CPUCL2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_P_CPUCL2_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_P_CPUCL2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_P_CPUCL2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_CPUCL2_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_CPUCL2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_CPUCL2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_CLUSTER2_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_CLUSTER2_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_CLUSTER2_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_CPUCL2_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_CPUCL2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_CPUCL2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_APBIF_CSSYS_ALIVE_QCH_ENABLE,
	V620_EVT0_QCH_CON_APBIF_CSSYS_ALIVE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_APBIF_CSSYS_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_APBIF_S2D_DBGCORE_QCH_ENABLE,
	V620_EVT0_QCH_CON_APBIF_S2D_DBGCORE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_APBIF_S2D_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DBGCORE_CMU_DBGCORE_QCH_ENABLE,
	V620_EVT0_QCH_CON_DBGCORE_CMU_DBGCORE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_DBGCORE_CMU_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_DBGCORE_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_DBGCORE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE_ENABLE,
	V620_EVT0_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE_CLOCK_REQ,
	V620_EVT0_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_GREBE_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG_ENABLE,
	V620_EVT0_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG_CLOCK_REQ,
	V620_EVT0_QCH_CON_GREBEINTEGRATION_DBGCORE_QCH_DBG_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP_ALIVE_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP_ALIVE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_ID_DBGCORE_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_DBGCORE_GREBE_QCH_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_DBGCORE_GREBE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_DBGCORE_GREBE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_G_DBGCORE_ALIVE_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_G_SCAN2DRAM_ALIVE_MIF0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_DBGCORE_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_DBGCORE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_DBGCORE_CORE_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_DBGCORE_CORE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_DBGCORE_CORE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_WDT_DBGCORE_QCH_ENABLE,
	V620_EVT0_QCH_CON_WDT_DBGCORE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_WDT_DBGCORE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_ADM_DAP_DNC_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_ADM_DAP_DNC_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_ADM_DAP_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BAAW_P_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_BAAW_P_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BAAW_P_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BIC_APB_S0_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_BIC_APB_S0_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BIC_APB_S0_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BIC_APB_S1_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_BIC_APB_S1_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BIC_APB_S1_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DNC_CMU_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_DNC_CMU_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_DNC_CMU_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_IP_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_IP_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_IP_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_LG_DNC_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_LG_DNC_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_LG_DNC_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_ID_IPDNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_ID_IPDNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_ID_IPDNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD0_MMU_SDMA_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD0_MMU_SDMA_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD0_MMU_SDMA_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD1_MMU_SDMA_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD1_MMU_SDMA_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD1_MMU_SDMA_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD2_MMU_SDMA_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD2_MMU_SDMA_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD2_MMU_SDMA_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD3_MMU_SDMA_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD3_MMU_SDMA_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD3_MMU_SDMA_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_CTRL_DSP_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_CTRL_GNPU_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_DRAM_DSP_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_DRAM_GNPU_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_ID_IPDNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_ID_IPDNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_ID_IPDNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_DSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_GNPU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_CTRL_DNC_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_SRAM_DNC_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_SRAM_DNC_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_SRAM_DNC_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D0_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D0_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D0_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D1_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D1_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D1_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D2_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D2_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D2_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D3_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D3_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D3_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D0_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D0_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D0_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D1_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D1_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D1_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D2_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D2_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D2_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D3_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D3_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D3_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D4_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D4_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D4_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_P0_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_P0_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_P0_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_P1_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_P1_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_P1_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_LP_DNC_DSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_LP_DNC_DSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_LP_DNC_DSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_LP_DNC_GNPU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_LP_DNC_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_LP_DNC_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_LP_DNC_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_DNC_QCH_S0_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_DNC_QCH_S0_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_DNC_QCH_S0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_DNC_QCH_S0_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_DNC_QCH_S0_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_DNC_QCH_S0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU1_DNC_QCH_S0_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU1_DNC_QCH_S0_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU1_DNC_QCH_S0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU2_DNC_QCH_S0_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU2_DNC_QCH_S0_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU2_DNC_QCH_S0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU3_DNC_QCH_S0_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU3_DNC_QCH_S0_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU3_DNC_QCH_S0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S1_DNC_QCH_S0_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S1_DNC_QCH_S0_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S1_DNC_QCH_S0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S1_PMMU0_DNC_QCH_S0_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S1_PMMU0_DNC_QCH_S0_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S1_PMMU0_DNC_QCH_S0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_TREX_D_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_TREX_D_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_TREX_D_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_LITE_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_LITE_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_LITE_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BIC_DPTX_QCH_ENABLE,
	V620_EVT0_QCH_CON_BIC_DPTX_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BIC_DPTX_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DPTX_CMU_DPTX_QCH_ENABLE,
	V620_EVT0_QCH_CON_DPTX_CMU_DPTX_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_DPTX_CMU_DPTX_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DP_LINK0_QCH_OSC_ENABLE,
	V620_EVT0_QCH_CON_DP_LINK0_QCH_OSC_CLOCK_REQ,
	V620_EVT0_QCH_CON_DP_LINK0_QCH_OSC_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DP_LINK0_QCH_GTC_ENABLE,
	V620_EVT0_QCH_CON_DP_LINK0_QCH_GTC_CLOCK_REQ,
	V620_EVT0_QCH_CON_DP_LINK0_QCH_GTC_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DP_LINK0_QCH_PCLK_ENABLE,
	V620_EVT0_QCH_CON_DP_LINK0_QCH_PCLK_CLOCK_REQ,
	V620_EVT0_QCH_CON_DP_LINK0_QCH_PCLK_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_DPTX_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_DPTX_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_DPTX_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_DPTX_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_DPTX_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_DPTX_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_DPTX_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_DPTX_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_DPTX_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_DPTX_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_DPTX_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_DPTX_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_QCH_CTRL_APB_ENABLE,
	V620_EVT0_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_QCH_CTRL_APB_CLOCK_REQ,
	V620_EVT0_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_QCH_CTRL_APB_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_QCH_TCA_ENABLE,
	V620_EVT0_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_QCH_TCA_CLOCK_REQ,
	V620_EVT0_QCH_CON_DWC_USBC31DPTXPHY_UPCS_X4_NS_X1_X4_PIPE_WRAP_INST0_QCH_TCA_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICS_APB_P0_DPUB_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICS_APB_P0_DPUB_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICS_APB_P0_DPUB_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DPUB_QCH_DECON_DPUB0_ENABLE,
	V620_EVT0_QCH_CON_DPUB_QCH_DECON_DPUB0_CLOCK_REQ,
	V620_EVT0_QCH_CON_DPUB_QCH_DECON_DPUB0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DPUB_QCH_OSC_DSIM0_DPUB0_ENABLE,
	V620_EVT0_QCH_CON_DPUB_QCH_OSC_DSIM0_DPUB0_CLOCK_REQ,
	V620_EVT0_QCH_CON_DPUB_QCH_OSC_DSIM0_DPUB0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DPUB_QCH_OSC_DSIM1_DPUB0_ENABLE,
	V620_EVT0_QCH_CON_DPUB_QCH_OSC_DSIM1_DPUB0_CLOCK_REQ,
	V620_EVT0_QCH_CON_DPUB_QCH_OSC_DSIM1_DPUB0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DPUB_QCH_OSC_DSIM0_DPUB1_ENABLE,
	V620_EVT0_QCH_CON_DPUB_QCH_OSC_DSIM0_DPUB1_CLOCK_REQ,
	V620_EVT0_QCH_CON_DPUB_QCH_OSC_DSIM0_DPUB1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DPUB_QCH_OSC_DSIM1_DPUB1_ENABLE,
	V620_EVT0_QCH_CON_DPUB_QCH_OSC_DSIM1_DPUB1_CLOCK_REQ,
	V620_EVT0_QCH_CON_DPUB_QCH_OSC_DSIM1_DPUB1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DPUB_QCH_ALV_DSIM0_DPUB0_ENABLE,
	V620_EVT0_QCH_CON_DPUB_QCH_ALV_DSIM0_DPUB0_CLOCK_REQ,
	V620_EVT0_QCH_CON_DPUB_QCH_ALV_DSIM0_DPUB0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DPUB_QCH_ALV_DSIM1_DPUB0_ENABLE,
	V620_EVT0_QCH_CON_DPUB_QCH_ALV_DSIM1_DPUB0_CLOCK_REQ,
	V620_EVT0_QCH_CON_DPUB_QCH_ALV_DSIM1_DPUB0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DPUB_QCH_ALV_DSIM0_DPUB1_ENABLE,
	V620_EVT0_QCH_CON_DPUB_QCH_ALV_DSIM0_DPUB1_CLOCK_REQ,
	V620_EVT0_QCH_CON_DPUB_QCH_ALV_DSIM0_DPUB1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DPUB_QCH_ALV_DSIM1_DPUB1_ENABLE,
	V620_EVT0_QCH_CON_DPUB_QCH_ALV_DSIM1_DPUB1_CLOCK_REQ,
	V620_EVT0_QCH_CON_DPUB_QCH_ALV_DSIM1_DPUB1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DPUB_QCH_DECON_DPUB1_ENABLE,
	V620_EVT0_QCH_CON_DPUB_QCH_DECON_DPUB1_CLOCK_REQ,
	V620_EVT0_QCH_CON_DPUB_QCH_DECON_DPUB1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DPUB_CMU_DPUB_QCH_ENABLE,
	V620_EVT0_QCH_CON_DPUB_CMU_DPUB_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_DPUB_CMU_DPUB_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_DPUB_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_DPUB_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_DPUB_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_DPUB_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_DPUB_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_DPUB_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_DPUB_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_DPUB_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_DPUB_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_DPUB_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_DPUB_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_DPUB_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BIC_DPUF_QCH_ENABLE,
	V620_EVT0_QCH_CON_BIC_DPUF_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BIC_DPUF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DPUF_QCH_DPUF0_ENABLE,
	V620_EVT0_QCH_CON_DPUF_QCH_DPUF0_CLOCK_REQ,
	V620_EVT0_QCH_CON_DPUF_QCH_DPUF0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DPUF_QCH_DPUF1_ENABLE,
	V620_EVT0_QCH_CON_DPUF_QCH_DPUF1_CLOCK_REQ,
	V620_EVT0_QCH_CON_DPUF_QCH_DPUF1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DPUF_QCH_VOTF0_ENABLE,
	V620_EVT0_QCH_CON_DPUF_QCH_VOTF0_CLOCK_REQ,
	V620_EVT0_QCH_CON_DPUF_QCH_VOTF0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DPUF_QCH_VOTF1_ENABLE,
	V620_EVT0_QCH_CON_DPUF_QCH_VOTF1_CLOCK_REQ,
	V620_EVT0_QCH_CON_DPUF_QCH_VOTF1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DPUF_QCH_SRAMC_ENABLE,
	V620_EVT0_QCH_CON_DPUF_QCH_SRAMC_CLOCK_REQ,
	V620_EVT0_QCH_CON_DPUF_QCH_SRAMC_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DPUF_CMU_DPUF_QCH_ENABLE,
	V620_EVT0_QCH_CON_DPUF_CMU_DPUF_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_DPUF_CMU_DPUF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_DPUF_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_DPUF_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_DPUF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_D0_DPUF_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_D0_DPUF_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_D0_DPUF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_D1_DPUF_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_D1_DPUF_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_D1_DPUF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D0_DPUF0_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D0_DPUF0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D0_DPUF0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D0_DPUF1_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D0_DPUF1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D0_DPUF1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D1_DPUF0_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D1_DPUF0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D1_DPUF0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D1_DPUF1_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D1_DPUF1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D1_DPUF1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_DPUF_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_DPUF_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_DPUF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_DPUF_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_DPUF_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_DPUF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_DPUF_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_DPUF_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_DPUF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_DPUF_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_DPUF_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_DPUF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU1_DPUF_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU1_DPUF_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU1_DPUF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU2_DPUF_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU2_DPUF_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU2_DPUF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU3_DPUF_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU3_DPUF_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU3_DPUF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_DPUF_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_DPUF_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_DPUF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN0_0DPUF_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN0_0DPUF_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN0_0DPUF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN0_1DPUF_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN0_1DPUF_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN0_1DPUF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN1_0DPUF_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN1_0DPUF_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN1_0DPUF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN1_1DPUF_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN1_1DPUF_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN1_1DPUF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DPUF1_CMU_DPUF1_QCH_ENABLE,
	V620_EVT0_QCH_CON_DPUF1_CMU_DPUF1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_DPUF1_CMU_DPUF1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BIC_APB_S_DSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_BIC_APB_S_DSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BIC_APB_S_DSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DSP_CMU_DSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_DSP_CMU_DSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_DSP_CMU_DSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_DSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_DSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_DSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_IP_DSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_IP_DSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_IP_DSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_DSP_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_DSP_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_DSP_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_DSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_SRAM_SDMA_DSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_SRAM_SDMA_DSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_SRAM_SDMA_DSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_CTRL_DSP_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_DRAM_DSP_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_P_DSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_P_DSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_P_DSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_LP_DNC_DSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_LP_DNC_DSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_LP_DNC_DSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_DSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_DSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_DSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_ADM_DAP_G_G3D_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_ADM_DAP_G_G3D_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_ADM_DAP_G_G3D_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_D0_ENABLE,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_D0_CLOCK_REQ,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_D0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_D1_ENABLE,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_D1_CLOCK_REQ,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_D1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_D2_ENABLE,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_D2_CLOCK_REQ,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_D2_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_D3_ENABLE,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_D3_CLOCK_REQ,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_D3_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_PTW_ENABLE,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_PTW_CLOCK_REQ,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_PTW_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_SYSMMU_D0_ENABLE,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_SYSMMU_D0_CLOCK_REQ,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_SYSMMU_D0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_SYSMMU_D1_ENABLE,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_SYSMMU_D1_CLOCK_REQ,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_SYSMMU_D1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_SYSMMU_D2_ENABLE,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_SYSMMU_D2_CLOCK_REQ,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_SYSMMU_D2_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_SYSMMU_D3_ENABLE,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_SYSMMU_D3_CLOCK_REQ,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_SYSMMU_D3_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_SYSMMU_ENABLE,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_SYSMMU_CLOCK_REQ,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_SYSMMU_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_PPMU_0_ENABLE,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_PPMU_0_CLOCK_REQ,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_PPMU_0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_PPMU_1_ENABLE,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_PPMU_1_CLOCK_REQ,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_PPMU_1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_PPMU_2_ENABLE,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_PPMU_2_CLOCK_REQ,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_PPMU_2_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_PPMU_3_ENABLE,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_PPMU_3_CLOCK_REQ,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_PPMU_3_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_VGEN_0_ENABLE,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_VGEN_0_CLOCK_REQ,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_VGEN_0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_VGEN_1_ENABLE,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_VGEN_1_CLOCK_REQ,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_VGEN_1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_VGEN_2_ENABLE,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_VGEN_2_CLOCK_REQ,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_VGEN_2_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_VGEN_3_ENABLE,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_VGEN_3_CLOCK_REQ,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_VGEN_3_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_IP_ENABLE,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_IP_CLOCK_REQ,
	V620_EVT0_QCH_CON_ASB_G3D_QCH_IP_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_BG3D_PWRCTL_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_BG3D_PWRCTL_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_BG3D_PWRCTL_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_G3D_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_G3D_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_G3D_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_G3D_CMU_G3D_QCH_ENABLE,
	V620_EVT0_QCH_CON_G3D_CMU_G3D_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_G3D_CMU_G3D_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_GPU_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_GPU_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_GPU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_GPU_QCH_PCLK_ENABLE,
	V620_EVT0_DMYQCH_CON_GPU_QCH_PCLK_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_GPU_QCH_PCLK_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP_G3D_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP_G3D_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP_G3D_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_G3D_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_G3D_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_G3D_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_G3D_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_G3D_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_G3D_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BIC_APB_S_GNPU_QCH_ENABLE,
	V620_EVT0_QCH_CON_BIC_APB_S_GNPU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BIC_APB_S_GNPU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_GNPU_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_GNPU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_GNPU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_GNPU_CMU_GNPU_QCH_ENABLE,
	V620_EVT0_QCH_CON_GNPU_CMU_GNPU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_GNPU_CMU_GNPU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_IP_NPUCORE_QCH_CORE_ENABLE,
	V620_EVT0_QCH_CON_IP_NPUCORE_QCH_CORE_CLOCK_REQ,
	V620_EVT0_QCH_CON_IP_NPUCORE_QCH_CORE_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_CSTFIFO_SDMA_GNPU_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_CSTFIFO_SDMA_GNPU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_CSTFIFO_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP0_SDMA_GNPU_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP0_SDMA_GNPU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP0_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP1_SDMA_GNPU_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP1_SDMA_GNPU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP1_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP2_SDMA_GNPU_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP2_SDMA_GNPU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP2_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP3_SDMA_GNPU_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP3_SDMA_GNPU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP3_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP4_SDMA_GNPU_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP4_SDMA_GNPU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP4_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP5_SDMA_GNPU_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP5_SDMA_GNPU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDRSP5_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ0_GNPU_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ0_GNPU_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ0_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ1_GNPU_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ1_GNPU_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ1_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ2_GNPU_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ2_GNPU_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ2_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ3_GNPU_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ3_GNPU_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ3_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ4_GNPU_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ4_GNPU_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ4_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ5_GNPU_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ5_GNPU_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDREQ5_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_WR0_GNPU_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_WR0_GNPU_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_WR0_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_WR1_GNPU_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_WR1_GNPU_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_WR1_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_WR2_GNPU_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_WR2_GNPU_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_WR2_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_GNPU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_CTRL_GNPU_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_DRAM_GNPU_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_P_GNPU_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_P_GNPU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_P_GNPU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_LP_DNC_GNPU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_GNPU_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_GNPU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_GNPU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_HSI0_0_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_HSI0_0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_HSI0_0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_HSI0_1_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_HSI0_1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_HSI0_1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_GPIO_HSI0_QCH_ENABLE,
	V620_EVT0_QCH_CON_GPIO_HSI0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_GPIO_HSI0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_HSI0_CMU_HSI0_QCH_ENABLE,
	V620_EVT0_QCH_CON_HSI0_CMU_HSI0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_HSI0_CMU_HSI0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D0_HSI0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D0_HSI0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D0_HSI0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D1_HSI0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D1_HSI0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D1_HSI0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_DBI_ENABLE,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_DBI_CLOCK_REQ,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_DBI_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_SLV_ENABLE,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_SLV_CLOCK_REQ,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_SLV_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCLK_ENABLE,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCLK_CLOCK_REQ,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCLK_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_DBI_ENABLE,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_DBI_CLOCK_REQ,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_DBI_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_SLV_ENABLE,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_SLV_CLOCK_REQ,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_SLV_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_DOORBELL_ENABLE,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_DOORBELL_CLOCK_REQ,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCIE0_DOORBELL_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_DOORBELL_ENABLE,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_DOORBELL_CLOCK_REQ,
	V620_EVT0_QCH_CON_PCIE_GEN5_2L_QCH_PCIE1_DOORBELL_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCLK_ENABLE,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCLK_CLOCK_REQ,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCLK_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_DBI_ENABLE,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_DBI_CLOCK_REQ,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_DBI_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_SLV_ENABLE,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_SLV_CLOCK_REQ,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_SLV_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_DBI_ENABLE,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_DBI_CLOCK_REQ,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_DBI_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_SLV_ENABLE,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_SLV_CLOCK_REQ,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_SLV_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_DOORBELL_ENABLE,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_DOORBELL_CLOCK_REQ,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCIE0_DOORBELL_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_DOORBELL_ENABLE,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_DOORBELL_CLOCK_REQ,
	V620_EVT0_QCH_CON_PCIE_GEN5_4L_QCH_PCIE1_DOORBELL_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_PCIE_GEN5_4L_QCH_PCIE0_MSTR_ENABLE,
	V620_EVT0_DMYQCH_CON_PCIE_GEN5_4L_QCH_PCIE0_MSTR_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_PCIE_GEN5_4L_QCH_PCIE0_MSTR_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PCIE_IA_GEN5A_2L_QCH_ENABLE,
	V620_EVT0_QCH_CON_PCIE_IA_GEN5A_2L_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PCIE_IA_GEN5A_2L_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PCIE_IA_GEN5A_4L_QCH_ENABLE,
	V620_EVT0_QCH_CON_PCIE_IA_GEN5A_4L_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PCIE_IA_GEN5A_4L_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PCIE_IA_GEN5B_2L_QCH_ENABLE,
	V620_EVT0_QCH_CON_PCIE_IA_GEN5B_2L_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PCIE_IA_GEN5B_2L_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PCIE_IA_GEN5B_4L_QCH_ENABLE,
	V620_EVT0_QCH_CON_PCIE_IA_GEN5B_4L_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PCIE_IA_GEN5B_4L_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D0_HSI0_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D0_HSI0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D0_HSI0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D1_HSI0_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D1_HSI0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D1_HSI0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_PCIE_GEN5A_2L_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_PCIE_GEN5A_2L_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_PCIE_GEN5A_2L_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_PCIE_GEN5A_4L_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_PCIE_GEN5A_4L_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_PCIE_GEN5A_4L_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_PCIE_GEN5B_2L_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_PCIE_GEN5B_2L_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_PCIE_GEN5B_2L_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_PCIE_GEN5B_4L_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_PCIE_GEN5B_4L_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_PCIE_GEN5B_4L_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_HSI0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_HSI0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_HSI0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_HSI0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_HSI0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_HSI0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_HSI0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_HSI0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_HSI0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU1_HSI0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU1_HSI0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU1_HSI0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_HSI0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_HSI0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_HSI0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_PCIE_GEN5A_2L_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_PCIE_GEN5A_2L_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_PCIE_GEN5A_2L_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_PCIE_GEN5A_4L_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_PCIE_GEN5A_4L_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_PCIE_GEN5A_4L_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_PCIE_GEN5B_2L_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_PCIE_GEN5B_2L_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_PCIE_GEN5B_2L_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_PCIE_GEN5B_4L_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_PCIE_GEN5B_4L_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_PCIE_GEN5B_4L_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_HSI1_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_HSI1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_HSI1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_GPIO_HSI1_QCH_ENABLE,
	V620_EVT0_QCH_CON_GPIO_HSI1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_GPIO_HSI1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_HSI1_CMU_HSI1_QCH_ENABLE,
	V620_EVT0_QCH_CON_HSI1_CMU_HSI1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_HSI1_CMU_HSI1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D_HSI1_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D_HSI1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D_HSI1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_MMC_CARD_QCH_ENABLE,
	V620_EVT0_QCH_CON_MMC_CARD_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_MMC_CARD_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_HSI1_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_HSI1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_HSI1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_HSI1_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_HSI1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_HSI1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_HSI1_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_HSI1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_HSI1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_HSI1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_HSI1_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_HSI1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_HSI1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USB20DRD_0_QCH_LINK_ENABLE,
	V620_EVT0_QCH_CON_USB20DRD_0_QCH_LINK_CLOCK_REQ,
	V620_EVT0_QCH_CON_USB20DRD_0_QCH_LINK_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USB20DRD_0_QCH_PHY_ENABLE,
	V620_EVT0_QCH_CON_USB20DRD_0_QCH_PHY_CLOCK_REQ,
	V620_EVT0_QCH_CON_USB20DRD_0_QCH_PHY_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_USB20DRD_0_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_USB20DRD_0_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_USB20DRD_0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USB20DRD_1_QCH_LINK_ENABLE,
	V620_EVT0_QCH_CON_USB20DRD_1_QCH_LINK_CLOCK_REQ,
	V620_EVT0_QCH_CON_USB20DRD_1_QCH_LINK_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USB20DRD_1_QCH_PHY_ENABLE,
	V620_EVT0_QCH_CON_USB20DRD_1_QCH_PHY_CLOCK_REQ,
	V620_EVT0_QCH_CON_USB20DRD_1_QCH_PHY_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_USB20DRD_1_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_USB20DRD_1_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_USB20DRD_1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USB30DRD_0_QCH_LINK_ENABLE,
	V620_EVT0_QCH_CON_USB30DRD_0_QCH_LINK_CLOCK_REQ,
	V620_EVT0_QCH_CON_USB30DRD_0_QCH_LINK_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USB30DRD_0_QCH_SUBCTL_ENABLE,
	V620_EVT0_QCH_CON_USB30DRD_0_QCH_SUBCTL_CLOCK_REQ,
	V620_EVT0_QCH_CON_USB30DRD_0_QCH_SUBCTL_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_USB30DRD_0_QCH_SUSPEND_ENABLE,
	V620_EVT0_DMYQCH_CON_USB30DRD_0_QCH_SUSPEND_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_USB30DRD_0_QCH_SUSPEND_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USB30DRD_0_QCH_PHY_ENABLE,
	V620_EVT0_QCH_CON_USB30DRD_0_QCH_PHY_CLOCK_REQ,
	V620_EVT0_QCH_CON_USB30DRD_0_QCH_PHY_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_LITE_HSI1_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_LITE_HSI1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_LITE_HSI1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICM_AXI_D0_HSI2_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICM_AXI_D0_HSI2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICM_AXI_D0_HSI2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICM_AXI_D0_HSI2_QCH_AXI_ENABLE,
	V620_EVT0_QCH_CON_BICM_AXI_D0_HSI2_QCH_AXI_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICM_AXI_D0_HSI2_QCH_AXI_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICM_AXI_D1_HSI2_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICM_AXI_D1_HSI2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICM_AXI_D1_HSI2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICM_AXI_D1_HSI2_QCH_AXI_ENABLE,
	V620_EVT0_QCH_CON_BICM_AXI_D1_HSI2_QCH_AXI_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICM_AXI_D1_HSI2_QCH_AXI_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICS_APB_P0_HSI2_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICS_APB_P0_HSI2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICS_APB_P0_HSI2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICS_APB_P1_HSI2_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICS_APB_P1_HSI2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICS_APB_P1_HSI2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_ETH_QCH_APB_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_ETH_QCH_APB_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_ETH_QCH_APB_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_ETH_QCH_REF0_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_ETH_QCH_REF0_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_ETH_QCH_REF0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_ETH_QCH_REF1_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_ETH_QCH_REF1_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_ETH_QCH_REF1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_ETH_QCH_MON0_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_ETH_QCH_MON0_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_ETH_QCH_MON0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_ETH_QCH_MON1_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_ETH_QCH_MON1_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_ETH_QCH_MON1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_HSI2_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_HSI2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_HSI2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ETHERNET0_QCH_S0_ENABLE,
	V620_EVT0_QCH_CON_ETHERNET0_QCH_S0_CLOCK_REQ,
	V620_EVT0_QCH_CON_ETHERNET0_QCH_S0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ETHERNET0_QCH_S1_ENABLE,
	V620_EVT0_QCH_CON_ETHERNET0_QCH_S1_CLOCK_REQ,
	V620_EVT0_QCH_CON_ETHERNET0_QCH_S1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ETHERNET1_QCH_S0_ENABLE,
	V620_EVT0_QCH_CON_ETHERNET1_QCH_S0_CLOCK_REQ,
	V620_EVT0_QCH_CON_ETHERNET1_QCH_S0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ETHERNET1_QCH_S1_ENABLE,
	V620_EVT0_QCH_CON_ETHERNET1_QCH_S1_CLOCK_REQ,
	V620_EVT0_QCH_CON_ETHERNET1_QCH_S1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_GPIO_HSI2_QCH_ENABLE,
	V620_EVT0_QCH_CON_GPIO_HSI2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_GPIO_HSI2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_GPIO_HSI2UFS_QCH_ENABLE,
	V620_EVT0_QCH_CON_GPIO_HSI2UFS_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_GPIO_HSI2UFS_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_HSI2_CMU_HSI2_QCH_ENABLE,
	V620_EVT0_QCH_CON_HSI2_CMU_HSI2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_HSI2_CMU_HSI2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D0_HSI2_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D0_HSI2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D0_HSI2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D1_HSI2_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D1_HSI2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D1_HSI2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_ETHERNET0_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_ETHERNET0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_ETHERNET0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_ETHERNET1_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_ETHERNET1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_ETHERNET1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_UFS_EMBD0_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_UFS_EMBD0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_UFS_EMBD0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_ETHERNET0_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_ETHERNET0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_ETHERNET0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_ETHERNET1_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_ETHERNET1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_ETHERNET1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_UFS_EMBD0_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_UFS_EMBD0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_UFS_EMBD0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_HSI2_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_HSI2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_HSI2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_HSI2_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_HSI2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_HSI2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SPC_HSI2_QCH_ENABLE,
	V620_EVT0_QCH_CON_SPC_HSI2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SPC_HSI2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_HSI2_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_HSI2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_HSI2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_HSI2_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_HSI2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_HSI2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S1_HSI2_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S1_HSI2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S1_HSI2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S1_PMMU0_HSI2_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S1_PMMU0_HSI2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S1_PMMU0_HSI2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_HSI2_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_HSI2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_HSI2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_UFS_EMBD0_QCH_UFS_ENABLE,
	V620_EVT0_QCH_CON_UFS_EMBD0_QCH_UFS_CLOCK_REQ,
	V620_EVT0_QCH_CON_UFS_EMBD0_QCH_UFS_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_UFS_EMBD0_QCH_FMP_ENABLE,
	V620_EVT0_QCH_CON_UFS_EMBD0_QCH_FMP_CLOCK_REQ,
	V620_EVT0_QCH_CON_UFS_EMBD0_QCH_FMP_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_ETHERNET0_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_ETHERNET0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_ETHERNET0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_ETHERNET1_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_ETHERNET1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_ETHERNET1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_UFS_EMBD0_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_UFS_EMBD0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_UFS_EMBD0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICM_AXI_D0_ISP_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICM_AXI_D0_ISP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICM_AXI_D0_ISP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICM_AXI_D0_ISP_QCH_AXI_ENABLE,
	V620_EVT0_QCH_CON_BICM_AXI_D0_ISP_QCH_AXI_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICM_AXI_D0_ISP_QCH_AXI_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICS_APB_P_ISP_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICS_APB_P_ISP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICS_APB_P_ISP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_ISP_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_ISP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_ISP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ISP_QCH_ENABLE,
	V620_EVT0_QCH_CON_ISP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_ISP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ISP_CMU_ISP_QCH_ENABLE,
	V620_EVT0_QCH_CON_ISP_CMU_ISP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_ISP_CMU_ISP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_L0_TAA_ISP_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_L0_TAA_ISP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_L0_TAA_ISP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_L0_ISP_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_L0_ISP_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_L0_ISP_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_D_ISP_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_D_ISP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_D_ISP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D_ISP_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D_ISP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D_ISP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_D0_ISP_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_D0_ISP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_D0_ISP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_P_ISP_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_P_ISP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_P_ISP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AST_MI_L1_TAA_ISP_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AST_MI_L1_TAA_ISP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AST_MI_L1_TAA_ISP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AST_SI_L1_ISP_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AST_SI_L1_ISP_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AST_SI_L1_ISP_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_ISP_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_ISP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_ISP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_ISP_QCH_S0_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_ISP_QCH_S0_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_ISP_QCH_S0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_ISP_QCH_S0_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_ISP_QCH_S0_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_ISP_QCH_S0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_ISP_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_ISP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_ISP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_D_ISP_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_D_ISP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_D_ISP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_M2M_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_M2M_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_M2M_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_JPEG_QCH_ENABLE,
	V620_EVT0_QCH_CON_JPEG_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_JPEG_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D0_M2M_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D0_M2M_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D0_M2M_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP_JPEG_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP_JPEG_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP_JPEG_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP_JPEG_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP_JPEG_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP_JPEG_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_M2M_CMU_M2M_QCH_ENABLE,
	V620_EVT0_QCH_CON_M2M_CMU_M2M_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_M2M_CMU_M2M_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_M2M_D0_QCH_ENABLE,
	V620_EVT0_QCH_CON_M2M_D0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_M2M_D0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_M2M_D0_QCH_VOTF_ENABLE,
	V620_EVT0_QCH_CON_M2M_D0_QCH_VOTF_CLOCK_REQ,
	V620_EVT0_QCH_CON_M2M_D0_QCH_VOTF_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D0_M2M_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D0_M2M_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D0_M2M_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_D_JPEG_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_D_JPEG_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_D_JPEG_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_D_M2M_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_D_M2M_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_D_M2M_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_M2M_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_M2M_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_M2M_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_M2M_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_M2M_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_M2M_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_M2M_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_M2M_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_M2M_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_M2M_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_M2M_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_M2M_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_LITE_D_M2M_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_LITE_D_M2M_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_LITE_D_M2M_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_MFC_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_MFC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_MFC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_FG_QCH_ENABLE,
	V620_EVT0_QCH_CON_FG_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_FG_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ATB_MI_IT_MFC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ATB_MI_IT_MFC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ATB_MI_IT_MFC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ATB_SI_IT_MFC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ATB_SI_IT_MFC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ATB_SI_IT_MFC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_ID_MFC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_ID_MFC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_ID_MFC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_D0_MFC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_D0_MFC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_D0_MFC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_D1_MFC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_D1_MFC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_D1_MFC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_D2_MFC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_D2_MFC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_D2_MFC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_ID_MFC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_ID_MFC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_ID_MFC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_MFC_QCH_ENABLE,
	V620_EVT0_QCH_CON_MFC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_MFC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_MFC_QCH_VOTF_ENABLE,
	V620_EVT0_QCH_CON_MFC_QCH_VOTF_CLOCK_REQ,
	V620_EVT0_QCH_CON_MFC_QCH_VOTF_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_MFC_CMU_MFC_QCH_ENABLE,
	V620_EVT0_QCH_CON_MFC_CMU_MFC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_MFC_CMU_MFC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D0_MFC_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D0_MFC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D0_MFC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D1_MFC_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D1_MFC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D1_MFC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D2_WFD_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D2_WFD_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D2_WFD_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D3_MFC_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D3_MFC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D3_MFC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D4_MFC_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D4_MFC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D4_MFC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_MFC_NOCD_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_FG_SW_RESET_QCH_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_FG_SW_RESET_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_FG_SW_RESET_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_QCH_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_MI_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_QCH_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_LH_ATB_SI_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_SR_CLK_MFC_NOCD_WFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_MFC_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_MFC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_MFC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_MFC_QCH_S0_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_MFC_QCH_S0_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_MFC_QCH_S0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH_S0_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH_S0_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_MFC_QCH_S0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH_S0_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH_S0_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU1_MFC_QCH_S0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S1_MFC_QCH_S0_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S1_MFC_QCH_S0_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S1_MFC_QCH_S0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S1_PMMU0_MFC_QCH_S0_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S1_PMMU0_MFC_QCH_S0_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S1_PMMU0_MFC_QCH_S0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_MFC_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_MFC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_MFC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_LITE_D_FG_MFC_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_LITE_D_FG_MFC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_LITE_D_FG_MFC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_LITE_D_MFC_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_LITE_D_MFC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_LITE_D_MFC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_WFD_QCH_ENABLE,
	V620_EVT0_QCH_CON_WFD_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_WFD_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BIC_APB_S_MIF_QCH_ENABLE,
	V620_EVT0_QCH_CON_BIC_APB_S_MIF_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BIC_APB_S_MIF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_MIF_QCH_APB_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_MIF_QCH_APB_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_MIF_QCH_APB_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_MIF_QCH_REF0_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_MIF_QCH_REF0_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_MIF_QCH_REF0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_MIF_QCH_REF1_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_MIF_QCH_REF1_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_MIF_QCH_REF1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_MIF_QCH_MON0_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_MIF_QCH_MON0_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_MIF_QCH_MON0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON_PLL_MIF_QCH_MON1_ENABLE,
	V620_EVT0_QCH_CON_CLKMON_PLL_MIF_QCH_MON1_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON_PLL_MIF_QCH_MON1_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_CMU_MIF_CMUREF_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_CMU_MIF_CMUREF_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_CMU_MIF_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_MIF_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_MIF_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_MIF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_MIF_CMU_MIF_QCH_ENABLE,
	V620_EVT0_QCH_CON_MIF_CMU_MIF_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_MIF_CMU_MIF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QCH_ADAPTER_DDRPHY0_QCH_ENABLE,
	V620_EVT0_QCH_CON_QCH_ADAPTER_DDRPHY0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QCH_ADAPTER_DDRPHY0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QCH_ADAPTER_DDRPHY1_QCH_ENABLE,
	V620_EVT0_QCH_CON_QCH_ADAPTER_DDRPHY1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QCH_ADAPTER_DDRPHY1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH_ENABLE,
	V620_EVT0_QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH_ENABLE,
	V620_EVT0_QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QCH_ADAPTER_SMC0_QCH_ENABLE,
	V620_EVT0_QCH_CON_QCH_ADAPTER_SMC0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QCH_ADAPTER_SMC0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QCH_ADAPTER_SMC1_QCH_ENABLE,
	V620_EVT0_QCH_CON_QCH_ADAPTER_SMC1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QCH_ADAPTER_SMC1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_P_MIF_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_P_MIF_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_P_MIF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_MIF_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_MIF_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_MIF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SMC0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SMC0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SMC0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SMC1_QCH_ENABLE,
	V620_EVT0_QCH_CON_SMC1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SMC1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SPC_MIF_QCH_ENABLE,
	V620_EVT0_QCH_CON_SPC_MIF_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SPC_MIF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SPMPU_P_MIF_QCH_ENABLE,
	V620_EVT0_QCH_CON_SPMPU_P_MIF_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SPMPU_P_MIF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_MIF_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_MIF_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_MIF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ADC_MISC_QCH_ENABLE,
	V620_EVT0_QCH_CON_ADC_MISC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_ADC_MISC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICM_AXI_D_MISC_QCH_APB_ENABLE,
	V620_EVT0_QCH_CON_BICM_AXI_D_MISC_QCH_APB_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICM_AXI_D_MISC_QCH_APB_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICM_AXI_D_MISC_QCH_AXI_ENABLE,
	V620_EVT0_QCH_CON_BICM_AXI_D_MISC_QCH_AXI_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICM_AXI_D_MISC_QCH_AXI_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICS_APB_P_MISC_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICS_APB_P_MISC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICS_APB_P_MISC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_MISC_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_MISC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_MISC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_GIC_QCH_ENABLE,
	V620_EVT0_QCH_CON_GIC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_GIC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D_MISC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D_MISC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D_MISC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_L_ICC_CLUSTER0_GIC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_L_ICC_CLUSTER2_GIC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_L_ICC_CLUSTER2_GIC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_L_ICC_CLUSTER2_GIC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER2_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_L_IRI_GIC_CLUSTER2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_ID_MISC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_ID_MISC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_ID_MISC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_ID_MISC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_ID_MISC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_ID_MISC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_MCT0_MISC_QCH_ENABLE,
	V620_EVT0_QCH_CON_MCT0_MISC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_MCT0_MISC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_MCT1_MISC_QCH_ENABLE,
	V620_EVT0_QCH_CON_MCT1_MISC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_MCT1_MISC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_MISC_CMU_MISC_QCH_ENABLE,
	V620_EVT0_QCH_CON_MISC_CMU_MISC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_MISC_CMU_MISC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_OTP_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_OTP_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_OTP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_OTP_CON_BIRA_QCH_ENABLE,
	V620_EVT0_QCH_CON_OTP_CON_BIRA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_OTP_CON_BIRA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_OTP_CON_BISR_QCH_ENABLE,
	V620_EVT0_QCH_CON_OTP_CON_BISR_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_OTP_CON_BISR_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_OTP_CON_TOP_QCH_ENABLE,
	V620_EVT0_QCH_CON_OTP_CON_TOP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_OTP_CON_TOP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PDMA0_QCH_ENABLE,
	V620_EVT0_QCH_CON_PDMA0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PDMA0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PDMA1_QCH_ENABLE,
	V620_EVT0_QCH_CON_PDMA1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PDMA1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PDMA2_QCH_ENABLE,
	V620_EVT0_QCH_CON_PDMA2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PDMA2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PDMA3_QCH_ENABLE,
	V620_EVT0_QCH_CON_PDMA3_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PDMA3_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PDMA4_QCH_ENABLE,
	V620_EVT0_QCH_CON_PDMA4_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PDMA4_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D0_MISC_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D0_MISC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D0_MISC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D1_MISC_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D1_MISC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D1_MISC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_D_GIC_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_D_GIC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_D_GIC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_D_PDMA0_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_D_PDMA0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_D_PDMA0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_D_PDMA1_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_D_PDMA1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_D_PDMA1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_D_PDMA2_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_D_PDMA2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_D_PDMA2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_D_PDMA3_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_D_PDMA3_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_D_PDMA3_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_D_PDMA4_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_D_PDMA4_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_D_PDMA4_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_D_SPDMA0_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_D_SPDMA0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_D_SPDMA0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_D_SPDMA1_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_D_SPDMA1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_D_SPDMA1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_P_MISC_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_P_MISC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_P_MISC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_MISC_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_MISC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_MISC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_MISC_GIC_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_MISC_GIC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_MISC_GIC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SPDMA0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SPDMA0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SPDMA0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SPDMA1_QCH_ENABLE,
	V620_EVT0_QCH_CON_SPDMA1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SPDMA1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_MISC_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_MISC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_MISC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_MISC_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_MISC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_MISC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S1_MISC_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S1_MISC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S1_MISC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S1_PMMU0_MISC_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S1_PMMU0_MISC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S1_PMMU0_MISC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_MISC_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_MISC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_MISC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_MISC_1_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_MISC_1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_MISC_1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_MISC_2_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_MISC_2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_MISC_2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_TMU_0_QCH_ENABLE,
	V620_EVT0_QCH_CON_TMU_0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_TMU_0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_TMU_1_QCH_ENABLE,
	V620_EVT0_QCH_CON_TMU_1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_TMU_1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_D_GIC_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_D_GIC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_D_GIC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_D_PDMA0_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_D_PDMA0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_D_PDMA0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_D_PDMA1_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_D_PDMA1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_D_PDMA1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_D_PDMA2_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_D_PDMA2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_D_PDMA2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_D_PDMA3_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_D_PDMA3_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_D_PDMA3_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_D_PDMA4_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_D_PDMA4_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_D_PDMA4_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_D_SPDMA0_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_D_SPDMA0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_D_SPDMA0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_D_SPDMA1_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_D_SPDMA1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_D_SPDMA1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VOLMON_INT_QCH_ENABLE,
	V620_EVT0_QCH_CON_VOLMON_INT_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VOLMON_INT_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_WDT_CLUSTER0_QCH_ENABLE,
	V620_EVT0_QCH_CON_WDT_CLUSTER0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_WDT_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_WDT_CLUSTER1_QCH_ENABLE,
	V620_EVT0_QCH_CON_WDT_CLUSTER1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_WDT_CLUSTER1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BDU_QCH_ENABLE,
	V620_EVT0_QCH_CON_BDU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BDU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BIC_APB_P_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_BIC_APB_P_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BIC_APB_P_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_CMU_NOCL0_CMUREF_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_CMU_NOCL0_CMUREF_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_CMU_NOCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D0_G3D_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D0_G3D_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D0_G3D_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D1_G3D_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D1_G3D_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D1_G3D_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D2_G3D_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D2_G3D_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D2_G3D_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D3_G3D_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D3_G3D_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D3_G3D_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_G_NOCL1_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_G_NOCL1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_G_NOCL1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_G_NOCL2_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_G_NOCL2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_G_NOCL2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_LG_DNC_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_LG_DNC_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_LG_DNC_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ATB_SI_T_BDU_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ATB_SI_T_BDU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ATB_SI_T_BDU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_CHI_MI_D_CLUSTER0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_CHI_MI_D_CLUSTER0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_CHI_MI_D_CLUSTER0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_CHI_MI_D_CLUSTER2_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_CHI_MI_D_CLUSTER2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_CHI_MI_D_CLUSTER2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D0_NOCL1_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D0_NOCL1_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D0_NOCL1_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D0_NOCL2_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D0_NOCL2_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D0_NOCL2_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D1_NOCL1_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D1_NOCL1_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D1_NOCL1_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D1_NOCL2_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D1_NOCL2_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D1_NOCL2_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D2_NOCL1_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D2_NOCL1_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D2_NOCL1_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D2_NOCL2_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D2_NOCL2_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D2_NOCL2_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D3_NOCL1_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D3_NOCL1_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D3_NOCL1_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D3_NOCL2_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D3_NOCL2_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D3_NOCL2_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_SI_P_NOCL0_NOCL2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_NOCL0_CMU_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_NOCL0_CMU_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_NOCL0_CMU_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPC_G_SCI_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPC_G_SCI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPC_G_SCI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D0_TREX_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D0_TREX_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D0_TREX_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D1_TREX_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D1_TREX_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D1_TREX_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D2_TREX_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D2_TREX_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D2_TREX_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D3_TREX_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D3_TREX_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D3_TREX_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_DP0_SCI_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_DP0_SCI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_DP0_SCI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_DP1_SCI_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_DP1_SCI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_DP1_SCI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_DP2_SCI_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_DP2_SCI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_DP2_SCI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_DP_TREX_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_DP_TREX_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_DP_TREX_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_P_CPUCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_P_CPUCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_P_CPUCL2_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_P_CPUCL2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_P_CPUCL2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_SCI_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_SCI_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_SCI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SCI_QCH_S_ENABLE,
	V620_EVT0_QCH_CON_SCI_QCH_S_CLOCK_REQ,
	V620_EVT0_QCH_CON_SCI_QCH_S_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_P_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_P_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_P_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_CLUSTER0_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_CLUSTER0_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_CLUSTER0_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_CLUSTER2_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_CLUSTER2_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_CLUSTER2_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_CMU_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_CMU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_CMU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_CPUCL2_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_CPUCL2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_CPUCL2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_G3D_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_G3D_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_G3D_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_MIF0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_MIF0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_MIF0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_MIF1_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_MIF1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_MIF1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_MISC_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_MISC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_MISC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_MISC_GIC_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_MISC_GIC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_MISC_GIC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_PERIC0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_PERIC0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_PERIC1_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_PERIC1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_TREX_D_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_TREX_D_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_TREX_D_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_TREX_P_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_TREX_P_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_TREX_P_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_WOW_D0_G3D_QCH_ENABLE,
	V620_EVT0_QCH_CON_WOW_D0_G3D_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_WOW_D0_G3D_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_WOW_D0_SCI_QCH_ENABLE,
	V620_EVT0_QCH_CON_WOW_D0_SCI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_WOW_D0_SCI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_WOW_D0_TREX_QCH_ENABLE,
	V620_EVT0_QCH_CON_WOW_D0_TREX_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_WOW_D0_TREX_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_WOW_D1_G3D_QCH_ENABLE,
	V620_EVT0_QCH_CON_WOW_D1_G3D_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_WOW_D1_G3D_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_WOW_D1_SCI_QCH_ENABLE,
	V620_EVT0_QCH_CON_WOW_D1_SCI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_WOW_D1_SCI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_WOW_D1_TREX_QCH_ENABLE,
	V620_EVT0_QCH_CON_WOW_D1_TREX_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_WOW_D1_TREX_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_WOW_D2_G3D_QCH_ENABLE,
	V620_EVT0_QCH_CON_WOW_D2_G3D_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_WOW_D2_G3D_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_WOW_D2_SCI_QCH_ENABLE,
	V620_EVT0_QCH_CON_WOW_D2_SCI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_WOW_D2_SCI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_WOW_D2_TREX_QCH_ENABLE,
	V620_EVT0_QCH_CON_WOW_D2_TREX_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_WOW_D2_TREX_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_WOW_D3_G3D_QCH_ENABLE,
	V620_EVT0_QCH_CON_WOW_D3_G3D_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_WOW_D3_G3D_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_WOW_D3_SCI_QCH_ENABLE,
	V620_EVT0_QCH_CON_WOW_D3_SCI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_WOW_D3_SCI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_WOW_D3_TREX_QCH_ENABLE,
	V620_EVT0_QCH_CON_WOW_D3_TREX_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_WOW_D3_TREX_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_WOW_D_CPUCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_WOW_D_CPUCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_WOW_D_CPUCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_WOW_D_CPUCL2_QCH_ENABLE,
	V620_EVT0_QCH_CON_WOW_D_CPUCL2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_WOW_D_CPUCL2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_WOW_D_TREX_QURGENT_QCH_ENABLE,
	V620_EVT0_QCH_CON_WOW_D_TREX_QURGENT_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_WOW_D_TREX_QURGENT_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BIC_APB_P_NOCL1_QCH_ENABLE,
	V620_EVT0_QCH_CON_BIC_APB_P_NOCL1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BIC_APB_P_NOCL1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CACHEAID_NOCL1_QCH_ENABLE,
	V620_EVT0_QCH_CON_CACHEAID_NOCL1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_CACHEAID_NOCL1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_CMU_NOCL1_CMUREF_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_CMU_NOCL1_CMUREF_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_CMU_NOCL1_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_NOCL1_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_NOCL1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_NOCL1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D0_HSI0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D0_HSI0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D0_HSI0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D0_HSI2_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D0_HSI2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D0_HSI2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D1_HSI0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D1_HSI0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D1_HSI0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D1_HSI2_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D1_HSI2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D1_HSI2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D_MISC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D_MISC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D_MISC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D_SSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D_SSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D_SSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_G_NOCL1_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_G_NOCL1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_G_NOCL1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_ALIVE_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_ALIVE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_AUD_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_AUD_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_AUD_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_G3D_PTW_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_G3D_PTW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_G3D_PTW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_G_CSSYS_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_G_CSSYS_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D0_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D0_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D0_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D1_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D1_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D1_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D2_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D2_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D2_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D3_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D3_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_MI_D3_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D0_NOCL1_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D0_NOCL1_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D0_NOCL1_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D1_NOCL1_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D1_NOCL1_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D1_NOCL1_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D2_NOCL1_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D2_NOCL1_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D2_NOCL1_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D3_NOCL1_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D3_NOCL1_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D3_NOCL1_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_NOCL1_CMU_NOCL1_QCH_ENABLE,
	V620_EVT0_QCH_CON_NOCL1_CMU_NOCL1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_NOCL1_CMU_NOCL1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D0_NOCL1_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D0_NOCL1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D0_NOCL1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D1_NOCL1_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D1_NOCL1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D1_NOCL1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D2_NOCL1_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D2_NOCL1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D2_NOCL1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D3_NOCL1_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D3_NOCL1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D3_NOCL1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D_ALIVE_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D_ALIVE_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D_ALIVE_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D_G3DMMU_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D_G3DMMU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D_G3DMMU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_G_CSSYS_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_G_CSSYS_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_G_CSSYS_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_P_HSI0_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_P_HSI0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_P_HSI0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_P_NOCL1_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_P_NOCL1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_P_NOCL1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_AUD_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_AUD_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_AUD_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_HSI0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_HSI0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_HSI0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_HSI2_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_HSI2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_HSI2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_SSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_SSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_SSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_NOCL1_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_NOCL1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_NOCL1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_TREX_D_NOCL1_QCH_ENABLE,
	V620_EVT0_QCH_CON_TREX_D_NOCL1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_TREX_D_NOCL1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_TREX_P_NOCL1_QCH_ENABLE,
	V620_EVT0_QCH_CON_TREX_P_NOCL1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_TREX_P_NOCL1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BIC_APB_P_NOCL2_QCH_ENABLE,
	V620_EVT0_QCH_CON_BIC_APB_P_NOCL2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BIC_APB_P_NOCL2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CACHEAID_NOCL2_QCH_ENABLE,
	V620_EVT0_QCH_CON_CACHEAID_NOCL2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_CACHEAID_NOCL2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_CMU_NOCL2_CMUREF_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_CMU_NOCL2_CMUREF_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_CMU_NOCL2_CMUREF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_NOCL2_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_NOCL2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_NOCL2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D0_M2M_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D0_M2M_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D0_M2M_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D_HSI1_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D_HSI1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ACEL_MI_D_HSI1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_G_NOCL2_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_G_NOCL2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_G_NOCL2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_D0_DPUF0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_D0_DPUF0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_D0_DPUF0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_D0_DPUF1_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_D0_DPUF1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_D0_DPUF1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_D0_MFC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_D0_MFC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_D0_MFC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_D0_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_D0_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_D0_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_D1_DPUF0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_D1_DPUF0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_D1_DPUF0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_D1_DPUF1_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_D1_DPUF1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_D1_DPUF1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_D1_MFC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_D1_MFC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_D1_MFC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_D1_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_D1_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_D1_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_D2_MFC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_D2_MFC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_D2_MFC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_D2_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_D2_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_D2_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_ACC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_ACC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_ACC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_ISP_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_ISP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_ISP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_TAA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_TAA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_D_TAA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_MI_P_NOCL0_NOCL2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D0_NOCL2_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D0_NOCL2_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D0_NOCL2_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D1_NOCL2_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D1_NOCL2_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D1_NOCL2_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D2_NOCL2_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D2_NOCL2_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D2_NOCL2_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D3_NOCL2_NOCL0_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D3_NOCL2_NOCL0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_TAXI_SI_D3_NOCL2_NOCL0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_NOCL2_CMU_NOCL2_QCH_ENABLE,
	V620_EVT0_QCH_CON_NOCL2_CMU_NOCL2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_NOCL2_CMU_NOCL2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D0_NOCL2_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D0_NOCL2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D0_NOCL2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D1_NOCL2_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D1_NOCL2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D1_NOCL2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D2_NOCL2_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D2_NOCL2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D2_NOCL2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D3_NOCL2_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D3_NOCL2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D3_NOCL2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_P_NOCL2_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_P_NOCL2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_P_NOCL2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_ACC_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_ACC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_ACC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_DPTX_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_DPTX_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_DPTX_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_DPUB_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_DPUB_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_DPUB_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_DPUF0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_DPUF0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_DPUF0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_DPUF1_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_DPUF1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_DPUF1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_HSI1_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_HSI1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_HSI1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_ISP_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_ISP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_ISP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_M2M_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_M2M_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_M2M_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_MFC_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_MFC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_MFC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_TAA_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_TAA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_P_TAA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_NOCL2_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_NOCL2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_NOCL2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_TREX_D_NOCL2_QCH_ENABLE,
	V620_EVT0_QCH_CON_TREX_D_NOCL2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_TREX_D_NOCL2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_TREX_P_NOCL2_QCH_ENABLE,
	V620_EVT0_QCH_CON_TREX_P_NOCL2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_TREX_P_NOCL2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_PERIC0_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_PERIC0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_GPIO_PERIC0_QCH_ENABLE,
	V620_EVT0_QCH_CON_GPIO_PERIC0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_GPIO_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_I3C2_QCH_S_ENABLE,
	V620_EVT0_QCH_CON_I3C2_QCH_S_CLOCK_REQ,
	V620_EVT0_QCH_CON_I3C2_QCH_S_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_I3C2_QCH_P_ENABLE,
	V620_EVT0_QCH_CON_I3C2_QCH_P_CLOCK_REQ,
	V620_EVT0_QCH_CON_I3C2_QCH_P_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PERIC0_CMU_PERIC0_QCH_ENABLE,
	V620_EVT0_QCH_CON_PERIC0_CMU_PERIC0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PERIC0_CMU_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PWM_QCH_ENABLE,
	V620_EVT0_QCH_CON_PWM_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PWM_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_P_PERIC0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_P_PERIC0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_P_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_PERIC0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_PERIC0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_PERIC0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_PERIC0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_PERIC0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI00_I2C_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI00_I2C_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI00_I2C_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI00_USI_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI00_USI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI00_USI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI01_I2C_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI01_I2C_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI01_I2C_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI01_USI_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI01_USI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI01_USI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI02_I2C_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI02_I2C_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI02_I2C_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI02_USI_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI02_USI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI02_USI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI03_I2C_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI03_I2C_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI03_I2C_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI03_USI_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI03_USI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI03_USI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI07_I2C_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI07_I2C_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI07_I2C_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI07_USI_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI07_USI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI07_USI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_PERIC1_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_PERIC1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_GPIO_PERIC1_QCH_ENABLE,
	V620_EVT0_QCH_CON_GPIO_PERIC1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_GPIO_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_I3C4_QCH_P_ENABLE,
	V620_EVT0_QCH_CON_I3C4_QCH_P_CLOCK_REQ,
	V620_EVT0_QCH_CON_I3C4_QCH_P_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_I3C4_QCH_S_ENABLE,
	V620_EVT0_QCH_CON_I3C4_QCH_S_CLOCK_REQ,
	V620_EVT0_QCH_CON_I3C4_QCH_S_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_I3C5_QCH_P_ENABLE,
	V620_EVT0_QCH_CON_I3C5_QCH_P_CLOCK_REQ,
	V620_EVT0_QCH_CON_I3C5_QCH_P_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_I3C5_QCH_S_ENABLE,
	V620_EVT0_QCH_CON_I3C5_QCH_S_CLOCK_REQ,
	V620_EVT0_QCH_CON_I3C5_QCH_S_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_I3C6_QCH_P_ENABLE,
	V620_EVT0_QCH_CON_I3C6_QCH_P_CLOCK_REQ,
	V620_EVT0_QCH_CON_I3C6_QCH_P_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_I3C6_QCH_S_ENABLE,
	V620_EVT0_QCH_CON_I3C6_QCH_S_CLOCK_REQ,
	V620_EVT0_QCH_CON_I3C6_QCH_S_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_I3C7_QCH_P_ENABLE,
	V620_EVT0_QCH_CON_I3C7_QCH_P_CLOCK_REQ,
	V620_EVT0_QCH_CON_I3C7_QCH_P_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_I3C7_QCH_S_ENABLE,
	V620_EVT0_QCH_CON_I3C7_QCH_S_CLOCK_REQ,
	V620_EVT0_QCH_CON_I3C7_QCH_S_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PERIC1_CMU_PERIC1_QCH_ENABLE,
	V620_EVT0_QCH_CON_PERIC1_CMU_PERIC1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PERIC1_CMU_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_P_PERIC1_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_P_PERIC1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_P_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_PERIC1_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_PERIC1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_PERIC1_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_PERIC1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_PERIC1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI09_I2C_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI09_I2C_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI09_I2C_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI09_USI_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI09_USI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI09_USI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI11_I2C_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI11_I2C_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI11_I2C_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI11_USI_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI11_USI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI11_USI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI12_I2C_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI12_I2C_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI12_I2C_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI12_USI_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI12_USI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI12_USI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI13_I2C_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI13_I2C_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI13_I2C_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI13_USI_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI13_USI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI13_USI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI14_I2C_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI14_I2C_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI14_I2C_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI14_USI_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI14_USI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI14_USI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI15_I2C_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI15_I2C_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI15_I2C_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI15_USI_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI15_USI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI15_USI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI16_I2C_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI16_I2C_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI16_I2C_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI16_USI_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI16_USI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI16_USI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI17_I2C_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI17_I2C_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI17_I2C_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI17_USI_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI17_USI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI17_USI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_BIS_S2D_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_BIS_S2D_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_BIS_S2D_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_S2D_CMU_S2D_QCH_ENABLE,
	V620_EVT0_QCH_CON_S2D_CMU_S2D_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_S2D_CMU_S2D_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_G_SCAN2DRAM_ALIVE_MIF_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BIC_APB_S_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_BIC_APB_S_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BIC_APB_S_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_IP_SDMA_WRAP_QCH_ENABLE,
	V620_EVT0_QCH_CON_IP_SDMA_WRAP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_IP_SDMA_WRAP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_IP_SDMA_WRAP_QCH_2_ENABLE,
	V620_EVT0_QCH_CON_IP_SDMA_WRAP_QCH_2_CLOCK_REQ,
	V620_EVT0_QCH_CON_IP_SDMA_WRAP_QCH_2_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_DSP_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_DSP_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_DSP_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ0_GNPU_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ0_GNPU_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ0_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ1_GNPU_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ1_GNPU_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ1_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ2_GNPU_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ2_GNPU_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ2_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ3_GNPU_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ3_GNPU_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ3_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ4_GNPU_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ4_GNPU_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ4_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ5_GNPU_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ5_GNPU_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_RDREQ5_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_WR0_GNPU_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_WR0_GNPU_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_WR0_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_WR1_GNPU_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_WR1_GNPU_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_WR1_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_WR2_GNPU_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_WR2_GNPU_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_LD_SRAM_WR2_GNPU_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_CSTFIFO_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP0_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP1_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP2_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP3_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP4_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_LD_SRAM_RDRSP5_SDMA_GNPU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_CTRL_DNC_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_SRAM_DNC_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_SRAM_DNC_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_LD_SRAM_DNC_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD0_MMU_SDMA_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD0_MMU_SDMA_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD0_MMU_SDMA_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD1_MMU_SDMA_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD1_MMU_SDMA_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD1_MMU_SDMA_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD2_MMU_SDMA_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD2_MMU_SDMA_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD2_MMU_SDMA_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD3_MMU_SDMA_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD3_MMU_SDMA_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD3_MMU_SDMA_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_SRAM_SDMA_DSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_SRAM_SDMA_DSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_LD_SRAM_SDMA_DSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SDMA_CMU_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_SDMA_CMU_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SDMA_CMU_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_P_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_P_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_P_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_LP_DNC_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_LP_DNC_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_LP_DNC_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_SDMA_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_SDMA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_SDMA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_ADM_DAP_G_SFI_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_ADM_DAP_G_SFI_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_ADM_DAP_G_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BAAW_D_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_BAAW_D_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BAAW_D_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BAAW_P_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_BAAW_P_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BAAW_P_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICM_AXI_D0_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICM_AXI_D0_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICM_AXI_D0_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICM_AXI_D0_SFI_QCH_AXI_ENABLE,
	V620_EVT0_QCH_CON_BICM_AXI_D0_SFI_QCH_AXI_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICM_AXI_D0_SFI_QCH_AXI_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICM_AXI_D1_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICM_AXI_D1_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICM_AXI_D1_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICM_AXI_D1_SFI_QCH_AXI_ENABLE,
	V620_EVT0_QCH_CON_BICM_AXI_D1_SFI_QCH_AXI_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICM_AXI_D1_SFI_QCH_AXI_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICS_APB_P_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICS_APB_P_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICS_APB_P_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICS_AXI_D0_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICS_AXI_D0_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICS_AXI_D0_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICS_AXI_D0_SFI_QCH_AXI_ENABLE,
	V620_EVT0_QCH_CON_BICS_AXI_D0_SFI_QCH_AXI_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICS_AXI_D0_SFI_QCH_AXI_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICS_AXI_D1_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICS_AXI_D1_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICS_AXI_D1_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICS_AXI_D1_SFI_QCH_AXI_ENABLE,
	V620_EVT0_QCH_CON_BICS_AXI_D1_SFI_QCH_AXI_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICS_AXI_D1_SFI_QCH_AXI_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICS_AXI_D2_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICS_AXI_D2_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICS_AXI_D2_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICS_AXI_D2_SFI_QCH_AXI_ENABLE,
	V620_EVT0_QCH_CON_BICS_AXI_D2_SFI_QCH_AXI_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICS_AXI_D2_SFI_QCH_AXI_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICS_AXI_D3_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICS_AXI_D3_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICS_AXI_D3_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICS_AXI_D3_SFI_QCH_AXI_ENABLE,
	V620_EVT0_QCH_CON_BICS_AXI_D3_SFI_QCH_AXI_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICS_AXI_D3_SFI_QCH_AXI_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICS_AXI_D4_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICS_AXI_D4_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICS_AXI_D4_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICS_AXI_D4_SFI_QCH_AXI_ENABLE,
	V620_EVT0_QCH_CON_BICS_AXI_D4_SFI_QCH_AXI_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICS_AXI_D4_SFI_QCH_AXI_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_CAN_FD0_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_CAN_FD0_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_CAN_FD0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_CAN_FD1_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_CAN_FD1_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_CAN_FD1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON0_QCH_APB_ENABLE,
	V620_EVT0_QCH_CON_CLKMON0_QCH_APB_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON0_QCH_APB_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON0_QCH_REF0_ENABLE,
	V620_EVT0_QCH_CON_CLKMON0_QCH_REF0_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON0_QCH_REF0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON0_QCH_REF1_ENABLE,
	V620_EVT0_QCH_CON_CLKMON0_QCH_REF1_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON0_QCH_REF1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON0_QCH_MON0_ENABLE,
	V620_EVT0_QCH_CON_CLKMON0_QCH_MON0_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON0_QCH_MON0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON0_QCH_MON1_ENABLE,
	V620_EVT0_QCH_CON_CLKMON0_QCH_MON1_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON0_QCH_MON1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON1_QCH_APB_ENABLE,
	V620_EVT0_QCH_CON_CLKMON1_QCH_APB_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON1_QCH_APB_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON1_QCH_REF0_ENABLE,
	V620_EVT0_QCH_CON_CLKMON1_QCH_REF0_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON1_QCH_REF0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON1_QCH_REF1_ENABLE,
	V620_EVT0_QCH_CON_CLKMON1_QCH_REF1_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON1_QCH_REF1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON1_QCH_MON0_ENABLE,
	V620_EVT0_QCH_CON_CLKMON1_QCH_MON0_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON1_QCH_MON0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON1_QCH_MON1_ENABLE,
	V620_EVT0_QCH_CON_CLKMON1_QCH_MON1_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON1_QCH_MON1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON2_QCH_APB_ENABLE,
	V620_EVT0_QCH_CON_CLKMON2_QCH_APB_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON2_QCH_APB_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON2_QCH_REF0_ENABLE,
	V620_EVT0_QCH_CON_CLKMON2_QCH_REF0_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON2_QCH_REF0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON2_QCH_REF1_ENABLE,
	V620_EVT0_QCH_CON_CLKMON2_QCH_REF1_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON2_QCH_REF1_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON2_QCH_MON0_ENABLE,
	V620_EVT0_QCH_CON_CLKMON2_QCH_MON0_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON2_QCH_MON0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_CLKMON2_QCH_MON1_ENABLE,
	V620_EVT0_QCH_CON_CLKMON2_QCH_MON1_CLOCK_REQ,
	V620_EVT0_QCH_CON_CLKMON2_QCH_MON1_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_CLUSTER_SFI_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_CLUSTER_SFI_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_CLUSTER_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_DMA_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_DMA_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_DMA_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_SFPC_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_SFPC_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_SFPC_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_FMU_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_FMU_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_FMU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_GPIO_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_GPIO_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_GPIO_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_INTMEM_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_INTMEM_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_INTMEM_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ATB_SI_LT0_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ATB_SI_LT0_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ATB_SI_LT0_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ATB_SI_LT1_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ATB_SI_LT1_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ATB_SI_LT1_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ATB_SI_LT2_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ATB_SI_LT2_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ATB_SI_LT2_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ATB_SI_LT3_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ATB_SI_LT3_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ATB_SI_LT3_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_IDP0_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_IDP0_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_IDP0_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_IDP1_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_IDP1_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_IDP1_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP0_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP0_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP0_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP1_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP1_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP1_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP2_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP2_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP2_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP3_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP3_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_IP3_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_D_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_D_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_D_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_IDP0_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_IDP0_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_IDP0_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_IDP1_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_IDP1_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_IDP1_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP0_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP0_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP0_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP1_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP1_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP1_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP2_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP2_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP2_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP3_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP3_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_IP3_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_MAILBOX_ABOX_QCH_ENABLE,
	V620_EVT0_QCH_CON_MAILBOX_ABOX_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_MAILBOX_ABOX_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_MAILBOX_AP0_QCH_ENABLE,
	V620_EVT0_QCH_CON_MAILBOX_AP0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_MAILBOX_AP0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_MAILBOX_AP1_QCH_ENABLE,
	V620_EVT0_QCH_CON_MAILBOX_AP1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_MAILBOX_AP1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_MAILBOX_AP2_QCH_ENABLE,
	V620_EVT0_QCH_CON_MAILBOX_AP2_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_MAILBOX_AP2_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_MAILBOX_AP3_QCH_ENABLE,
	V620_EVT0_QCH_CON_MAILBOX_AP3_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_MAILBOX_AP3_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_MAILBOX_AP4_QCH_ENABLE,
	V620_EVT0_QCH_CON_MAILBOX_AP4_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_MAILBOX_AP4_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_MAILBOX_AP5_QCH_ENABLE,
	V620_EVT0_QCH_CON_MAILBOX_AP5_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_MAILBOX_AP5_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_MAILBOX_AP6_QCH_ENABLE,
	V620_EVT0_QCH_CON_MAILBOX_AP6_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_MAILBOX_AP6_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_MAILBOX_AP7_QCH_ENABLE,
	V620_EVT0_QCH_CON_MAILBOX_AP7_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_MAILBOX_AP7_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_MAILBOX_DNC_QCH_ENABLE,
	V620_EVT0_QCH_CON_MAILBOX_DNC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_MAILBOX_DNC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_MAILBOX_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_MAILBOX_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_MAILBOX_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_MCT0_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_MCT0_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_MCT0_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_MCT1_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_MCT1_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_MCT1_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_PLLCLKOUT_SFI_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_PLLCLKOUT_SFI_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_PLLCLKOUT_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_ROM_CRC32_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_ROM_CRC32_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_ROM_CRC32_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_SFI_CPU_ACLK_QCH_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_SFI_CPU_ACLK_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_SFI_CPU_ACLK_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SC_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_SC_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SC_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFI_CMU_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFI_CMU_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFI_CMU_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_P0_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_P0_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_P0_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_P1_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_P1_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_P1_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_P2_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_P2_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_P2_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_P3_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_P3_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_P3_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_P4_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_P4_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_P4_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_P5_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_P5_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_P5_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_IP4_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_IP4_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_IP4_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_SI_IP4_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_SI_IP4_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_SI_IP4_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_TMU_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_TMU_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_TMU_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI18_USI_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI18_USI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI18_USI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI19_USI_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI19_USI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI19_USI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI20_USI_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI20_USI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI20_USI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_USI21_USI_QCH_ENABLE,
	V620_EVT0_QCH_CON_USI21_USI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_USI21_USI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_LITE_D_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_LITE_D_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_LITE_D_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VOLMON_QCH_ENABLE,
	V620_EVT0_QCH_CON_VOLMON_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VOLMON_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_WDT0_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_WDT0_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_WDT0_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_WDT1_SFI_QCH_ENABLE,
	V620_EVT0_QCH_CON_WDT1_SFI_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_WDT1_SFI_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_XSPI_QCH_AXI_ENABLE,
	V620_EVT0_QCH_CON_XSPI_QCH_AXI_CLOCK_REQ,
	V620_EVT0_QCH_CON_XSPI_QCH_AXI_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_XSPI_QCH_APB_ENABLE,
	V620_EVT0_QCH_CON_XSPI_QCH_APB_CLOCK_REQ,
	V620_EVT0_QCH_CON_XSPI_QCH_APB_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICM_AXI_D0_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICM_AXI_D0_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICM_AXI_D0_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICM_AXI_D0_SNW_QCH_AXI_ENABLE,
	V620_EVT0_QCH_CON_BICM_AXI_D0_SNW_QCH_AXI_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICM_AXI_D0_SNW_QCH_AXI_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICM_AXI_D2_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICM_AXI_D2_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICM_AXI_D2_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICM_AXI_D2_SNW_QCH_AXI_ENABLE,
	V620_EVT0_QCH_CON_BICM_AXI_D2_SNW_QCH_AXI_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICM_AXI_D2_SNW_QCH_AXI_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICM_AXI_D3_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICM_AXI_D3_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICM_AXI_D3_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICM_AXI_D3_SNW_QCH_AXI_ENABLE,
	V620_EVT0_QCH_CON_BICM_AXI_D3_SNW_QCH_AXI_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICM_AXI_D3_SNW_QCH_AXI_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICS_APB_P_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICS_APB_P_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICS_APB_P_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_L0_ISP_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_L0_ISP_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_L0_ISP_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_L_ACC_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_L_ACC_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_L_ACC_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_D0_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_D0_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_D0_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_D1_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_D1_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_D1_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_D2_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_D2_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_D2_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D0_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D0_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D0_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D1_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D1_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D1_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D2_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D2_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D2_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_D0_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_D0_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_D0_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_D2_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_D2_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_D2_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_D3_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_D3_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_D3_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_P_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_P_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_P_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AST_MI_L1_ISP_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AST_MI_L1_ISP_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AST_MI_L1_ISP_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SNF0_QCH_ENABLE,
	V620_EVT0_QCH_CON_SNF0_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SNF0_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SNW_CMU_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_SNW_CMU_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SNW_CMU_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_SNW_QCH_S0_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_SNW_QCH_S0_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_SNW_QCH_S0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU1_SNW_QCH_S0_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU1_SNW_QCH_S0_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU1_SNW_QCH_S0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU2_SNW_QCH_S0_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU2_SNW_QCH_S0_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU2_SNW_QCH_S0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_SNW_QCH_S0_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_SNW_QCH_S0_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_SNW_QCH_S0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_D0_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_D0_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_D0_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_D2_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_D2_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_D2_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_D3_SNW_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_D3_SNW_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_D3_SNW_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_WRP_QCH_ENABLE,
	V620_EVT0_QCH_CON_WRP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_WRP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BAAW_D_SSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_BAAW_D_SSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BAAW_D_SSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICS_APB_P_SSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICS_APB_P_SSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICS_APB_P_SSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_SSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_SSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_SSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D_SSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D_SSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_ACEL_SI_D_SSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_MI_ID_STRONG_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_MI_ID_STRONG_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_MI_ID_STRONG_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D_SSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D_SSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D_SSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_D0_SSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_D0_SSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_D0_SSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_D1_SSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_D1_SSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_D1_SSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_D2_SSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_D2_SSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_D2_SSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RTIC_QCH_ENABLE,
	V620_EVT0_QCH_CON_RTIC_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RTIC_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_P_SSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_P_SSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_P_SSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_SSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_SSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_SSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SSP_CMU_SSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_SSP_CMU_SSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SSP_CMU_SSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_SSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_SSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_SSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_SSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_SSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_SSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_SSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_SSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_SSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SECURITYCONTROLLER_QCH_ENABLE,
	V620_EVT0_QCH_CON_SECURITYCONTROLLER_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SECURITYCONTROLLER_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_LITE_D_SSP_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_LITE_D_SSP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_LITE_D_SSP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_QCH_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_QCH_ENABLE,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_RSTNSYNC_CLK_STRONG_OSCCLK_CPU_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_DMYQCH_CON_STRONG_QCH_ENABLE,
	V620_EVT0_DMYQCH_CON_STRONG_QCH_CLOCK_REQ,
	V620_EVT0_DMYQCH_CON_STRONG_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_STRONG_CMU_STRONG_QCH_ENABLE,
	V620_EVT0_QCH_CON_STRONG_CMU_STRONG_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_STRONG_CMU_STRONG_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_BICS_APB_P_TAA_QCH_ENABLE,
	V620_EVT0_QCH_CON_BICS_APB_P_TAA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_BICS_APB_P_TAA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_D_TZPC_TAA_QCH_ENABLE,
	V620_EVT0_QCH_CON_D_TZPC_TAA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_D_TZPC_TAA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_MI_L_ACC_TAA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_MI_L_ACC_TAA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_MI_L_ACC_TAA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AST_SI_L0_TAA_ISP_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AST_SI_L0_TAA_ISP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AST_SI_L0_TAA_ISP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_LH_AXI_SI_D_TAA_QCH_ENABLE,
	V620_EVT0_QCH_CON_LH_AXI_SI_D_TAA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_LH_AXI_SI_D_TAA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_PPMU_D_TAA_QCH_ENABLE,
	V620_EVT0_QCH_CON_PPMU_D_TAA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_PPMU_D_TAA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_QE_D0_TAA_QCH_ENABLE,
	V620_EVT0_QCH_CON_QE_D0_TAA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_QE_D0_TAA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SFMPU_P_TAA_QCH_ENABLE,
	V620_EVT0_QCH_CON_SFMPU_P_TAA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SFMPU_P_TAA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AST_SI_L1_TAA_ISP_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AST_SI_L1_TAA_ISP_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AST_SI_L1_TAA_ISP_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_TAA_QCH_ENABLE,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_TAA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SLH_AXI_MI_P_TAA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_TAA_QCH_S0_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_TAA_QCH_S0_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_PMMU0_TAA_QCH_S0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSMMU_S0_TAA_QCH_S0_ENABLE,
	V620_EVT0_QCH_CON_SYSMMU_S0_TAA_QCH_S0_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSMMU_S0_TAA_QCH_S0_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_SYSREG_TAA_QCH_ENABLE,
	V620_EVT0_QCH_CON_SYSREG_TAA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_SYSREG_TAA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_TAA_QCH_ENABLE,
	V620_EVT0_QCH_CON_TAA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_TAA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_TAA_CMU_TAA_QCH_ENABLE,
	V620_EVT0_QCH_CON_TAA_CMU_TAA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_TAA_CMU_TAA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_QCH_CON_VGEN_D_TAA_QCH_ENABLE,
	V620_EVT0_QCH_CON_VGEN_D_TAA_QCH_CLOCK_REQ,
	V620_EVT0_QCH_CON_VGEN_D_TAA_QCH_IGNORE_FORCE_PM_EN,
	V620_EVT0_ACC_CMU_ACC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_ACC_CMU_ACC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_APM_CMU_APM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_APM_CMU_APM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_AUD_CMU_AUD_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_AUD_CMU_AUD_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_CPUCL2_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_CPUCL2_EMBEDDED_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_CPUCL2_EMBEDDED_CMU_CPUCL2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_DBGCORE_CMU_DBGCORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_DBGCORE_CMU_DBGCORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_DNC_CMU_DNC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_DNC_CMU_DNC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_DPTX_CMU_DPTX_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_DPTX_CMU_DPTX_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_DPUB_CMU_DPUB_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_DPUB_CMU_DPUB_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_DPUF_CMU_DPUF_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_DPUF_CMU_DPUF_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_DPUF1_CMU_DPUF1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_DPUF1_CMU_DPUF1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_DSP_CMU_DSP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_DSP_CMU_DSP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_GNPU_CMU_GNPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_GNPU_CMU_GNPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_HSI0_CMU_HSI0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_HSI0_CMU_HSI0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_HSI1_CMU_HSI1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_HSI1_CMU_HSI1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_HSI2_CMU_HSI2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_HSI2_CMU_HSI2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_ISP_CMU_ISP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_ISP_CMU_ISP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_M2M_CMU_M2M_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_M2M_CMU_M2M_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_MISC_CMU_MISC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_MISC_CMU_MISC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_NOCL0_CMU_NOCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_NOCL0_CMU_NOCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_NOCL1_CMU_NOCL1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_NOCL1_CMU_NOCL1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_NOCL2_CMU_NOCL2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_NOCL2_CMU_NOCL2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_SDMA_CMU_SDMA_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_SDMA_CMU_SDMA_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_SFI_CMU_SFI_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_SFI_CMU_SFI_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_SNW_CMU_SNW_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_SNW_CMU_SNW_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_SSP_CMU_SSP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_SSP_CMU_SSP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_STRONG_CMU_STRONG_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_STRONG_CMU_STRONG_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	V620_EVT0_TAA_CMU_TAA_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT,
	V620_EVT0_TAA_CMU_TAA_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING,
	v620_evt0_end_of_sfr_access,
	v620_evt0_num_of_sfr_access = v620_evt0_end_of_sfr_access - SFR_ACCESS_TYPE,
};

#endif
