 
****************************************
Report : qor
Design : samul_v1_sequential
Version: U-2022.12-SP7
Date   : Sat Dec 23 18:38:24 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.32
  Critical Path Slack:           0.52
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         66
  Hierarchical Port Count:       5592
  Leaf Cell Count:               2774
  Buf/Inv Cell Count:             337
  Buf Cell Count:                  36
  Inv Cell Count:                 301
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2642
  Sequential Cell Count:          132
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    41946.623423
  Noncombinational Area:  4256.870468
  Buf/Inv Area:           1863.475248
  Total Buffer Area:           199.07
  Total Inverter Area:        1664.41
  Macro/Black Box Area:      0.000000
  Net Area:               1984.033618
  -----------------------------------
  Cell Area:             46203.493891
  Design Area:           48187.527509


  Design Rules
  -----------------------------------
  Total Number of Nets:          3987
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    6.33
  Logic Optimization:                  0.96
  Mapping Optimization:                1.63
  -----------------------------------------
  Overall Compile Time:                9.56
  Overall Compile Wall Clock Time:     9.79

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
