#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr 22 13:38:37 2024
# Process ID: 10124
# Current directory: C:/Designs/project_90
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent648 C:\Designs\project_90\project_9.xpr
# Log file: C:/Designs/project_90/vivado.log
# Journal file: C:/Designs/project_90\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Designs/project_90/project_9.xpr
INFO: [Project 1-313] Project file moved from '/home/skymark/FPGA/Vivado/2018.3/bin/project_9' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 777.102 ; gain = 172.520
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Apr 22 13:50:10 2024] Launched synth_1...
Run output will be captured here: C:/Designs/project_90/project_9.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Apr 22 13:50:44 2024] Launched impl_1...
Run output will be captured here: C:/Designs/project_90/project_9.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Apr 22 13:52:27 2024] Launched impl_1...
Run output will be captured here: C:/Designs/project_90/project_9.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1589.492 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1589.492 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1589.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1715.922 ; gain = 898.152
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7B5AA
set_property PROGRAM.FILE {C:/Designs/project_90/project_9.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Designs/project_90/project_9.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim9' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim9_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sender'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Designs/project_90/project_9.srcs/sim_1/new/sim9.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim9'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 82182ea93ec14a33a10b82ad87f2c796 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim9_behav xil_defaultlib.sim9 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.sender [sender_default]
Compiling architecture behavioral of entity xil_defaultlib.sim9
Built simulation snapshot sim9_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim9_behav -key {Behavioral:sim_1:Functional:sim9} -tclbatch {sim9.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim9.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2698.637 ; gain = 0.523
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2698.637 ; gain = 13.723
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim9_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ms
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2698.637 ; gain = 15.816
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Designs/project_90/project_9.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Apr 22 14:03:05 2024] Launched synth_1...
Run output will be captured here: C:/Designs/project_90/project_9.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Designs/project_90/project_9.srcs/constrs_1/new/c9.xdc]
Finished Parsing XDC File [C:/Designs/project_90/project_9.srcs/constrs_1/new/c9.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2795.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim9' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim9_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Designs/project_90/project_9.srcs/sim_1/new/sim9.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim9'
ERROR: [VRFC 10-2989] 'top' is not declared [C:/Designs/project_90/project_9.srcs/sim_1/new/sim9.vhd:75]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Designs/project_90/project_9.srcs/sim_1/new/sim9.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'C:/Designs/project_90/project_9.srcs/sim_1/new/sim9.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
move_files -fileset sim_1 [get_files  C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd]
move_files [get_files  C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim9' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim9_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Designs/project_90/project_9.srcs/sim_1/new/sim9.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim9'
ERROR: [VRFC 10-2989] 'rst_i' is not declared [C:/Designs/project_90/project_9.srcs/sim_1/new/sim9.vhd:77]
ERROR: [VRFC 10-2989] 'txd_o' is not declared [C:/Designs/project_90/project_9.srcs/sim_1/new/sim9.vhd:79]
ERROR: [VRFC 10-3095] actual of formal out port 'txd_o' cannot be an expression [C:/Designs/project_90/project_9.srcs/sim_1/new/sim9.vhd:79]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Designs/project_90/project_9.srcs/sim_1/new/sim9.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'C:/Designs/project_90/project_9.srcs/sim_1/new/sim9.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim9' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim9_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Designs/project_90/project_9.srcs/sim_1/new/sim9.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim9'
ERROR: [VRFC 10-2989] 'txd_o' is not declared [C:/Designs/project_90/project_9.srcs/sim_1/new/sim9.vhd:79]
ERROR: [VRFC 10-3095] actual of formal out port 'txd_o' cannot be an expression [C:/Designs/project_90/project_9.srcs/sim_1/new/sim9.vhd:79]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Designs/project_90/project_9.srcs/sim_1/new/sim9.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'C:/Designs/project_90/project_9.srcs/sim_1/new/sim9.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim9' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim9_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Designs/project_90/project_9.srcs/sim_1/new/sim9.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim9'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 82182ea93ec14a33a10b82ad87f2c796 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim9_behav xil_defaultlib.sim9 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sender [sender_default]
Compiling architecture behavioral of entity xil_defaultlib.catcher [catcher_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.packer [packer_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim9
Built simulation snapshot sim9_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim9_behav -key {Behavioral:sim_1:Functional:sim9} -tclbatch {sim9.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim9.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3203.941 ; gain = 0.000
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3203.941 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim9_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ms
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3203.941 ; gain = 0.000
add_bp {C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd} 44
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim9' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim9_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 82182ea93ec14a33a10b82ad87f2c796 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim9_behav xil_defaultlib.sim9 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim9_behav -key {Behavioral:sim_1:Functional:sim9} -tclbatch {sim9.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim9.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ms
Stopped at time : 990345 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim9_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ms
step
Stopped at time : 990345 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 50
step
Stopped at time : 990345 ns : File "/home/skymark/FPGA/Vivado/2018.3/bin/project_9/project_9.srcs/sources_1/new/top.vhd" Line 70
WARNING: [Simulator 45-29] Cannot open source file /home/skymark/FPGA/Vivado/2018.3/bin/project_9/project_9.srcs/sources_1/new/top.vhd: file does not exist.
run all
Stopped at time : 1094515 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1198685 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1302855 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1407025 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1511195 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1615365 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1719535 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1823705 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1927875 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2032045 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2136325 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2240495 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2344665 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2448835 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2553005 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2657175 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim9' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim9_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 82182ea93ec14a33a10b82ad87f2c796 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim9_behav xil_defaultlib.sim9 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim9_behav -key {Behavioral:sim_1:Functional:sim9} -tclbatch {sim9.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim9.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ms
Stopped at time : 990345 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim9_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3203.941 ; gain = 0.000
run all
Stopped at time : 1094515 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1198685 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1302855 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1407025 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1511195 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1615365 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1719535 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1823705 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1927875 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2032045 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2136325 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2240495 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2344665 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2448835 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2553005 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2657175 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2761345 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2865515 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2969685 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 3073855 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 3178025 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 3282305 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
step
Stopped at time : 3282305 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 50
step
Stopped at time : 3282305 ns : File "/home/skymark/FPGA/Vivado/2018.3/bin/project_9/project_9.srcs/sources_1/new/top.vhd" Line 70
WARNING: [Simulator 45-29] Cannot open source file /home/skymark/FPGA/Vivado/2018.3/bin/project_9/project_9.srcs/sources_1/new/top.vhd: file does not exist.
step
Stopped at time : 3282305 ns : File "/home/skymark/FPGA/Vivado/2018.3/bin/project_9/project_9.srcs/sources_1/new/top.vhd" Line 71
step
Stopped at time : 3282305 ns : File "/home/skymark/FPGA/Vivado/2018.3/bin/project_9/project_9.srcs/sources_1/new/catcher.vhd" Line 30
WARNING: [Simulator 45-29] Cannot open source file /home/skymark/FPGA/Vivado/2018.3/bin/project_9/project_9.srcs/sources_1/new/catcher.vhd: file does not exist.
step
Stopped at time : 3282305 ns : File "/home/skymark/FPGA/Vivado/2018.3/bin/project_9/project_9.srcs/sources_1/new/catcher.vhd" Line 31
step
Stopped at time : 3282305 ns : File "/home/skymark/FPGA/Vivado/2018.3/bin/project_9/project_9.srcs/sources_1/new/catcher.vhd" Line 32
step
Stopped at time : 3282305 ns : File "/home/skymark/FPGA/Vivado/2018.3/bin/project_9/project_9.srcs/sources_1/new/catcher.vhd" Line 66
step
Stopped at time : 3282305 ns : File "/home/skymark/FPGA/Vivado/2018.3/bin/project_9/project_9.srcs/sources_1/new/catcher.vhd" Line 67
step
Stopped at time : 3282305 ns : File "/home/skymark/FPGA/Vivado/2018.3/bin/project_9/project_9.srcs/sources_1/new/catcher.vhd" Line 70
step
Stopped at time : 3282305 ns : File "/home/skymark/FPGA/Vivado/2018.3/bin/project_9/project_9.srcs/sources_1/new/top.vhd" Line 87
step
Stopped at time : 3282305 ns : File "/home/skymark/FPGA/Vivado/2018.3/bin/project_9/project_9.srcs/sources_1/new/top.vhd" Line 88
step
Stopped at time : 3282305 ns : File "/home/skymark/FPGA/Vivado/2018.3/bin/project_9/project_9.srcs/sources_1/new/top.vhd" Line 89
step
Stopped at time : 3282305 ns : File "/home/skymark/FPGA/Vivado/2018.3/bin/project_9/project_9.srcs/sources_1/new/top.vhd" Line 90
step
Stopped at time : 3282305 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 58
step
Stopped at time : 3282305 ns : File "/home/skymark/FPGA/Vivado/2018.3/bin/project_9/project_9.srcs/sources_1/new/catcher.vhd" Line 77
step
Stopped at time : 3282305 ns : File "/home/skymark/FPGA/Vivado/2018.3/bin/project_9/project_9.srcs/sources_1/new/catcher.vhd" Line 81
run all
Stopped at time : 3386475 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim9' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim9_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 82182ea93ec14a33a10b82ad87f2c796 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim9_behav xil_defaultlib.sim9 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim9_behav -key {Behavioral:sim_1:Functional:sim9} -tclbatch {sim9.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim9.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ms
Stopped at time : 990345 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim9_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ms
remove_bps -file {C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd} -line 44
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim9' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim9_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 82182ea93ec14a33a10b82ad87f2c796 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim9_behav xil_defaultlib.sim9 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim9_behav -key {Behavioral:sim_1:Functional:sim9} -tclbatch {sim9.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim9.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ms
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3263.406 ; gain = 0.000
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3263.406 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim9_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ms
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3263.406 ; gain = 0.000
set_property used_in_simulation true [get_files  C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim9' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim9_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 82182ea93ec14a33a10b82ad87f2c796 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim9_behav xil_defaultlib.sim9 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sender [sender_default]
Compiling architecture behavioral of entity xil_defaultlib.catcher [catcher_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.packer [packer_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim9
Built simulation snapshot sim9_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim9_behav -key {Behavioral:sim_1:Functional:sim9} -tclbatch {sim9.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim9.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3263.406 ; gain = 0.000
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3263.406 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim9_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ms
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3263.406 ; gain = 0.000
add_bp {C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd} 75
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim9' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim9_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 82182ea93ec14a33a10b82ad87f2c796 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim9_behav xil_defaultlib.sim9 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim9_behav -key {Behavioral:sim_1:Functional:sim9} -tclbatch {sim9.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim9.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ms
Stopped at time : 5 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd" Line 75
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim9_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ms
step
Stopped at time : 5 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd" Line 78
step
Stopped at time : 5 ns : File "/home/skymark/FPGA/Vivado/2018.3/bin/project_9/project_9.srcs/sources_1/new/catcher.vhd" Line 30
WARNING: [Simulator 45-29] Cannot open source file /home/skymark/FPGA/Vivado/2018.3/bin/project_9/project_9.srcs/sources_1/new/catcher.vhd: file does not exist.
step
Stopped at time : 5 ns : File "/home/skymark/FPGA/Vivado/2018.3/bin/project_9/project_9.srcs/sources_1/new/catcher.vhd" Line 31
add_bp {C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd} 44
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim9' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim9_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 82182ea93ec14a33a10b82ad87f2c796 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim9_behav xil_defaultlib.sim9 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim9_behav -key {Behavioral:sim_1:Functional:sim9} -tclbatch {sim9.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim9.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ms
Stopped at time : 5 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd" Line 75
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim9_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ms
remove_bps -file {C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd} -line 75
add_bp {C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd} 76
add_bp {C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd} 79
run all
Stopped at time : 990345 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1094515 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1198685 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1302855 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1407025 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1511195 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1615365 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1719535 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1823705 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1927875 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2032045 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2032055 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd" Line 76
run all
Stopped at time : 2136325 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2240495 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2344665 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2448835 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2553005 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2657175 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2761345 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2865515 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2969685 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 3073855 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 3178025 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3263.406 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim9' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim9_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 82182ea93ec14a33a10b82ad87f2c796 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim9_behav xil_defaultlib.sim9 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sender [sender_default]
Compiling architecture behavioral of entity xil_defaultlib.catcher [catcher_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.packer [packer_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim9
Built simulation snapshot sim9_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim9_behav -key {Behavioral:sim_1:Functional:sim9} -tclbatch {sim9.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim9.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ms
Stopped at time : 5 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim9_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3263.406 ; gain = 0.000
run all
Stopped at time : 990345 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1094515 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1198685 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1302855 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1407025 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1511195 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1615365 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1719535 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1823705 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1927875 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2032045 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2032055 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd" Line 76
run all
Stopped at time : 2136325 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2240495 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2344665 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2448835 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2553005 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2657175 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2761345 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2865515 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 2969685 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 3073855 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 3178025 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim9' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim9_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 82182ea93ec14a33a10b82ad87f2c796 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim9_behav xil_defaultlib.sim9 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sender [sender_default]
Compiling architecture behavioral of entity xil_defaultlib.catcher [catcher_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.packer [packer_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim9
Built simulation snapshot sim9_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim9_behav -key {Behavioral:sim_1:Functional:sim9} -tclbatch {sim9.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim9.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ms
Stopped at time : 5 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim9_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3263.406 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3263.406 ; gain = 0.000
remove_bps -file {C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd} -line 76
remove_bps -file {C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd} -line 79
add_bp {C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd} 76
add_bp {C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd} 79
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim9' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim9_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 82182ea93ec14a33a10b82ad87f2c796 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim9_behav xil_defaultlib.sim9 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sender [sender_default]
Compiling architecture behavioral of entity xil_defaultlib.catcher [catcher_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.packer [packer_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim9
Built simulation snapshot sim9_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim9_behav -key {Behavioral:sim_1:Functional:sim9} -tclbatch {sim9.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim9.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ms
Stopped at time : 5 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim9_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ms
run all
Stopped at time : 990345 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim9' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim9_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sender'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 82182ea93ec14a33a10b82ad87f2c796 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim9_behav xil_defaultlib.sim9 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sender [sender_default]
Compiling architecture behavioral of entity xil_defaultlib.catcher [catcher_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.packer [packer_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim9
Built simulation snapshot sim9_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim9_behav -key {Behavioral:sim_1:Functional:sim9} -tclbatch {sim9.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim9.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ms
Stopped at time : 5 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim9_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3263.406 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3263.406 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim9' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim9_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sender'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 82182ea93ec14a33a10b82ad87f2c796 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim9_behav xil_defaultlib.sim9 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sender [sender_default]
Compiling architecture behavioral of entity xil_defaultlib.catcher [catcher_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.packer [packer_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim9
Built simulation snapshot sim9_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim9_behav -key {Behavioral:sim_1:Functional:sim9} -tclbatch {sim9.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim9.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ms
Stopped at time : 5 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim9_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ms
run all
Stopped at time : 990235 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd" Line 76
run all
Stopped at time : 990355 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1094525 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1198695 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1302865 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1407035 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1511205 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1615375 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1719545 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1823715 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
run all
Stopped at time : 1927885 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 44
remove_bps -file {C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd} -line 44
add_bp {C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd} 45
run all
Stopped at time : 1927885 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 45
run all
Stopped at time : 2032055 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 45
run all
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Designs/project_90/project_9.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Apr 22 14:42:57 2024] Launched synth_1...
Run output will be captured here: C:/Designs/project_90/project_9.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Designs/project_90/project_9.srcs/constrs_1/new/c9.xdc]
Finished Parsing XDC File [C:/Designs/project_90/project_9.srcs/constrs_1/new/c9.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3600.703 ; gain = 92.508
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Designs/project_90/project_9.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Apr 22 14:44:04 2024] Launched synth_1...
Run output will be captured here: C:/Designs/project_90/project_9.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Designs/project_90/project_9.srcs/constrs_1/new/c9.xdc]
Finished Parsing XDC File [C:/Designs/project_90/project_9.srcs/constrs_1/new/c9.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4332.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim9' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sim9_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Designs/project_90/project_9.srcs/sim_1/new/sim9.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim9'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 82182ea93ec14a33a10b82ad87f2c796 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim9_behav xil_defaultlib.sim9 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sender [sender_default]
Compiling architecture behavioral of entity xil_defaultlib.catcher [catcher_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.packer [packer_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim9
Built simulation snapshot sim9_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Designs/project_90/project_9.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim9_behav -key {Behavioral:sim_1:Functional:sim9} -tclbatch {sim9.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sim9.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50ms
Stopped at time : 5 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim9_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50ms
run all
Stopped at time : 990235 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd" Line 76
run all
Stopped at time : 990355 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 45
run all
Stopped at time : 1094525 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 45
run all
Stopped at time : 1198695 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 45
run all
Stopped at time : 1302865 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 45
run all
Stopped at time : 1407035 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 45
run all
Stopped at time : 1511205 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 45
run all
Stopped at time : 1615375 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 45
run all
Stopped at time : 1719545 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 45
run all
Stopped at time : 1823715 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 45
run all
Stopped at time : 1927885 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 45
run all
Stopped at time : 2032055 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 45
run all
Stopped at time : 3049365 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd" Line 79
run all
Stopped at time : 4031365 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd" Line 76
run all
Stopped at time : 4031485 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 45
run all
Stopped at time : 4135655 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 45
run all
Stopped at time : 4239825 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 45
run all
Stopped at time : 4343995 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 45
run all
Stopped at time : 4448165 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 45
run all
Stopped at time : 4552335 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 45
run all
Stopped at time : 4656505 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 45
run all
Stopped at time : 4760675 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 45
run all
Stopped at time : 4864845 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 45
run all
Stopped at time : 4969015 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 45
run all
Stopped at time : 5073185 ns : File "C:/Designs/project_90/project_9.srcs/sources_1/new/sender.vhd" Line 45
run all
WARNING: [Simulator 45-29] Cannot open source file /home/skymark/FPGA/Vivado/2018.3/bin/project_9/project_9.srcs/sources_1/new/catcher.vhd: file does not exist.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Designs/project_90/project_9.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Apr 22 14:50:29 2024] Launched synth_1...
Run output will be captured here: C:/Designs/project_90/project_9.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Designs/project_90/project_9.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Apr 22 14:51:24 2024] Launched synth_1...
Run output will be captured here: C:/Designs/project_90/project_9.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Designs/project_90/project_9.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Apr 22 14:55:02 2024] Launched synth_1...
Run output will be captured here: C:/Designs/project_90/project_9.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Designs/project_90/project_9.srcs/constrs_1/new/c9.xdc]
Finished Parsing XDC File [C:/Designs/project_90/project_9.srcs/constrs_1/new/c9.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4380.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Designs/project_90/project_9.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Apr 22 14:58:03 2024] Launched synth_1...
Run output will be captured here: C:/Designs/project_90/project_9.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Designs/project_90/project_9.srcs/constrs_1/new/c9.xdc]
Finished Parsing XDC File [C:/Designs/project_90/project_9.srcs/constrs_1/new/c9.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4380.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Designs/project_90/project_9.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Apr 22 15:00:10 2024] Launched synth_1...
Run output will be captured here: C:/Designs/project_90/project_9.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Designs/project_90/project_9.srcs/constrs_1/new/c9.xdc]
Finished Parsing XDC File [C:/Designs/project_90/project_9.srcs/constrs_1/new/c9.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4380.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 6
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4380.285 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 4380.285 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4380.285 ; gain = 0.000
[Mon Apr 22 15:01:58 2024] Launched impl_1...
Run output will be captured here: C:/Designs/project_90/project_9.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Apr 22 15:03:13 2024] Launched impl_1...
Run output will be captured here: C:/Designs/project_90/project_9.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7B5AA
set_property PROGRAM.FILE {C:/Designs/project_90/project_9.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Designs/project_90/project_9.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
remove_bps -file {C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd} -line 76
remove_bps -file {C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd} -line 79
add_bp {C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd} 76
remove_bps -file {C:/Designs/project_90/project_9.srcs/sources_1/new/top.vhd} -line 76
close_sim
INFO: [Simtcl 6-16] Simulation closed
