
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity pipeline_registers is
    Port (
        clk         : in  STD_LOGIC;
        reset       : in  STD_LOGIC;
        start_stall : in  STD_LOGIC;
        stall_counter : in integer;
      

        -- inputs from IF stage
        reg_write : in STD_LOGIC;
        alu_src : in STD_LOGIC;
        mem_read : in STD_LOGIC;
        mem_write : in STD_LOGIC;
        branch : in STD_LOGIC;
        jump : in STD_LOGIC;
        load_addr : in STD_LOGIC;
        instr : in  STD_LOGIC_VECTOR(31 downto 0);
        npc    : in  STD_LOGIC_VECTOR(31 downto 0);
        -- <add other IF registers?>
         rd     : in STD_LOGIC_VECTOR(4 downto 0);
        
        -- IF/ID pipeline registers
        if_id_reg_write : inout STD_LOGIC;
        if_id_alu_src : inout STD_LOGIC;
        if_id_mem_read : inout STD_LOGIC;
        if_id_mem_write : inout STD_LOGIC;
        if_id_branch : inout STD_LOGIC;
        if_id_jump : inout STD_LOGIC;
        if_id_load_addr : inout STD_LOGIC;
        if_id_instr : inout  STD_LOGIC_VECTOR(31 downto 0);
        if_id_reg1_data  : in  STD_LOGIC_VECTOR(31 downto 0);
        if_id_reg2_data  : in  STD_LOGIC_VECTOR(31 downto 0);
        if_id_imm        : in  STD_LOGIC_VECTOR(31 downto 0);
        if_id_alu_op : in STD_LOGIC_VECTOR(3 downto 0);
        -- <add other if_id registers>
        if_id_npc : inout STD_LOGIC_VECTOR(31 downto 0);
        if_id_rd  : inout STD_LOGIC_VECTOR(4 downto 0);
        
        -- ID/EX pipeline registers
        id_ex_reg_write : inout STD_LOGIC;
        id_ex_alu_src : inout STD_LOGIC;
        id_ex_mem_read : inout STD_LOGIC;
        id_ex_mem_write : inout STD_LOGIC;
        id_ex_branch : inout STD_LOGIC;
        id_ex_jump : inout STD_LOGIC;
        id_ex_load_addr : inout STD_LOGIC;
        id_ex_instr : out STD_LOGIC_VECTOR(31 downto 0);
        id_ex_reg1_data  : inout  STD_LOGIC_VECTOR(31 downto 0);
        -- <add other id_ex registers>
        id_ex_npc       : inout STD_LOGIC_VECTOR(31 downto 0);
        id_ex_rd        : inout STD_LOGIC_VECTOR(4 downto 0);
        id_ex_reg2_data : inout STD_LOGIC_VECTOR(31 downto 0);
        id_ex_imm       : inout STD_LOGIC_VECTOR(31 downto 0);
        id_ex_alu_op    : inout STD_LOGIC_VECTOR(3 downto 0);
        id_ex_alu_result: in    STD_LOGIC_VECTOR(31 downto 0);

        
        -- EX/MEM pipeline registers        
        ex_mem_reg_write : inout STD_LOGIC;
        ex_mem_alu_src : inout STD_LOGIC;
        ex_mem_mem_read : inout STD_LOGIC;
        ex_mem_mem_write : inout STD_LOGIC;
        ex_mem_branch : out STD_LOGIC;
        ex_mem_jump : out STD_LOGIC;
        ex_mem_load_addr : inout STD_LOGIC;
        ex_mem_reg1_data : out STD_LOGIC_VECTOR(31 downto 0);
        -- <add other ex_mem registers>
        ex_mem_npc       : inout STD_LOGIC_VECTOR(31 downto 0);
        ex_mem_rd        : inout STD_LOGIC_VECTOR(4 downto 0);
        ex_mem_reg2_data : out   STD_LOGIC_VECTOR(31 downto 0);
        ex_mem_alu_result: inout STD_LOGIC_VECTOR(31 downto 0);
        ex_mem_imm       : out   STD_LOGIC_VECTOR(31 downto 0);
        
        -- MEM/WB pipeline registers
        mem_wb_reg_write : out STD_LOGIC;
        mem_wb_alu_src : out STD_LOGIC;
        mem_wb_mem_read : out STD_LOGIC;
        mem_wb_mem_write : out STD_LOGIC;
        mem_wb_load_addr : out STD_LOGIC;
        mem_wb_alu_result  : out STD_LOGIC_VECTOR(31 downto 0);
        -- <add other mem_wb registers>
        mem_wb_npc : out STD_LOGIC_VECTOR(31 downto 0);
        mem_wb_rd  : out STD_LOGIC_VECTOR(4 downto 0)
    );
end pipeline_registers;

architecture Behavioral of pipeline_registers is
begin
    process(clk, reset)
    begin
        if (reset = '1') then
            if_id_reg_write <= '0';
            if_id_alu_src <= '0';
            if_id_mem_read <= '0';
            if_id_mem_write <= '0';
            if_id_branch <= '0';
            if_id_jump <= '0';
            if_id_load_addr <= '0';
            
            id_ex_reg_write <= '0';
            id_ex_alu_src <= '0';
            -- <add other registers>
            id_ex_mem_read  <= '0';
            id_ex_mem_write <= '0';
            id_ex_branch    <= '0';
            id_ex_jump      <= '0';
            id_ex_load_addr <= '0';
            id_ex_instr     <= (others => '0');
            id_ex_npc       <= (others => '0');
            id_ex_rd        <= (others => '0');
            id_ex_reg1_data <= (others => '0');
            id_ex_reg2_data <= (others => '0');
            id_ex_imm       <= (others => '0');
            id_ex_alu_op    <= (others => '0');
            ex_mem_reg_write  <= '0';
            ex_mem_alu_src    <= '0';
            ex_mem_mem_read   <= '0';
            ex_mem_mem_write  <= '0';
            ex_mem_branch     <= '0';
            ex_mem_jump       <= '0';
            ex_mem_load_addr  <= '0';
            ex_mem_npc        <= (others => '0');
            ex_mem_rd         <= (others => '0');
            ex_mem_reg1_data  <= (others => '0');
            ex_mem_reg2_data  <= (others => '0');
            ex_mem_alu_result <= (others => '0');
            ex_mem_imm        <= (others => '0');
            mem_wb_reg_write  <= '0';
            mem_wb_alu_src    <= '0';
            mem_wb_mem_read   <= '0';
            mem_wb_mem_write  <= '0';
            mem_wb_load_addr  <= '0';
            mem_wb_alu_result <= (others => '0');
            mem_wb_npc        <= (others => '0');
            mem_wb_rd         <= (others => '0');
            
            if_id_instr  <= (others => '0');
            if_id_npc    <= (others => '0');
            if_id_rd     <= (others => '0');

        elsif rising_edge(clk) then
            if (start_stall = '0' and stall_counter = 0) then
                if_id_reg_write <= reg_write;
                if_id_alu_src   <= alu_src;
                if_id_mem_read  <= mem_read;
                if_id_mem_write <= mem_write;
                if_id_branch    <= branch;
                if_id_jump      <= jump;
                if_id_load_addr <= load_addr;
                if_id_instr     <= instr;
                if_id_npc       <= npc;
                if_id_rd        <= rd;
            end if;

            if (start_stall = '1' or stall_counter = 3 or stall_counter = 2) then
                id_ex_reg_write <= '0';
                id_ex_alu_src   <= '0';
                id_ex_mem_read  <= '0';
                id_ex_mem_write <= '0';
                id_ex_branch    <= '0';
                id_ex_jump      <= '0';
                id_ex_load_addr <= '0';
                id_ex_alu_op    <= (others => '0');
                id_ex_instr     <= (others => '0');
                id_ex_rd        <= (others => '0');
                id_ex_npc       <= (others => '0');
                id_ex_reg1_data <= (others => '0');
                id_ex_reg2_data <= (others => '0');
                id_ex_imm       <= (others => '0');
            else
                id_ex_reg_write <= if_id_reg_write;
                id_ex_alu_src   <= if_id_alu_src;
                id_ex_mem_read  <= if_id_mem_read;
                id_ex_mem_write <= if_id_mem_write;
                id_ex_branch    <= if_id_branch;
                id_ex_jump      <= if_id_jump;
                id_ex_load_addr <= if_id_load_addr;
                id_ex_instr     <= if_id_instr;
                id_ex_npc       <= if_id_npc;
                id_ex_rd        <= if_id_rd;
                id_ex_reg1_data <= if_id_reg1_data;
                id_ex_reg2_data <= if_id_reg2_data;
                id_ex_imm       <= if_id_imm;
                id_ex_alu_op    <= if_id_alu_op;
            end if;

            ex_mem_reg_write  <= id_ex_reg_write;
            ex_mem_alu_src    <= id_ex_alu_src;
            ex_mem_mem_read   <= id_ex_mem_read;
            ex_mem_mem_write  <= id_ex_mem_write;
            ex_mem_branch     <= id_ex_branch;
            ex_mem_jump       <= id_ex_jump;
            ex_mem_load_addr  <= id_ex_load_addr;
            ex_mem_rd         <= id_ex_rd;
            ex_mem_reg1_data  <= id_ex_reg1_data;
            ex_mem_reg2_data  <= id_ex_reg2_data;
            ex_mem_alu_result <= id_ex_alu_result;
            ex_mem_imm        <= id_ex_imm;
            ex_mem_npc        <= id_ex_npc;

            mem_wb_reg_write  <= ex_mem_reg_write;
            mem_wb_alu_src    <= ex_mem_alu_src;
            mem_wb_mem_read   <= ex_mem_mem_read;
            mem_wb_mem_write  <= ex_mem_mem_write;
            mem_wb_load_addr  <= ex_mem_load_addr;
            mem_wb_alu_result <= ex_mem_alu_result;
            mem_wb_npc        <= ex_mem_npc;
            mem_wb_rd         <= ex_mem_rd;
        end if;
    end process;
end Behavioral;