{
  "module_name": "nvreg.h",
  "hash_id": "6f421cc6088581d9ac2acf51434ce765422bf53f4e527caac358a18af4a2e472",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/dispnv04/nvreg.h",
  "human_readable_source": " \n \n\n \n\n#ifndef __NVREG_H_\n#define __NVREG_H_\n\n#define NV_PMC_OFFSET               0x00000000\n#define NV_PMC_SIZE                 0x00001000\n\n#define NV_PBUS_OFFSET              0x00001000\n#define NV_PBUS_SIZE                0x00001000\n\n#define NV_PFIFO_OFFSET             0x00002000\n#define NV_PFIFO_SIZE               0x00002000\n\n#define NV_HDIAG_OFFSET             0x00005000\n#define NV_HDIAG_SIZE               0x00001000\n\n#define NV_PRAM_OFFSET              0x00006000\n#define NV_PRAM_SIZE                0x00001000\n\n#define NV_PVIDEO_OFFSET            0x00008000\n#define NV_PVIDEO_SIZE              0x00001000\n\n#define NV_PTIMER_OFFSET            0x00009000\n#define NV_PTIMER_SIZE              0x00001000\n\n#define NV_PPM_OFFSET               0x0000A000\n#define NV_PPM_SIZE                 0x00001000\n\n#define NV_PTV_OFFSET               0x0000D000\n#define NV_PTV_SIZE                 0x00001000\n\n#define NV_PRMVGA_OFFSET            0x000A0000\n#define NV_PRMVGA_SIZE              0x00020000\n\n#define NV_PRMVIO0_OFFSET           0x000C0000\n#define NV_PRMVIO_SIZE              0x00002000\n#define NV_PRMVIO1_OFFSET           0x000C2000\n\n#define NV_PFB_OFFSET               0x00100000\n#define NV_PFB_SIZE                 0x00001000\n\n#define NV_PEXTDEV_OFFSET           0x00101000\n#define NV_PEXTDEV_SIZE             0x00001000\n\n#define NV_PME_OFFSET               0x00200000\n#define NV_PME_SIZE                 0x00001000\n\n#define NV_PROM_OFFSET              0x00300000\n#define NV_PROM_SIZE                0x00010000\n\n#define NV_PGRAPH_OFFSET            0x00400000\n#define NV_PGRAPH_SIZE              0x00010000\n\n#define NV_PCRTC0_OFFSET            0x00600000\n#define NV_PCRTC0_SIZE              0x00002000  \n\n#define NV_PRMCIO0_OFFSET           0x00601000\n#define NV_PRMCIO_SIZE              0x00002000\n#define NV_PRMCIO1_OFFSET           0x00603000\n\n#define NV50_DISPLAY_OFFSET           0x00610000\n#define NV50_DISPLAY_SIZE             0x0000FFFF\n\n#define NV_PRAMDAC0_OFFSET          0x00680000\n#define NV_PRAMDAC0_SIZE            0x00002000\n\n#define NV_PRMDIO0_OFFSET           0x00681000\n#define NV_PRMDIO_SIZE              0x00002000\n#define NV_PRMDIO1_OFFSET           0x00683000\n\n#define NV_PRAMIN_OFFSET            0x00700000\n#define NV_PRAMIN_SIZE              0x00100000\n\n#define NV_FIFO_OFFSET              0x00800000\n#define NV_FIFO_SIZE                0x00800000\n\n#define NV_PMC_BOOT_0\t\t\t0x00000000\n#define NV_PMC_ENABLE\t\t\t0x00000200\n\n#define NV_VIO_VSE2\t\t\t0x000003c3\n#define NV_VIO_SRX\t\t\t0x000003c4\n\n#define NV_CIO_CRX__COLOR\t\t0x000003d4\n#define NV_CIO_CR__COLOR\t\t0x000003d5\n\n#define NV_PBUS_DEBUG_1\t\t\t0x00001084\n#define NV_PBUS_DEBUG_4\t\t\t0x00001098\n#define NV_PBUS_DEBUG_DUALHEAD_CTL\t0x000010f0\n#define NV_PBUS_POWERCTRL_1\t\t0x00001584\n#define NV_PBUS_POWERCTRL_2\t\t0x00001588\n#define NV_PBUS_POWERCTRL_4\t\t0x00001590\n#define NV_PBUS_PCI_NV_19\t\t0x0000184C\n#define NV_PBUS_PCI_NV_20\t\t0x00001850\n#\tdefine NV_PBUS_PCI_NV_20_ROM_SHADOW_DISABLED\t(0 << 0)\n#\tdefine NV_PBUS_PCI_NV_20_ROM_SHADOW_ENABLED\t(1 << 0)\n\n#define NV_PFIFO_RAMHT\t\t\t0x00002210\n\n#define NV_PTV_TV_INDEX\t\t\t0x0000d220\n#define NV_PTV_TV_DATA\t\t\t0x0000d224\n#define NV_PTV_HFILTER\t\t\t0x0000d310\n#define NV_PTV_HFILTER2\t\t\t0x0000d390\n#define NV_PTV_VFILTER\t\t\t0x0000d510\n\n#define NV_PRMVIO_MISC__WRITE\t\t0x000c03c2\n#define NV_PRMVIO_SRX\t\t\t0x000c03c4\n#define NV_PRMVIO_SR\t\t\t0x000c03c5\n#\tdefine NV_VIO_SR_RESET_INDEX\t\t0x00\n#\tdefine NV_VIO_SR_CLOCK_INDEX\t\t0x01\n#\tdefine NV_VIO_SR_PLANE_MASK_INDEX\t0x02\n#\tdefine NV_VIO_SR_CHAR_MAP_INDEX\t\t0x03\n#\tdefine NV_VIO_SR_MEM_MODE_INDEX\t\t0x04\n#define NV_PRMVIO_MISC__READ\t\t0x000c03cc\n#define NV_PRMVIO_GRX\t\t\t0x000c03ce\n#define NV_PRMVIO_GX\t\t\t0x000c03cf\n#\tdefine NV_VIO_GX_SR_INDEX\t\t0x00\n#\tdefine NV_VIO_GX_SREN_INDEX\t\t0x01\n#\tdefine NV_VIO_GX_CCOMP_INDEX\t\t0x02\n#\tdefine NV_VIO_GX_ROP_INDEX\t\t0x03\n#\tdefine NV_VIO_GX_READ_MAP_INDEX\t\t0x04\n#\tdefine NV_VIO_GX_MODE_INDEX\t\t0x05\n#\tdefine NV_VIO_GX_MISC_INDEX\t\t0x06\n#\tdefine NV_VIO_GX_DONT_CARE_INDEX\t0x07\n#\tdefine NV_VIO_GX_BIT_MASK_INDEX\t\t0x08\n\n#define NV_PCRTC_INTR_0\t\t\t\t\t0x00600100\n#\tdefine NV_PCRTC_INTR_0_VBLANK\t\t\t\t(1 << 0)\n#define NV_PCRTC_INTR_EN_0\t\t\t\t0x00600140\n#define NV_PCRTC_START\t\t\t\t\t0x00600800\n#define NV_PCRTC_CONFIG\t\t\t\t\t0x00600804\n#\tdefine NV_PCRTC_CONFIG_START_ADDRESS_NON_VGA\t\t(1 << 0)\n#\tdefine NV04_PCRTC_CONFIG_START_ADDRESS_HSYNC\t\t(4 << 0)\n#\tdefine NV10_PCRTC_CONFIG_START_ADDRESS_HSYNC\t\t(2 << 0)\n#define NV_PCRTC_CURSOR_CONFIG\t\t\t\t0x00600810\n#\tdefine NV_PCRTC_CURSOR_CONFIG_ENABLE_ENABLE\t\t(1 << 0)\n#\tdefine NV_PCRTC_CURSOR_CONFIG_DOUBLE_SCAN_ENABLE\t(1 << 4)\n#\tdefine NV_PCRTC_CURSOR_CONFIG_ADDRESS_SPACE_PNVM\t(1 << 8)\n#\tdefine NV_PCRTC_CURSOR_CONFIG_CUR_BPP_32\t\t(1 << 12)\n#\tdefine NV_PCRTC_CURSOR_CONFIG_CUR_PIXELS_64\t\t(1 << 16)\n#\tdefine NV_PCRTC_CURSOR_CONFIG_CUR_LINES_32\t\t(2 << 24)\n#\tdefine NV_PCRTC_CURSOR_CONFIG_CUR_LINES_64\t\t(4 << 24)\n#\tdefine NV_PCRTC_CURSOR_CONFIG_CUR_BLEND_ALPHA\t\t(1 << 28)\n\n \n#define NV_PCRTC_GPIO\t\t\t\t\t0x00600818\n#define NV_PCRTC_GPIO_EXT\t\t\t\t0x0060081c\n#define NV_PCRTC_830\t\t\t\t\t0x00600830\n#define NV_PCRTC_834\t\t\t\t\t0x00600834\n#define NV_PCRTC_850\t\t\t\t\t0x00600850\n#define NV_PCRTC_ENGINE_CTRL\t\t\t\t0x00600860\n#\tdefine NV_CRTC_FSEL_I2C\t\t\t\t\t(1 << 4)\n#\tdefine NV_CRTC_FSEL_OVERLAY\t\t\t\t(1 << 12)\n\n#define NV_PRMCIO_ARX\t\t\t0x006013c0\n#define NV_PRMCIO_AR__WRITE\t\t0x006013c0\n#define NV_PRMCIO_AR__READ\t\t0x006013c1\n#\tdefine NV_CIO_AR_MODE_INDEX\t\t0x10\n#\tdefine NV_CIO_AR_OSCAN_INDEX\t\t0x11\n#\tdefine NV_CIO_AR_PLANE_INDEX\t\t0x12\n#\tdefine NV_CIO_AR_HPP_INDEX\t\t0x13\n#\tdefine NV_CIO_AR_CSEL_INDEX\t\t0x14\n#define NV_PRMCIO_INP0\t\t\t0x006013c2\n#define NV_PRMCIO_CRX__COLOR\t\t0x006013d4\n#define NV_PRMCIO_CR__COLOR\t\t0x006013d5\n\t \n#\tdefine NV_CIO_CR_HDT_INDEX\t\t0x00\t \n#\tdefine NV_CIO_CR_HDE_INDEX\t\t0x01\t \n#\tdefine NV_CIO_CR_HBS_INDEX\t\t0x02\t \n#\tdefine NV_CIO_CR_HBE_INDEX\t\t0x03\t \n#\t\tdefine NV_CIO_CR_HBE_4_0\t\t4:0\n#\tdefine NV_CIO_CR_HRS_INDEX\t\t0x04\t \n#\tdefine NV_CIO_CR_HRE_INDEX\t\t0x05\t \n#\t\tdefine NV_CIO_CR_HRE_4_0\t\t4:0\n#\t\tdefine NV_CIO_CR_HRE_HBE_5\t\t7:7\n#\tdefine NV_CIO_CR_VDT_INDEX\t\t0x06\t \n#\tdefine NV_CIO_CR_OVL_INDEX\t\t0x07\t \n#\t\tdefine NV_CIO_CR_OVL_VDT_8\t\t0:0\n#\t\tdefine NV_CIO_CR_OVL_VDE_8\t\t1:1\n#\t\tdefine NV_CIO_CR_OVL_VRS_8\t\t2:2\n#\t\tdefine NV_CIO_CR_OVL_VBS_8\t\t3:3\n#\t\tdefine NV_CIO_CR_OVL_VDT_9\t\t5:5\n#\t\tdefine NV_CIO_CR_OVL_VDE_9\t\t6:6\n#\t\tdefine NV_CIO_CR_OVL_VRS_9\t\t7:7\n#\tdefine NV_CIO_CR_RSAL_INDEX\t\t0x08\t \n#\tdefine NV_CIO_CR_CELL_HT_INDEX\t\t0x09\t \n#\t\tdefine NV_CIO_CR_CELL_HT_VBS_9\t\t5:5\n#\t\tdefine NV_CIO_CR_CELL_HT_SCANDBL\t7:7\n#\tdefine NV_CIO_CR_CURS_ST_INDEX\t\t0x0a\t \n#\tdefine NV_CIO_CR_CURS_END_INDEX\t\t0x0b\t \n#\tdefine NV_CIO_CR_SA_HI_INDEX\t\t0x0c\t \n#\tdefine NV_CIO_CR_SA_LO_INDEX\t\t0x0d\t \n#\tdefine NV_CIO_CR_TCOFF_HI_INDEX\t\t0x0e\t \n#\tdefine NV_CIO_CR_TCOFF_LO_INDEX\t\t0x0f\t \n#\tdefine NV_CIO_CR_VRS_INDEX\t\t0x10\t \n#\tdefine NV_CIO_CR_VRE_INDEX\t\t0x11\t \n#\t\tdefine NV_CIO_CR_VRE_3_0\t\t3:0\n#\tdefine NV_CIO_CR_VDE_INDEX\t\t0x12\t \n#\tdefine NV_CIO_CR_OFFSET_INDEX\t\t0x13\t \n#\tdefine NV_CIO_CR_ULINE_INDEX\t\t0x14\t \n#\tdefine NV_CIO_CR_VBS_INDEX\t\t0x15\t \n#\tdefine NV_CIO_CR_VBE_INDEX\t\t0x16\t \n#\tdefine NV_CIO_CR_MODE_INDEX\t\t0x17\t \n#\tdefine NV_CIO_CR_LCOMP_INDEX\t\t0x18\t \n\t \n#\tdefine NV_CIO_CRE_RPC0_INDEX\t\t0x19\t \n#\t\tdefine NV_CIO_CRE_RPC0_OFFSET_10_8\t7:5\n#\tdefine NV_CIO_CRE_RPC1_INDEX\t\t0x1a\t \n#\t\tdefine NV_CIO_CRE_RPC1_LARGE\t\t2:2\n#\tdefine NV_CIO_CRE_FF_INDEX\t\t0x1b\t \n#\tdefine NV_CIO_CRE_ENH_INDEX\t\t0x1c\t \n#\tdefine NV_CIO_SR_LOCK_INDEX\t\t0x1f\t \n#\t\tdefine NV_CIO_SR_UNLOCK_RW_VALUE\t0x57\n#\t\tdefine NV_CIO_SR_LOCK_VALUE\t\t0x99\n#\tdefine NV_CIO_CRE_FFLWM__INDEX\t\t0x20\t \n#\tdefine NV_CIO_CRE_21\t\t\t0x21\t \n#\tdefine NV_CIO_CRE_LSR_INDEX\t\t0x25\t \n#\t\tdefine NV_CIO_CRE_LSR_VDT_10\t\t0:0\n#\t\tdefine NV_CIO_CRE_LSR_VDE_10\t\t1:1\n#\t\tdefine NV_CIO_CRE_LSR_VRS_10\t\t2:2\n#\t\tdefine NV_CIO_CRE_LSR_VBS_10\t\t3:3\n#\t\tdefine NV_CIO_CRE_LSR_HBE_6\t\t4:4\n#\tdefine NV_CIO_CR_ARX_INDEX\t\t0x26\t \n#\tdefine NV_CIO_CRE_CHIP_ID_INDEX\t\t0x27\t \n#\tdefine NV_CIO_CRE_PIXEL_INDEX\t\t0x28\n#\t\tdefine NV_CIO_CRE_PIXEL_FORMAT\t\t1:0\n#\tdefine NV_CIO_CRE_HEB__INDEX\t\t0x2d\t \n#\t\tdefine NV_CIO_CRE_HEB_HDT_8\t\t0:0\n#\t\tdefine NV_CIO_CRE_HEB_HDE_8\t\t1:1\n#\t\tdefine NV_CIO_CRE_HEB_HBS_8\t\t2:2\n#\t\tdefine NV_CIO_CRE_HEB_HRS_8\t\t3:3\n#\t\tdefine NV_CIO_CRE_HEB_ILC_8\t\t4:4\n#\tdefine NV_CIO_CRE_2E\t\t\t0x2e\t \n#\tdefine NV_CIO_CRE_HCUR_ADDR2_INDEX\t0x2f\t \n#\tdefine NV_CIO_CRE_HCUR_ADDR0_INDEX\t0x30\t\t \n#\t\tdefine NV_CIO_CRE_HCUR_ADDR0_ADR\t6:0\n#\t\tdefine NV_CIO_CRE_HCUR_ASI\t\t7:7\n#\tdefine NV_CIO_CRE_HCUR_ADDR1_INDEX\t0x31\t\t\t \n#\t\tdefine NV_CIO_CRE_HCUR_ADDR1_ENABLE\t0:0\n#\t\tdefine NV_CIO_CRE_HCUR_ADDR1_CUR_DBL\t1:1\n#\t\tdefine NV_CIO_CRE_HCUR_ADDR1_ADR\t7:2\n#\tdefine NV_CIO_CRE_LCD__INDEX\t\t0x33\n#\t\tdefine NV_CIO_CRE_LCD_LCD_SELECT\t0:0\n#\t\tdefine NV_CIO_CRE_LCD_ROUTE_MASK\t0x3b\n#\tdefine NV_CIO_CRE_DDC0_STATUS__INDEX\t0x36\n#\tdefine NV_CIO_CRE_DDC0_WR__INDEX\t0x37\n#\tdefine NV_CIO_CRE_ILACE__INDEX\t\t0x39\t \n#\tdefine NV_CIO_CRE_SCRATCH3__INDEX\t0x3b\n#\tdefine NV_CIO_CRE_SCRATCH4__INDEX\t0x3c\n#\tdefine NV_CIO_CRE_DDC_STATUS__INDEX\t0x3e\n#\tdefine NV_CIO_CRE_DDC_WR__INDEX\t\t0x3f\n#\tdefine NV_CIO_CRE_EBR_INDEX\t\t0x41\t \n#\t\tdefine NV_CIO_CRE_EBR_VDT_11\t\t0:0\n#\t\tdefine NV_CIO_CRE_EBR_VDE_11\t\t2:2\n#\t\tdefine NV_CIO_CRE_EBR_VRS_11\t\t4:4\n#\t\tdefine NV_CIO_CRE_EBR_VBS_11\t\t6:6\n#\tdefine NV_CIO_CRE_42\t\t\t0x42\n#\t\tdefine NV_CIO_CRE_42_OFFSET_11\t\t6:6\n#\tdefine NV_CIO_CRE_43\t\t\t0x43\n#\tdefine NV_CIO_CRE_44\t\t\t0x44\t \n#\tdefine NV_CIO_CRE_CSB\t\t\t0x45\t \n#\tdefine NV_CIO_CRE_RCR\t\t\t0x46\n#\t\tdefine NV_CIO_CRE_RCR_ENDIAN_BIG\t7:7\n#\tdefine NV_CIO_CRE_47\t\t\t0x47\t \n#\tdefine NV_CIO_CRE_49\t\t\t0x49\n#\tdefine NV_CIO_CRE_4B\t\t\t0x4b\t \n#\tdefine NV_CIO_CRE_TVOUT_LATENCY\t\t0x52\n#\tdefine NV_CIO_CRE_53\t\t\t0x53\t \n#\tdefine NV_CIO_CRE_54\t\t\t0x54\t \n#\tdefine NV_CIO_CRE_57\t\t\t0x57\t \n#\tdefine NV_CIO_CRE_58\t\t\t0x58\t \n#\tdefine NV_CIO_CRE_59\t\t\t0x59\t \n#\tdefine NV_CIO_CRE_5B\t\t\t0x5B\t \n#\tdefine NV_CIO_CRE_85\t\t\t0x85\n#\tdefine NV_CIO_CRE_86\t\t\t0x86\n#define NV_PRMCIO_INP0__COLOR\t\t0x006013da\n\n#define NV_PRAMDAC_CU_START_POS\t\t\t\t0x00680300\n#\tdefine NV_PRAMDAC_CU_START_POS_X\t\t\t15:0\n#\tdefine NV_PRAMDAC_CU_START_POS_Y\t\t\t31:16\n#define NV_RAMDAC_NV10_CURSYNC\t\t\t\t0x00680404\n\n#define NV_PRAMDAC_NVPLL_COEFF\t\t\t\t0x00680500\n#define NV_PRAMDAC_MPLL_COEFF\t\t\t\t0x00680504\n#define NV_PRAMDAC_VPLL_COEFF\t\t\t\t0x00680508\n#\tdefine NV30_RAMDAC_ENABLE_VCO2\t\t\t\t(8 << 4)\n\n#define NV_PRAMDAC_PLL_COEFF_SELECT\t\t\t0x0068050c\n#\tdefine NV_PRAMDAC_PLL_COEFF_SELECT_USE_VPLL2_TRUE\t(4 << 0)\n#\tdefine NV_PRAMDAC_PLL_COEFF_SELECT_SOURCE_PROG_MPLL\t(1 << 8)\n#\tdefine NV_PRAMDAC_PLL_COEFF_SELECT_SOURCE_PROG_VPLL\t(2 << 8)\n#\tdefine NV_PRAMDAC_PLL_COEFF_SELECT_SOURCE_PROG_NVPLL\t(4 << 8)\n#\tdefine NV_PRAMDAC_PLL_COEFF_SELECT_PLL_SOURCE_VPLL2\t(8 << 8)\n#\tdefine NV_PRAMDAC_PLL_COEFF_SELECT_TV_VSCLK1\t\t(1 << 16)\n#\tdefine NV_PRAMDAC_PLL_COEFF_SELECT_TV_PCLK1\t\t(2 << 16)\n#\tdefine NV_PRAMDAC_PLL_COEFF_SELECT_TV_VSCLK2\t\t(4 << 16)\n#\tdefine NV_PRAMDAC_PLL_COEFF_SELECT_TV_PCLK2\t\t(8 << 16)\n#\tdefine NV_PRAMDAC_PLL_COEFF_SELECT_TV_CLK_SOURCE_VIP\t(1 << 20)\n#\tdefine NV_PRAMDAC_PLL_COEFF_SELECT_VCLK_RATIO_DB2\t(1 << 28)\n#\tdefine NV_PRAMDAC_PLL_COEFF_SELECT_VCLK2_RATIO_DB2\t(2 << 28)\n\n#define NV_PRAMDAC_PLL_SETUP_CONTROL\t\t\t0x00680510\n#define NV_RAMDAC_VPLL2\t\t\t\t\t0x00680520\n#define NV_PRAMDAC_SEL_CLK\t\t\t\t0x00680524\n#define NV_RAMDAC_DITHER_NV11\t\t\t\t0x00680528\n#define NV_PRAMDAC_DACCLK\t\t\t\t0x0068052c\n#\tdefine NV_PRAMDAC_DACCLK_SEL_DACCLK\t\t\t(1 << 0)\n\n#define NV_RAMDAC_NVPLL_B\t\t\t\t0x00680570\n#define NV_RAMDAC_MPLL_B\t\t\t\t0x00680574\n#define NV_RAMDAC_VPLL_B\t\t\t\t0x00680578\n#define NV_RAMDAC_VPLL2_B\t\t\t\t0x0068057c\n#\tdefine NV31_RAMDAC_ENABLE_VCO2\t\t\t\t(8 << 28)\n#define NV_PRAMDAC_580\t\t\t\t\t0x00680580\n#\tdefine NV_RAMDAC_580_VPLL1_ACTIVE\t\t\t(1 << 8)\n#\tdefine NV_RAMDAC_580_VPLL2_ACTIVE\t\t\t(1 << 28)\n\n#define NV_PRAMDAC_GENERAL_CONTROL\t\t\t0x00680600\n#\tdefine NV_PRAMDAC_GENERAL_CONTROL_PIXMIX_ON\t\t(3 << 4)\n#\tdefine NV_PRAMDAC_GENERAL_CONTROL_VGA_STATE_SEL\t\t(1 << 8)\n#\tdefine NV_PRAMDAC_GENERAL_CONTROL_ALT_MODE_SEL\t\t(1 << 12)\n#\tdefine NV_PRAMDAC_GENERAL_CONTROL_TERMINATION_75OHM\t(2 << 16)\n#\tdefine NV_PRAMDAC_GENERAL_CONTROL_BPC_8BITS\t\t(1 << 20)\n#\tdefine NV_PRAMDAC_GENERAL_CONTROL_PIPE_LONG\t\t(2 << 28)\n#define NV_PRAMDAC_TEST_CONTROL\t\t\t\t0x00680608\n#\tdefine NV_PRAMDAC_TEST_CONTROL_TP_INS_EN_ASSERTED\t(1 << 12)\n#\tdefine NV_PRAMDAC_TEST_CONTROL_PWRDWN_DAC_OFF\t\t(1 << 16)\n#\tdefine NV_PRAMDAC_TEST_CONTROL_SENSEB_ALLHI\t\t(1 << 28)\n#define NV_PRAMDAC_TESTPOINT_DATA\t\t\t0x00680610\n#\tdefine NV_PRAMDAC_TESTPOINT_DATA_NOTBLANK\t\t(8 << 28)\n#define NV_PRAMDAC_630\t\t\t\t\t0x00680630\n#define NV_PRAMDAC_634\t\t\t\t\t0x00680634\n\n#define NV_PRAMDAC_TV_SETUP\t\t\t\t0x00680700\n#define NV_PRAMDAC_TV_VTOTAL\t\t\t\t0x00680720\n#define NV_PRAMDAC_TV_VSKEW\t\t\t\t0x00680724\n#define NV_PRAMDAC_TV_VSYNC_DELAY\t\t\t0x00680728\n#define NV_PRAMDAC_TV_HTOTAL\t\t\t\t0x0068072c\n#define NV_PRAMDAC_TV_HSKEW\t\t\t\t0x00680730\n#define NV_PRAMDAC_TV_HSYNC_DELAY\t\t\t0x00680734\n#define NV_PRAMDAC_TV_HSYNC_DELAY2\t\t\t0x00680738\n\n#define NV_PRAMDAC_TV_SETUP                             0x00680700\n\n#define NV_PRAMDAC_FP_VDISPLAY_END\t\t\t0x00680800\n#define NV_PRAMDAC_FP_VTOTAL\t\t\t\t0x00680804\n#define NV_PRAMDAC_FP_VCRTC\t\t\t\t0x00680808\n#define NV_PRAMDAC_FP_VSYNC_START\t\t\t0x0068080c\n#define NV_PRAMDAC_FP_VSYNC_END\t\t\t\t0x00680810\n#define NV_PRAMDAC_FP_VVALID_START\t\t\t0x00680814\n#define NV_PRAMDAC_FP_VVALID_END\t\t\t0x00680818\n#define NV_PRAMDAC_FP_HDISPLAY_END\t\t\t0x00680820\n#define NV_PRAMDAC_FP_HTOTAL\t\t\t\t0x00680824\n#define NV_PRAMDAC_FP_HCRTC\t\t\t\t0x00680828\n#define NV_PRAMDAC_FP_HSYNC_START\t\t\t0x0068082c\n#define NV_PRAMDAC_FP_HSYNC_END\t\t\t\t0x00680830\n#define NV_PRAMDAC_FP_HVALID_START\t\t\t0x00680834\n#define NV_PRAMDAC_FP_HVALID_END\t\t\t0x00680838\n\n#define NV_RAMDAC_FP_DITHER\t\t\t\t0x0068083c\n#define NV_PRAMDAC_FP_TG_CONTROL\t\t\t0x00680848\n#\tdefine NV_PRAMDAC_FP_TG_CONTROL_VSYNC_POS\t\t(1 << 0)\n#\tdefine NV_PRAMDAC_FP_TG_CONTROL_VSYNC_DISABLE\t\t(2 << 0)\n#\tdefine NV_PRAMDAC_FP_TG_CONTROL_HSYNC_POS\t\t(1 << 4)\n#\tdefine NV_PRAMDAC_FP_TG_CONTROL_HSYNC_DISABLE\t\t(2 << 4)\n#\tdefine NV_PRAMDAC_FP_TG_CONTROL_MODE_SCALE\t\t(0 << 8)\n#\tdefine NV_PRAMDAC_FP_TG_CONTROL_MODE_CENTER\t\t(1 << 8)\n#\tdefine NV_PRAMDAC_FP_TG_CONTROL_MODE_NATIVE\t\t(2 << 8)\n#\tdefine NV_PRAMDAC_FP_TG_CONTROL_READ_PROG\t\t(1 << 20)\n#\tdefine NV_PRAMDAC_FP_TG_CONTROL_WIDTH_12\t\t(1 << 24)\n#\tdefine NV_PRAMDAC_FP_TG_CONTROL_DISPEN_POS\t\t(1 << 28)\n#\tdefine NV_PRAMDAC_FP_TG_CONTROL_DISPEN_DISABLE\t\t(2 << 28)\n#define NV_PRAMDAC_FP_MARGIN_COLOR\t\t\t0x0068084c\n#define NV_PRAMDAC_850\t\t\t\t\t0x00680850\n#define NV_PRAMDAC_85C\t\t\t\t\t0x0068085c\n#define NV_PRAMDAC_FP_DEBUG_0\t\t\t\t0x00680880\n#\tdefine NV_PRAMDAC_FP_DEBUG_0_XSCALE_ENABLE\t\t(1 << 0)\n#\tdefine NV_PRAMDAC_FP_DEBUG_0_YSCALE_ENABLE\t\t(1 << 4)\n \n#\tdefine NV_RAMDAC_FP_DEBUG_0_TMDS_ENABLED\t\t(8 << 4)\n#\tdefine NV_PRAMDAC_FP_DEBUG_0_XINTERP_BILINEAR\t\t(1 << 8)\n#\tdefine NV_PRAMDAC_FP_DEBUG_0_YINTERP_BILINEAR\t\t(1 << 12)\n#\tdefine NV_PRAMDAC_FP_DEBUG_0_XWEIGHT_ROUND\t\t(1 << 20)\n#\tdefine NV_PRAMDAC_FP_DEBUG_0_YWEIGHT_ROUND\t\t(1 << 24)\n#       define NV_PRAMDAC_FP_DEBUG_0_PWRDOWN_FPCLK              (1 << 28)\n#define NV_PRAMDAC_FP_DEBUG_1\t\t\t\t0x00680884\n#\tdefine NV_PRAMDAC_FP_DEBUG_1_XSCALE_VALUE\t\t11:0\n#\tdefine NV_PRAMDAC_FP_DEBUG_1_XSCALE_TESTMODE_ENABLE\t(1 << 12)\n#\tdefine NV_PRAMDAC_FP_DEBUG_1_YSCALE_VALUE\t\t27:16\n#\tdefine NV_PRAMDAC_FP_DEBUG_1_YSCALE_TESTMODE_ENABLE\t(1 << 28)\n#define NV_PRAMDAC_FP_DEBUG_2\t\t\t\t0x00680888\n#define NV_PRAMDAC_FP_DEBUG_3\t\t\t\t0x0068088C\n\n \n#define NV_PRAMDAC_FP_TMDS_CONTROL\t\t\t0x006808b0\n#\tdefine NV_PRAMDAC_FP_TMDS_CONTROL_WRITE_DISABLE\t\t(1 << 16)\n#define NV_PRAMDAC_FP_TMDS_DATA\t\t\t\t0x006808b4\n\n#define NV_PRAMDAC_8C0                                  0x006808c0\n\n \n#define NV_PRAMDAC_900\t\t\t\t\t0x00680900\n#define NV_PRAMDAC_A20\t\t\t\t\t0x00680A20\n#define NV_PRAMDAC_A24\t\t\t\t\t0x00680A24\n#define NV_PRAMDAC_A34\t\t\t\t\t0x00680A34\n\n#define NV_PRAMDAC_CTV\t\t\t\t\t0x00680c00\n\n \n#define NV_PRMDIO_PIXEL_MASK\t\t0x006813c6\n#\tdefine NV_PRMDIO_PIXEL_MASK_MASK\t0xff\n#define NV_PRMDIO_READ_MODE_ADDRESS\t0x006813c7\n#define NV_PRMDIO_WRITE_MODE_ADDRESS\t0x006813c8\n#define NV_PRMDIO_PALETTE_DATA\t\t0x006813c9\n\n#define NV_PGRAPH_DEBUG_0\t\t0x00400080\n#define NV_PGRAPH_DEBUG_1\t\t0x00400084\n#define NV_PGRAPH_DEBUG_2_NV04\t\t0x00400088\n#define NV_PGRAPH_DEBUG_2\t\t0x00400620\n#define NV_PGRAPH_DEBUG_3\t\t0x0040008c\n#define NV_PGRAPH_DEBUG_4\t\t0x00400090\n#define NV_PGRAPH_INTR\t\t\t0x00400100\n#define NV_PGRAPH_INTR_EN\t\t0x00400140\n#define NV_PGRAPH_CTX_CONTROL\t\t0x00400144\n#define NV_PGRAPH_CTX_CONTROL_NV04\t0x00400170\n#define NV_PGRAPH_ABS_UCLIP_XMIN\t0x0040053C\n#define NV_PGRAPH_ABS_UCLIP_YMIN\t0x00400540\n#define NV_PGRAPH_ABS_UCLIP_XMAX\t0x00400544\n#define NV_PGRAPH_ABS_UCLIP_YMAX\t0x00400548\n#define NV_PGRAPH_BETA_AND\t\t0x00400608\n#define NV_PGRAPH_LIMIT_VIOL_PIX\t0x00400610\n#define NV_PGRAPH_BOFFSET0\t\t0x00400640\n#define NV_PGRAPH_BOFFSET1\t\t0x00400644\n#define NV_PGRAPH_BOFFSET2\t\t0x00400648\n#define NV_PGRAPH_BLIMIT0\t\t0x00400684\n#define NV_PGRAPH_BLIMIT1\t\t0x00400688\n#define NV_PGRAPH_BLIMIT2\t\t0x0040068c\n#define NV_PGRAPH_STATUS\t\t0x00400700\n#define NV_PGRAPH_SURFACE\t\t0x00400710\n#define NV_PGRAPH_STATE\t\t\t0x00400714\n#define NV_PGRAPH_FIFO\t\t\t0x00400720\n#define NV_PGRAPH_PATTERN_SHAPE\t\t0x00400810\n#define NV_PGRAPH_TILE\t\t\t0x00400b00\n\n#define NV_PVIDEO_INTR_EN\t\t0x00008140\n#define NV_PVIDEO_BUFFER\t\t0x00008700\n#define NV_PVIDEO_STOP\t\t\t0x00008704\n#define NV_PVIDEO_UVPLANE_BASE(buff)\t(0x00008800+(buff)*4)\n#define NV_PVIDEO_UVPLANE_LIMIT(buff)\t(0x00008808+(buff)*4)\n#define NV_PVIDEO_UVPLANE_OFFSET_BUFF(buff)\t(0x00008820+(buff)*4)\n#define NV_PVIDEO_BASE(buff)\t\t(0x00008900+(buff)*4)\n#define NV_PVIDEO_LIMIT(buff)\t\t(0x00008908+(buff)*4)\n#define NV_PVIDEO_LUMINANCE(buff)\t(0x00008910+(buff)*4)\n#define NV_PVIDEO_CHROMINANCE(buff)\t(0x00008918+(buff)*4)\n#define NV_PVIDEO_OFFSET_BUFF(buff)\t(0x00008920+(buff)*4)\n#define NV_PVIDEO_SIZE_IN(buff)\t\t(0x00008928+(buff)*4)\n#define NV_PVIDEO_POINT_IN(buff)\t(0x00008930+(buff)*4)\n#define NV_PVIDEO_DS_DX(buff)\t\t(0x00008938+(buff)*4)\n#define NV_PVIDEO_DT_DY(buff)\t\t(0x00008940+(buff)*4)\n#define NV_PVIDEO_POINT_OUT(buff)\t(0x00008948+(buff)*4)\n#define NV_PVIDEO_SIZE_OUT(buff)\t(0x00008950+(buff)*4)\n#define NV_PVIDEO_FORMAT(buff)\t\t(0x00008958+(buff)*4)\n#\tdefine NV_PVIDEO_FORMAT_PLANAR\t\t\t(1 << 0)\n#\tdefine NV_PVIDEO_FORMAT_COLOR_LE_CR8YB8CB8YA8\t(1 << 16)\n#\tdefine NV_PVIDEO_FORMAT_DISPLAY_COLOR_KEY\t(1 << 20)\n#\tdefine NV_PVIDEO_FORMAT_MATRIX_ITURBT709\t(1 << 24)\n#define NV_PVIDEO_COLOR_KEY\t\t0x00008B00\n\n \n#define NV_PVIDEO_INTR_EN_0\t\t0x00680140\n#define NV_PVIDEO_STEP_SIZE\t\t0x00680200\n#define NV_PVIDEO_CONTROL_Y\t\t0x00680204\n#define NV_PVIDEO_CONTROL_X\t\t0x00680208\n#define NV_PVIDEO_BUFF0_START_ADDRESS\t0x0068020c\n#define NV_PVIDEO_BUFF0_PITCH_LENGTH\t0x00680214\n#define NV_PVIDEO_BUFF0_OFFSET\t\t0x0068021c\n#define NV_PVIDEO_BUFF1_START_ADDRESS\t0x00680210\n#define NV_PVIDEO_BUFF1_PITCH_LENGTH\t0x00680218\n#define NV_PVIDEO_BUFF1_OFFSET\t\t0x00680220\n#define NV_PVIDEO_OE_STATE\t\t0x00680224\n#define NV_PVIDEO_SU_STATE\t\t0x00680228\n#define NV_PVIDEO_RM_STATE\t\t0x0068022c\n#define NV_PVIDEO_WINDOW_START\t\t0x00680230\n#define NV_PVIDEO_WINDOW_SIZE\t\t0x00680234\n#define NV_PVIDEO_FIFO_THRES_SIZE\t0x00680238\n#define NV_PVIDEO_FIFO_BURST_LENGTH\t0x0068023c\n#define NV_PVIDEO_KEY\t\t\t0x00680240\n#define NV_PVIDEO_OVERLAY\t\t0x00680244\n#define NV_PVIDEO_RED_CSC_OFFSET\t0x00680280\n#define NV_PVIDEO_GREEN_CSC_OFFSET\t0x00680284\n#define NV_PVIDEO_BLUE_CSC_OFFSET\t0x00680288\n#define NV_PVIDEO_CSC_ADJUST\t\t0x0068028c\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}