INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alpha/Documents/FPGA/NegEdgeDFF/NegEdgeDFF.srcs/sources_1/new/NegEdgeDFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegEdgeDFF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alpha/Documents/FPGA/NegEdgeDFF/NegEdgeDFF.srcs/sim_1/new/NegEdgeDFF_Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NegEdgeDFF_Sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alpha/Documents/FPGA/NegEdgeDFF/NegEdgeDFF.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
