Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 28 23:09:09 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_max.rpt
| Design       : memset
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.557ns  (required time - arrival time)
  Source:                 tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            exitcond_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.564ns  (logic 0.913ns (58.376%)  route 0.651ns (41.624%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.296 - 1.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, unplaced)        0.434     1.461    clk_IBUF_BUFG
                                                                      r  tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 f  tmp_reg[3]/Q
                         net (fo=1, unplaced)         0.400     2.115    tmp[3]
                                                                      f  exitcond_i_15/I0
                         LUT3 (Prop_lut3_I0_O)        0.119     2.234 r  exitcond_i_15/O
                         net (fo=1, unplaced)         0.000     2.234    n_2_exitcond_i_15
                                                                      r  exitcond_reg_i_8/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.480 r  exitcond_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.007     2.487    n_2_exitcond_reg_i_8
                                                                      r  exitcond_reg_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.537 r  exitcond_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     2.537    n_2_exitcond_reg_i_4
                                                                      r  exitcond_reg_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     2.659 r  exitcond_reg_i_2/CO[2]
                         net (fo=1, unplaced)         0.244     2.903    n_3_exitcond_reg_i_2
                                                                      r  exitcond_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.122     3.025 r  exitcond_i_1/O
                         net (fo=1, unplaced)         0.000     3.025    n_2_exitcond_i_1
                         FDRE                                         r  exitcond_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.399 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     1.812    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, unplaced)        0.413     2.296    clk_IBUF_BUFG
                                                                      r  exitcond_reg/C
                         clock pessimism              0.143     2.439    
                         clock uncertainty           -0.035     2.404    
                         FDRE (Setup_fdre_C_D)        0.064     2.468    exitcond_reg
  -------------------------------------------------------------------
                         required time                          2.468    
                         arrival time                          -3.025    
  -------------------------------------------------------------------
                         slack                                 -0.557    

Slack (VIOLATED) :        -0.315ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_cur_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.373ns (34.252%)  route 0.716ns (65.748%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.296 - 1.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, unplaced)        0.434     1.461    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, unplaced)        0.446     2.161    cur_state[2]
                                                                      f  FSM_sequential_cur_state[3]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.119     2.280 r  FSM_sequential_cur_state[3]_i_1/O
                         net (fo=4, unplaced)         0.270     2.550    n_2_FSM_sequential_cur_state[3]_i_1
                         FDRE                                         r  FSM_sequential_cur_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.399 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     1.812    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, unplaced)        0.413     2.296    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[0]/C
                         clock pessimism              0.143     2.439    
                         clock uncertainty           -0.035     2.404    
                         FDRE (Setup_fdre_C_CE)      -0.169     2.235    FSM_sequential_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.235    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                 -0.315    

Slack (VIOLATED) :        -0.315ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_cur_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.373ns (34.252%)  route 0.716ns (65.748%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.296 - 1.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, unplaced)        0.434     1.461    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, unplaced)        0.446     2.161    cur_state[2]
                                                                      f  FSM_sequential_cur_state[3]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.119     2.280 r  FSM_sequential_cur_state[3]_i_1/O
                         net (fo=4, unplaced)         0.270     2.550    n_2_FSM_sequential_cur_state[3]_i_1
                         FDRE                                         r  FSM_sequential_cur_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.399 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     1.812    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, unplaced)        0.413     2.296    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[1]/C
                         clock pessimism              0.143     2.439    
                         clock uncertainty           -0.035     2.404    
                         FDRE (Setup_fdre_C_CE)      -0.169     2.235    FSM_sequential_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.235    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                 -0.315    

Slack (VIOLATED) :        -0.315ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_cur_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.373ns (34.252%)  route 0.716ns (65.748%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.296 - 1.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, unplaced)        0.434     1.461    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, unplaced)        0.446     2.161    cur_state[2]
                                                                      f  FSM_sequential_cur_state[3]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.119     2.280 r  FSM_sequential_cur_state[3]_i_1/O
                         net (fo=4, unplaced)         0.270     2.550    n_2_FSM_sequential_cur_state[3]_i_1
                         FDRE                                         r  FSM_sequential_cur_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.399 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     1.812    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, unplaced)        0.413     2.296    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[2]/C
                         clock pessimism              0.143     2.439    
                         clock uncertainty           -0.035     2.404    
                         FDRE (Setup_fdre_C_CE)      -0.169     2.235    FSM_sequential_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.235    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                 -0.315    

Slack (VIOLATED) :        -0.315ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            FSM_sequential_cur_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.373ns (34.252%)  route 0.716ns (65.748%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.296 - 1.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, unplaced)        0.434     1.461    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, unplaced)        0.446     2.161    cur_state[2]
                                                                      f  FSM_sequential_cur_state[3]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.119     2.280 r  FSM_sequential_cur_state[3]_i_1/O
                         net (fo=4, unplaced)         0.270     2.550    n_2_FSM_sequential_cur_state[3]_i_1
                         FDRE                                         r  FSM_sequential_cur_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.399 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     1.812    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, unplaced)        0.413     2.296    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[3]/C
                         clock pessimism              0.143     2.439    
                         clock uncertainty           -0.035     2.404    
                         FDRE (Setup_fdre_C_CE)      -0.169     2.235    FSM_sequential_cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                          2.235    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                 -0.315    

Slack (VIOLATED) :        -0.134ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.373ns (41.079%)  route 0.535ns (58.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.296 - 1.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, unplaced)        0.434     1.461    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 f  FSM_sequential_cur_state_reg[0]/Q
                         net (fo=11, unplaced)        0.218     1.933    cur_state[0]
                                                                      f  return_val[31]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.119     2.052 r  return_val[31]_i_1/O
                         net (fo=32, unplaced)        0.317     2.369    n_2_return_val[31]_i_1
                         FDRE                                         r  return_val_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.399 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     1.812    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, unplaced)        0.413     2.296    clk_IBUF_BUFG
                                                                      r  return_val_reg[0]/C
                         clock pessimism              0.143     2.439    
                         clock uncertainty           -0.035     2.404    
                         FDRE (Setup_fdre_C_CE)      -0.169     2.235    return_val_reg[0]
  -------------------------------------------------------------------
                         required time                          2.235    
                         arrival time                          -2.369    
  -------------------------------------------------------------------
                         slack                                 -0.134    

Slack (VIOLATED) :        -0.134ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.373ns (41.079%)  route 0.535ns (58.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.296 - 1.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, unplaced)        0.434     1.461    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 f  FSM_sequential_cur_state_reg[0]/Q
                         net (fo=11, unplaced)        0.218     1.933    cur_state[0]
                                                                      f  return_val[31]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.119     2.052 r  return_val[31]_i_1/O
                         net (fo=32, unplaced)        0.317     2.369    n_2_return_val[31]_i_1
                         FDRE                                         r  return_val_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.399 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     1.812    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, unplaced)        0.413     2.296    clk_IBUF_BUFG
                                                                      r  return_val_reg[10]/C
                         clock pessimism              0.143     2.439    
                         clock uncertainty           -0.035     2.404    
                         FDRE (Setup_fdre_C_CE)      -0.169     2.235    return_val_reg[10]
  -------------------------------------------------------------------
                         required time                          2.235    
                         arrival time                          -2.369    
  -------------------------------------------------------------------
                         slack                                 -0.134    

Slack (VIOLATED) :        -0.134ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.373ns (41.079%)  route 0.535ns (58.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.296 - 1.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, unplaced)        0.434     1.461    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 f  FSM_sequential_cur_state_reg[0]/Q
                         net (fo=11, unplaced)        0.218     1.933    cur_state[0]
                                                                      f  return_val[31]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.119     2.052 r  return_val[31]_i_1/O
                         net (fo=32, unplaced)        0.317     2.369    n_2_return_val[31]_i_1
                         FDRE                                         r  return_val_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.399 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     1.812    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, unplaced)        0.413     2.296    clk_IBUF_BUFG
                                                                      r  return_val_reg[11]/C
                         clock pessimism              0.143     2.439    
                         clock uncertainty           -0.035     2.404    
                         FDRE (Setup_fdre_C_CE)      -0.169     2.235    return_val_reg[11]
  -------------------------------------------------------------------
                         required time                          2.235    
                         arrival time                          -2.369    
  -------------------------------------------------------------------
                         slack                                 -0.134    

Slack (VIOLATED) :        -0.134ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.373ns (41.079%)  route 0.535ns (58.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.296 - 1.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, unplaced)        0.434     1.461    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 f  FSM_sequential_cur_state_reg[0]/Q
                         net (fo=11, unplaced)        0.218     1.933    cur_state[0]
                                                                      f  return_val[31]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.119     2.052 r  return_val[31]_i_1/O
                         net (fo=32, unplaced)        0.317     2.369    n_2_return_val[31]_i_1
                         FDRE                                         r  return_val_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.399 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     1.812    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, unplaced)        0.413     2.296    clk_IBUF_BUFG
                                                                      r  return_val_reg[12]/C
                         clock pessimism              0.143     2.439    
                         clock uncertainty           -0.035     2.404    
                         FDRE (Setup_fdre_C_CE)      -0.169     2.235    return_val_reg[12]
  -------------------------------------------------------------------
                         required time                          2.235    
                         arrival time                          -2.369    
  -------------------------------------------------------------------
                         slack                                 -0.134    

Slack (VIOLATED) :        -0.134ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.373ns (41.079%)  route 0.535ns (58.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.296 - 1.000 ) 
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.512     0.512 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.947    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.080     1.027 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, unplaced)        0.434     1.461    clk_IBUF_BUFG
                                                                      r  FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     1.715 f  FSM_sequential_cur_state_reg[0]/Q
                         net (fo=11, unplaced)        0.218     1.933    cur_state[0]
                                                                      f  return_val[31]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.119     2.052 r  return_val[31]_i_1/O
                         net (fo=32, unplaced)        0.317     2.369    n_2_return_val[31]_i_1
                         FDRE                                         r  return_val_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.399     1.399 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413     1.812    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.072     1.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, unplaced)        0.413     2.296    clk_IBUF_BUFG
                                                                      r  return_val_reg[13]/C
                         clock pessimism              0.143     2.439    
                         clock uncertainty           -0.035     2.404    
                         FDRE (Setup_fdre_C_CE)      -0.169     2.235    return_val_reg[13]
  -------------------------------------------------------------------
                         required time                          2.235    
                         arrival time                          -2.369    
  -------------------------------------------------------------------
                         slack                                 -0.134    




