set clock_constraint { \
    name clk \
    module ad2dma \
    port ap_clk \
    period 64 \
    uncertainty 17.28 \
}

set all_path {}

set false_path {}

