# ğŸ”Œ UART-FIFO-Counter í”„ë¡œì íŠ¸ ì™„ë²½ ë©´ì ‘ ëŒ€ë¹„ ê°€ì´ë“œ

## ëª©ì°¨
1. [í”„ë¡œì íŠ¸ í•µì‹¬ ìš”ì•½](#1-í”„ë¡œì íŠ¸-í•µì‹¬-ìš”ì•½)
2. [UART í†µì‹  ì™„ë²½ ì •ë¦¬](#2-uart-í†µì‹ -ì™„ë²½-ì •ë¦¬)
3. [FIFO ë²„í¼ ì„¤ê³„](#3-fifo-ë²„í¼-ì„¤ê³„)
4. [Counter & FND ë””ìŠ¤í”Œë ˆì´](#4-counter--fnd-ë””ìŠ¤í”Œë ˆì´)
5. [Command Control (FSM)](#5-command-control-fsm)
6. [ì½”ë“œ ìƒì„¸ ë¶„ì„](#6-ì½”ë“œ-ìƒì„¸-ë¶„ì„)
7. [Trouble Shooting](#7-trouble-shooting)
8. [ë©´ì ‘ ì˜ˆìƒ ì§ˆë¬¸ & ë‹µë³€](#8-ë©´ì ‘-ì˜ˆìƒ-ì§ˆë¬¸--ë‹µë³€)

---

# 1. í”„ë¡œì íŠ¸ í•µì‹¬ ìš”ì•½

## 1.1 í”„ë¡œì íŠ¸ í•œ ì¤„ ì„¤ëª…
**"UART í†µì‹ ê³¼ FIFO ë²„í¼ë§ì„ í†µí•©í•œ 10000ì§„ Counter ì‹œìŠ¤í…œì„ ì„¤ê³„í•˜ê³ , PCì™€ ë²„íŠ¼ ì–‘ìª½ì—ì„œ ì œì–´ ê°€ëŠ¥í•˜ë©°, 7-segment FNDë¡œ ì‹¤ì‹œê°„ í‘œì‹œí•˜ëŠ” FPGA ê¸°ë°˜ ë°ì´í„° ì²˜ë¦¬ ì‹œìŠ¤í…œ"**

## 1.2 í•µì‹¬ ì„±ê³¼
- âœ… **UART RX/TX** Full-Duplex í†µì‹  êµ¬í˜„
- âœ… **FIFO ë²„í¼** (8-depth) ë°ì´í„° ì†ì‹¤ ë°©ì§€
- âœ… **10000ì§„ Counter** (0~9999)
- âœ… **Functional Coverage 99.7%** ë‹¬ì„±
- âœ… **PC ëª…ë ¹ì–´ + ë²„íŠ¼** ë“€ì–¼ ì œì–´
- âœ… **FSM ê¸°ë°˜ Command Parser** êµ¬í˜„

## 1.3 ì‹œìŠ¤í…œ êµ¬ì„± ìš”ì†Œ

| êµ¬ì„± ìš”ì†Œ | ì„¤ëª… | íŒŒì¼ |
|----------|------|------|
| **TOP Module** | ì „ì²´ í†µí•© | uart_fifo_counter.sv |
| **UART_FIFO** | UART + FIFO í†µí•© | uart_fifo.v |
| **UART RX** | ìˆ˜ì‹  FSM (4-state) | uart_fifo.v (uart_rx) |
| **UART TX** | ì†¡ì‹  FSM (5-state) | uart_fifo.v (uart_tx) |
| **FIFO** | ìˆœí™˜ ë²„í¼ (8-depth) | fifo.sv |
| **FND** | 7-segment + Counter | fnd.v |
| **Command Control** | ëª…ë ¹ì–´ íŒŒì‹± FSM | fnd.v (command_control) |
| **Button Control** | Debounce + ì œì–´ | fnd.v (button_control) |

---

## 1.4 ì „ì²´ ì‹œìŠ¤í…œ ì•„í‚¤í…ì²˜

```
                        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                        â”‚    uart_fifo_counter (TOP)            â”‚
                        â”‚                                        â”‚
  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
  â”‚                     â”‚                                        â”‚
  â”‚  PC (UART)          â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
  â”‚  - "run"            â”‚   â”‚      UART_FIFO Module          â”‚  â”‚
  â”‚  - "clear"          â”‚   â”‚                                 â”‚  â”‚
  â”‚  - "mode"   â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â–¶â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â” â”‚  â”‚
  â”‚  - "sethz 500"      â”‚   â”‚  â”‚UART  â”‚â”€â–¶â”‚FIFO  â”‚â”€â–¶â”‚UART  â”‚ â”‚â”€â”€â”¼â”€â–¶ TX
  â”‚                     â”‚   â”‚  â”‚ RX   â”‚  â”‚ RX   â”‚  â”‚ TX   â”‚ â”‚  â”‚
  RX â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â–¶â”‚  â””â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”˜ â”‚  â”‚
  â”‚                     â”‚   â”‚      â–²          â”‚               â”‚  â”‚
  â”‚                     â”‚   â”‚      â”‚          â”‚               â”‚  â”‚
  â”‚                     â”‚   â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”       â”‚  â”‚
  â”‚                     â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
  â”‚                     â”‚                             â”‚          â”‚
  â”‚  Buttons            â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”  â”‚
  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”         â”‚   â”‚        FND Module              â”‚  â”‚
  â”‚  â”‚ RUN    â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â–¶â”‚                                 â”‚  â”‚
  â”‚  â”‚ CLEAR  â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â–¶â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”               â”‚  â”‚
  â”‚  â”‚ MODE   â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â–¶â”‚  â”‚ Command     â”‚               â”‚  â”‚
  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚   â”‚  â”‚ Control FSM â”‚               â”‚  â”‚
  â”‚                     â”‚   â”‚  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜               â”‚  â”‚
  â”‚                     â”‚   â”‚         â–¼                       â”‚  â”‚
  â”‚                     â”‚   â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”‚  â”‚
  â”‚                     â”‚   â”‚  â”‚   Counter    â”‚              â”‚  â”‚
  â”‚                     â”‚   â”‚  â”‚  (0~9999)    â”‚              â”‚  â”‚
  â”‚                     â”‚   â”‚  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜              â”‚  â”‚
  â”‚                     â”‚   â”‚         â–¼                       â”‚  â”‚
  â”‚                     â”‚   â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”‚  â”‚
  â”‚                     â”‚   â”‚  â”‚ 7-Segment    â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”¼â”€â–¶ FND
  â”‚                     â”‚   â”‚  â”‚    FND       â”‚              â”‚  â”‚
  â”‚                     â”‚   â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â”‚  â”‚
  â”‚                     â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

# 2. UART í†µì‹  ì™„ë²½ ì •ë¦¬

## 2.1 UART ê¸°ë³¸ ê°œë…

### ğŸ“Œ UARTë€?
- **Universal Asynchronous Receiver/Transmitter**
- **ë¹„ë™ê¸° ì§ë ¬ í†µì‹ ** (í´ëŸ­ ì‹ í˜¸ ì—†ìŒ)
- **Full-Duplex** (TX, RX ë…ë¦½)
- **Point-to-Point** í†µì‹ 

### ğŸ“Œ UART vs ë‹¤ë¥¸ í†µì‹ 

| í•­ëª© | UART | SPI | I2C |
|------|------|-----|-----|
| **ì‹ í˜¸ì„ ** | 2ê°œ (TX, RX) | 4ê°œ | 2ê°œ |
| **í´ëŸ­** | ì—†ìŒ (ë¹„ë™ê¸°) | ìˆìŒ (ë™ê¸°) | ìˆìŒ (ë™ê¸°) |
| **ì†ë„** | ëŠë¦¼ (9600~115200) | ë¹ ë¦„ (MHz) | ì¤‘ê°„ (kHz) |
| **ë³µì¡ë„** | ë‚®ìŒ | ì¤‘ê°„ | ë†’ìŒ |
| **ìš©ë„** | PC í†µì‹  | ADC, Flash | ì„¼ì„œ |

### ğŸ“Œ UART Frame êµ¬ì¡°

```
Idle(1) â†’ Start(0) â†’ D0 D1 D2 D3 D4 D5 D6 D7 â†’ Stop(1) â†’ Idle(1)
          â†‘          â†‘ LSB first        MSB â†‘
          â”‚          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
          â”‚              8 data bits
          â””â”€ Start bit (0)

1 Frame = 1 Start + 8 Data + 1 Stop = 10 bits
```

**êµ¬ì„±:**
- **Start bit**: í•­ìƒ 0
- **Data bits**: 8-bit (LSB first)
- **Parity bit**: ì„ íƒì  (ë³¸ í”„ë¡œì íŠ¸ëŠ” ì‚¬ìš© ì•ˆ í•¨)
- **Stop bit**: í•­ìƒ 1

### ğŸ“Œ Baud Rate (ë³¸ í”„ë¡œì íŠ¸: 9600 bps)

**ì •ì˜:**
- ì´ˆë‹¹ ì „ì†¡ ë¹„íŠ¸ ìˆ˜ (bits per second)

**ê³„ì‚°:**
```
Baud Rate = 9600 bps
â†’ 1 bit ì‹œê°„ = 1 / 9600 â‰ˆ 104.17 Î¼s

System Clock = 100 MHz
â†’ 1 Clock Period = 10 ns

1 bitì— í•„ìš”í•œ í´ëŸ­ ìˆ˜ = 104.17 Î¼s / 10 ns â‰ˆ 10417 clocks
```

**16x Oversampling:**
```
Sampling Rate = 9600 * 16 = 153,600 Hz
Clock Divider = 100,000,000 / 153,600 â‰ˆ 651

b_tickì´ 16ë²ˆ = 1 bit
```

**ì™œ 16x?**
- Start bit ì¤‘ê°„ì—ì„œ ìƒ˜í”Œë§í•˜ê¸° ìœ„í•´
- ë…¸ì´ì¦ˆ í•„í„°ë§
- ì •í™•í•œ íƒ€ì´ë°

---

## 2.2 UART RX (ìˆ˜ì‹ ) ì„¤ê³„

### ğŸ“Œ RX FSM (4-state)

```
       â”Œâ”€â”€â”€â”€â”€â”€â”
       â”‚ IDLE â”‚  rx=1 (Idle), rx_done=0
       â””â”€â”€â”€â”¬â”€â”€â”˜
           â”‚ rx=0 (Start bit ê°ì§€)
           â†“
       â”Œâ”€â”€â”€â”€â”€â”€â”
       â”‚START â”‚  Start bit í™•ì¸ (16 ticks)
       â””â”€â”€â”€â”¬â”€â”€â”˜
           â”‚ tick_cnt = 23 (1.5 bit)
           â†“
       â”Œâ”€â”€â”€â”€â”€â”€â”
       â”‚ DATA â”‚  8-bit ìˆ˜ì‹  (ê° bitë‹¹ 16 ticks)
       â””â”€â”€â”€â”¬â”€â”€â”˜
           â”‚ bit_cnt = 7
           â†“
       â”Œâ”€â”€â”€â”€â”€â”€â”
       â”‚ STOP â”‚  Stop bit í™•ì¸ (16 ticks)
       â””â”€â”€â”€â”¬â”€â”€â”˜
           â”‚ rx_done = 1
           â””â”€â”€â–¶ IDLE
```

### ğŸ“Œ RX ì½”ë“œ ë¶„ì„

```verilog
module uart_rx (
    input clk, rst,
    input rx,
    input b_tick,       // 16x baud rate tick
    output [7:0] rx_data,
    output rx_done
);
    localparam [1:0] IDLE = 0, START = 1, DATA = 2, STOP = 3;
    
    reg [1:0] state, next;
    reg [4:0] b_tick_cnt_reg, b_tick_cnt_next;  // 0~23
    reg [2:0] bit_cnt_reg, bit_cnt_next;        // 0~7
    reg rx_done_reg, rx_done_next;
    reg [7:0] rx_buf_reg, rx_buf_next;
    
    // ì¶œë ¥
    assign rx_data = rx_buf_reg;
    assign rx_done = rx_done_reg;
    
    // State Register
    always @(posedge clk, posedge rst) begin
        if (rst) begin
            state <= IDLE;
            b_tick_cnt_reg <= 0;
            bit_cnt_reg <= 0;
            rx_done_reg <= 0;
            rx_buf_reg <= 0;
        end else begin
            state <= next;
            b_tick_cnt_reg <= b_tick_cnt_next;
            bit_cnt_reg <= bit_cnt_next;
            rx_done_reg <= rx_done_next;
            rx_buf_reg <= rx_buf_next;
        end
    end
    
    // Next State Logic
    always @(*) begin
        next = state;
        b_tick_cnt_next = b_tick_cnt_reg;
        bit_cnt_next = bit_cnt_reg;
        rx_done_next = rx_done_reg;
        rx_buf_next = rx_buf_reg;
        
        case (state)
            IDLE: begin
                rx_done_next = 1'b0;
                if (b_tick) begin
                    if (rx == 1'b0) begin  // Start bit ê°ì§€
                        b_tick_cnt_next = 0;
                        next = START;
                    end
                end
            end
            
            START: begin
                if (b_tick) begin
                    if (b_tick_cnt_reg == 23) begin  // 1.5 bit (ì¤‘ê°„ ìƒ˜í”Œë§)
                        bit_cnt_next = 0;
                        b_tick_cnt_next = 0;
                        next = DATA;
                    end else begin
                        b_tick_cnt_next = b_tick_cnt_reg + 1;
                    end
                end
            end
            
            DATA: begin
                if (b_tick) begin
                    if (b_tick_cnt_reg == 0) begin
                        rx_buf_next[7] = rx;  // MSBì— ì €ì¥
                    end
                    if (b_tick_cnt_reg == 15) begin  // 1 bit ì™„ë£Œ
                        if (bit_cnt_reg == 7) begin
                            next = STOP;
                        end else begin
                            b_tick_cnt_next = 0;
                            bit_cnt_next = bit_cnt_reg + 1;
                            rx_buf_next = rx_buf_reg >> 1;  // ìš°ì¸¡ ì‹œí”„íŠ¸
                        end
                    end else begin
                        b_tick_cnt_next = b_tick_cnt_reg + 1;
                    end
                end
            end
            
            STOP: begin
                if (b_tick) begin
                    rx_done_next = 1'b1;  // ìˆ˜ì‹  ì™„ë£Œ!
                    next = IDLE;
                end
            end
        endcase
    end
endmodule
```

### ğŸ“Œ RX íƒ€ì´ë° ë‹¤ì´ì–´ê·¸ë¨

```
b_tick:  â”¬â”¬â”¬â”¬â”¬â”¬â”¬â”¬â”¬â”¬â”¬â”¬â”¬â”¬â”¬â”¬â”¬â”¬â”¬â”¬â”¬â”¬â”¬â”¬â”¬â”¬â”¬â”¬â”¬â”¬â”¬â”¬ ...
         0 1 2 3 ... 15 0 1 2 3 ... 15 ...
         
rx:      â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
             â””â”€â”€â”€â”€â”€â”˜
             Start  D0 (LSB)

State:   IDLE START       DATA
         
b_tick_cnt: 0 1 2 ... 23 0 1 ... 15 0 1 ... 15
                     â†‘               â†‘
                 1.5 bit       1 bit ì™„ë£Œ
```

**í•µì‹¬ í¬ì¸íŠ¸:**
1. **Start bit**: 23 ticks í›„ DATAë¡œ ì´ë™ (1.5 bit, ì¤‘ê°„ ìƒ˜í”Œë§)
2. **Data bit**: ê° bitë§ˆë‹¤ 16 ticks, tick_cnt=0ì—ì„œ ìƒ˜í”Œë§
3. **Shift**: LSB firstì´ë¯€ë¡œ ìš°ì¸¡ ì‹œí”„íŠ¸

---

## 2.3 UART TX (ì†¡ì‹ ) ì„¤ê³„

### ğŸ“Œ TX FSM (5-state)

```
       â”Œâ”€â”€â”€â”€â”€â”€â”
       â”‚ IDLE â”‚  tx=1, tx_busy=0
       â””â”€â”€â”€â”¬â”€â”€â”˜
           â”‚ start_trigger=1
           â†“
       â”Œâ”€â”€â”€â”€â”€â”€â”
       â”‚ WAIT â”‚  b_tick ëŒ€ê¸°
       â””â”€â”€â”€â”¬â”€â”€â”˜
           â”‚ b_tick=1
           â†“
       â”Œâ”€â”€â”€â”€â”€â”€â”
       â”‚START â”‚  tx=0 (Start bit, 16 ticks)
       â””â”€â”€â”€â”¬â”€â”€â”˜
           â”‚ tick_cnt = 15
           â†“
       â”Œâ”€â”€â”€â”€â”€â”€â”
       â”‚ DATA â”‚  8-bit ì†¡ì‹  (ê° bitë‹¹ 16 ticks)
       â””â”€â”€â”€â”¬â”€â”€â”˜
           â”‚ bit_cnt = 7
           â†“
       â”Œâ”€â”€â”€â”€â”€â”€â”
       â”‚ STOP â”‚  tx=1 (Stop bit, 16 ticks)
       â””â”€â”€â”€â”¬â”€â”€â”˜
           â”‚ tick_cnt = 15
           â””â”€â”€â–¶ IDLE
```

### ğŸ“Œ TX ì½”ë“œ ë¶„ì„

```verilog
module uart_tx (
    input clk, rst,
    input start_trigger,
    input [7:0] tx_data,
    input b_tick,
    output tx,
    output tx_busy
);
    localparam [2:0] IDLE = 0, WAIT = 1, START = 2, DATA = 3, STOP = 4;
    
    reg [2:0] state, next;
    reg [2:0] bit_count, bit_next;
    reg [7:0] data_reg, data_next;
    reg [3:0] b_tick_cnt_reg, b_tick_cnt_next;  // 0~15
    reg tx_reg, tx_next;
    reg tx_busy_reg, tx_busy_next;
    
    assign tx = tx_reg;
    assign tx_busy = tx_busy_reg;
    
    // State Register
    always @(posedge clk, posedge rst) begin
        if (rst) begin
            state <= IDLE;
            tx_reg <= 1'b1;  // Idle High
            bit_count <= 0;
            b_tick_cnt_reg <= 0;
            data_reg <= 0;
            tx_busy_reg <= 0;
        end else begin
            state <= next;
            tx_reg <= tx_next;
            bit_count <= bit_next;
            b_tick_cnt_reg <= b_tick_cnt_next;
            data_reg <= data_next;
            tx_busy_reg <= tx_busy_next;
        end
    end
    
    // Next State Logic
    always @(*) begin
        next = state;
        tx_next = tx_reg;
        bit_next = bit_count;
        b_tick_cnt_next = b_tick_cnt_reg;
        data_next = data_reg;
        tx_busy_next = tx_busy_reg;
        
        case (state)
            IDLE: begin
                tx_next = 1'b1;  // Idle High
                tx_busy_next = 1'b0;
                if (start_trigger == 1'b1) begin
                    next = WAIT;
                    tx_busy_next = 1'b1;
                    data_next = tx_data;  // ë°ì´í„° ë˜ì¹˜
                end
            end
            
            WAIT: begin
                if (b_tick == 1'b1) begin
                    next = START;
                    b_tick_cnt_next = 0;
                end
            end
            
            START: begin
                tx_next = 0;  // Start bit = 0
                if (b_tick == 1'b1) begin
                    if (b_tick_cnt_reg == 15) begin  // 1 bit ì™„ë£Œ
                        bit_next = 0;
                        b_tick_cnt_next = 0;
                        next = DATA;
                    end else begin
                        b_tick_cnt_next = b_tick_cnt_reg + 1;
                    end
                end
            end
            
            DATA: begin
                tx_next = data_reg[0];  // LSB ë¨¼ì € ì†¡ì‹ 
                if (b_tick == 1'b1) begin
                    if (b_tick_cnt_reg == 15) begin
                        b_tick_cnt_next = 0;
                        if (bit_count == 3'b111) begin  // 8 bits ì™„ë£Œ
                            next = STOP;
                        end else begin
                            data_next = data_reg >> 1;  // ìš°ì¸¡ ì‹œí”„íŠ¸
                            bit_next = bit_count + 1;
                        end
                    end else begin
                        b_tick_cnt_next = b_tick_cnt_reg + 1;
                    end
                end
            end
            
            STOP: begin
                tx_next = 1;  // Stop bit = 1
                if (b_tick == 1'b1) begin
                    if (b_tick_cnt_reg == 15) begin
                        next = IDLE;
                        tx_busy_next = 1'b0;
                    end else begin
                        b_tick_cnt_next = b_tick_cnt_reg + 1;
                    end
                end
            end
        endcase
    end
endmodule
```

---

## 2.4 Baud Tick Generator

### ğŸ“Œ ëª©ì 
- 16x Baud Rate í´ëŸ­ ìƒì„±
- 9600 bps â†’ 153,600 Hz

### ğŸ“Œ ì½”ë“œ ë¶„ì„

```verilog
module baud_tick_gen (
    input clk,    // 100 MHz
    input rst,
    output b_tick
);
    parameter BAUDRATE = 9600 * 16;  // 153,600 Hz
    localparam BAUD_COUNT = 100_000_000 / BAUDRATE;  // 651
    
    reg [$clog2(BAUD_COUNT)-1:0] counter_reg, counter_next;
    reg tick_reg, tick_next;
    
    assign b_tick = tick_reg;
    
    // State Register
    always @(posedge clk, posedge rst) begin
        if (rst) begin
            counter_reg <= 0;
            tick_reg <= 1'b0;
        end else begin
            counter_reg <= counter_next;
            tick_reg <= tick_next;
        end
    end
    
    // Next State Logic
    always @(*) begin
        tick_next = tick_reg;
        counter_next = counter_reg;
        
        if (counter_reg == BAUD_COUNT - 1) begin
            counter_next = 0;
            tick_next = 1'b1;  // Pulse
        end else begin
            counter_next = counter_reg + 1;
            tick_next = 1'b0;
        end
    end
endmodule
```

**ë™ì‘:**
1. 100 MHz í´ëŸ­ì„ 651ë¡œ ë‚˜ëˆ”
2. ì•½ 153,600 Hzì˜ b_tick ìƒì„±
3. 1 cycle pulse ìƒì„±

---

# 3. FIFO ë²„í¼ ì„¤ê³„

## 3.1 FIFO ê°œë…

### ğŸ“Œ FIFOë€?
- **First-In, First-Out** (ì„ ì…ì„ ì¶œ)
- **ìˆœí™˜ ë²„í¼** (Circular Buffer)
- **Read/Write Pointer** ê´€ë¦¬

### ğŸ“Œ ì™œ FIFOê°€ í•„ìš”í•œê°€?

**ë¬¸ì œ ìƒí™©:**
```
UART RXê°€ ë°ì´í„° ìˆ˜ì‹  ì¤‘...
â†’ ê·¼ë° Counterê°€ ë°”ì˜ê±°ë‚˜ ì²˜ë¦¬ ì¤‘ì´ë©´?
â†’ ë°ì´í„° ì†ì‹¤ ë°œìƒ!
```

**í•´ê²°:**
```
UART RX â†’ FIFO (8-depth) â†’ Counter
          â†‘ ì„ì‹œ ì €ì¥
          
FIFOê°€ ê½‰ ì°¨ê¸° ì „ì— ì²˜ë¦¬í•˜ë©´ ì†ì‹¤ ì—†ìŒ!
```

### ğŸ“Œ FIFO êµ¬ì¡° (ë³¸ í”„ë¡œì íŠ¸: 8-depth)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  FIFO (8-depth Circular)    â”‚
â”‚                              â”‚
â”‚  â”Œâ”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”          â”‚
â”‚  â”‚0â”‚1â”‚2â”‚3â”‚4â”‚5â”‚6â”‚7â”‚          â”‚
â”‚  â””â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”˜          â”‚
â”‚   â†‘             â†‘            â”‚
â”‚  raddr        waddr          â”‚
â”‚ (read ptr)   (write ptr)     â”‚
â”‚                              â”‚
â”‚  empty = (waddr == raddr)    â”‚
â”‚  full  = (waddr + 1 == raddr)â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3.2 FIFO Control Unit

### ğŸ“Œ Read/Write Pointer ê´€ë¦¬

```verilog
module fifo_control_unit #(
    parameter AWIDTH = 3  // 2^3 = 8 depth
) (
    input clk, rst,
    input wr, rd,
    output [AWIDTH-1:0] waddr, raddr,
    output full, empty
);
    reg [AWIDTH-1:0] waddr_reg, waddr_next;
    reg [AWIDTH-1:0] raddr_reg, raddr_next;
    reg full_reg, full_next;
    reg empty_reg, empty_next;
    
    assign waddr = waddr_reg;
    assign raddr = raddr_reg;
    assign full = full_reg;
    assign empty = empty_reg;
    
    // State Register
    always @(posedge clk, posedge rst) begin
        if (rst) begin
            waddr_reg <= 0;
            raddr_reg <= 0;
            full_reg <= 0;
            empty_reg <= 1'b1;  // ì´ˆê¸°ì— ë¹„ì–´ìˆìŒ
        end else begin
            waddr_reg <= waddr_next;
            raddr_reg <= raddr_next;
            full_reg <= full_next;
            empty_reg <= empty_next;
        end
    end
    
    // Next State Logic
    always @(*) begin
        waddr_next = waddr_reg;
        raddr_next = raddr_reg;
        full_next = full_reg;
        empty_next = empty_reg;
        
        case ({wr, rd})
            2'b01: begin  // Read only (Pop)
                if (!empty_reg) begin
                    raddr_next = raddr_reg + 1;  // ìˆœí™˜
                    full_next = 1'b0;
                    if (waddr_reg == raddr_next) begin
                        empty_next = 1'b1;  // ë¹„ì—ˆìŒ
                    end
                end
            end
            
            2'b10: begin  // Write only (Push)
                if (!full_reg) begin
                    waddr_next = waddr_reg + 1;  // ìˆœí™˜
                    empty_next = 1'b0;
                    if (raddr_reg == waddr_next) begin
                        full_next = 1'b1;  // ê½‰ ì°¸
                    end
                end
            end
            
            2'b11: begin  // Read & Write (ë™ì‹œ)
                if (full_reg) begin
                    // Fullì´ë©´ Readë§Œ (Pop)
                    raddr_next = raddr_reg + 1;
                    full_next = 1'b0;
                end else if (empty_reg) begin
                    // Emptyì´ë©´ Writeë§Œ (Push)
                    waddr_next = waddr_reg + 1;
                    empty_next = 1'b0;
                end else begin
                    // ë‘˜ ë‹¤ ê°€ëŠ¥í•˜ë©´ ë‘˜ ë‹¤
                    raddr_next = raddr_reg + 1;
                    waddr_next = waddr_reg + 1;
                end
            end
        endcase
    end
endmodule
```

### ğŸ“Œ FIFO ë™ì‘ ì˜ˆì‹œ

```
ì´ˆê¸° ìƒíƒœ:
  waddr = 0, raddr = 0, empty = 1, full = 0
  
1. Write 'A' (wr=1, rd=0):
  RAM[0] = 'A'
  waddr = 1, raddr = 0, empty = 0, full = 0
  
2. Write 'B':
  RAM[1] = 'B'
  waddr = 2, raddr = 0
  
3. Read (wr=0, rd=1):
  rdata = RAM[0] = 'A'
  waddr = 2, raddr = 1
  
4. Write 'C':
  RAM[2] = 'C'
  waddr = 3, raddr = 1
  
... (ê³„ì† ìˆœí™˜)

Full ì¡°ê±´:
  waddr = 7, raddr = 0ì¼ ë•Œ
  ë‹¤ìŒ Write ì‹œ waddr = 0 (ìˆœí™˜)
  â†’ waddr == raddr â†’ full = 1
```

---

## 3.3 UART-FIFO í†µí•©

### ğŸ“Œ ë°ì´í„° íë¦„

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  UART    â”‚â”€â”€â”€â–¶â”‚  FIFO    â”‚â”€â”€â”€â–¶â”‚  FIFO    â”‚â”€â”€â”€â–¶â”‚  UART    â”‚
â”‚   RX     â”‚    â”‚   RX     â”‚    â”‚   TX     â”‚    â”‚   TX     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
     â†‘               â†‘                â†‘               â†‘
  rx_done         wr=rx_done   rd=~tx_empty   start_trigger
```

### ğŸ“Œ ì½”ë“œ ë¶„ì„

```verilog
module uart_fifo (
    input clk, rst, rx,
    output [7:0] rx_data,
    output rx_done,
    output tx
);
    wire [7:0] w_fifo_rx_data;   // UART RX â†’ FIFO RX
    wire [7:0] w_fifo_tx_data;   // FIFO RX â†’ FIFO TX
    wire [7:0] w_uart_tx_data;   // FIFO TX â†’ UART TX
    wire w_fifo_tx_empty, w_tx_busy, w_b_tick, w_uart_tx_empty;
    wire w_fifo_rx_full, w_rx_done;
    
    assign rx_data = w_fifo_rx_data;
    assign rx_done = w_rx_done;
    
    // UART RX
    uart_rx U_UART_RX (
        .clk(clk),
        .rst(rst),
        .rx(rx),
        .b_tick(w_b_tick),
        .rx_data(w_fifo_rx_data),
        .rx_done(w_rx_done)
    );
    
    // FIFO RX (ìˆ˜ì‹  ë²„í¼)
    fifo U_FIFO_RX (
        .clk(clk),
        .rst(rst),
        .wr(w_rx_done),           // UART RXê°€ ë°ì´í„° ë°›ìœ¼ë©´ Write
        .rd(~w_fifo_rx_full),     // Full ì•„ë‹ˆë©´ Read
        .wdata(w_fifo_rx_data),
        .rdata(w_fifo_tx_data),
        .full(),
        .empty(w_fifo_tx_empty)
    );
    
    // FIFO TX (ì†¡ì‹  ë²„í¼)
    fifo U_FIFO_TX (
        .clk(clk),
        .rst(rst),
        .wr(~w_fifo_tx_empty),    // RX FIFOì— ë°ì´í„° ìˆìœ¼ë©´ Write
        .rd(~w_tx_busy),          // UART TXê°€ ë°”ì˜ì§€ ì•Šìœ¼ë©´ Read
        .wdata(w_fifo_tx_data),
        .rdata(w_uart_tx_data),
        .full(w_fifo_rx_full),
        .empty(w_uart_tx_empty)
    );
    
    // UART TX
    uart_tx U_UART_TX (
        .clk(clk),
        .rst(rst),
        .start_trigger(~w_uart_tx_empty & ~w_tx_busy),  // FIFOì— ë°ì´í„° ìˆê³  TXê°€ Idleì´ë©´
        .tx_data(w_uart_tx_data),
        .b_tick(w_b_tick),
        .tx(tx),
        .tx_busy(w_tx_busy)
    );
    
    // Baud Tick Generator
    baud_tick_gen U_BAUD_TICK_GEN (
        .clk(clk),
        .rst(rst),
        .b_tick(w_b_tick)
    );
endmodule
```

**í•µì‹¬ í¬ì¸íŠ¸:**
1. **Echo Back**: RXë¡œ ë°›ì€ ë°ì´í„°ë¥¼ TXë¡œ ê·¸ëŒ€ë¡œ ì†¡ì‹ 
2. **FIFO Cascade**: RX FIFO â†’ TX FIFO ì—°ê²°
3. **íë¦„ ì œì–´**: Full/Empty ì‹ í˜¸ë¡œ ìë™ ì œì–´

---

# 4. Counter & FND ë””ìŠ¤í”Œë ˆì´

## 4.1 10000ì§„ Counter

### ğŸ“Œ Counter ê¸°ëŠ¥
- **ë²”ìœ„**: 0 ~ 9999 (4ìë¦¬)
- **ëª¨ë“œ**:
  - **UP**: 0 â†’ 9999 (ì˜¤ë²„í”Œë¡œìš° ì‹œ 0ìœ¼ë¡œ)
  - **DOWN**: 9999 â†’ 0 (ì–¸ë”í”Œë¡œìš° ì‹œ 9999ë¡œ)
- **ì œì–´**:
  - **RUN**: ì¹´ìš´íŠ¸ ì‹œì‘/ì •ì§€
  - **CLEAR**: 0ìœ¼ë¡œ ì´ˆê¸°í™”
  - **MODE**: UP/DOWN ì „í™˜
  - **SETHZ**: ì¹´ìš´íŠ¸ ì†ë„ ì„¤ì • (Hz)

### ğŸ“Œ Counter êµ¬ì¡°

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚         Counter (14-bit)               â”‚
â”‚                                         â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”                            â”‚
â”‚  â”‚tick_hz â”‚â”€â”€â”€â”€â”€â–¶ (mode ? -1 : +1)    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â†“                â”‚
â”‚                 â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚
â”‚                 â”‚ counter  â”‚           â”‚
â”‚                 â”‚ (0~9999) â”‚           â”‚
â”‚                 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚
â”‚                       â†“                â”‚
â”‚             â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚
â”‚             â”‚ Digit Splitter   â”‚       â”‚
â”‚             â”‚  (BCD ë³€í™˜)       â”‚       â”‚
â”‚             â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚
â”‚                       â†“                â”‚
â”‚          â”Œâ”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”      â”‚
â”‚          â”‚ 1 â”‚ 10 â”‚ 100 â”‚ 1000 â”‚      â”‚
â”‚          â””â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ“Œ Digit Splitter (BCD ë³€í™˜)

```verilog
module digit_spliter (
    input [13:0] counter,      // 0~9999
    output [3:0] digit_1,      // 1ì˜ ìë¦¬
    output [3:0] digit_10,     // 10ì˜ ìë¦¬
    output [3:0] digit_100,    // 100ì˜ ìë¦¬
    output [3:0] digit_1000    // 1000ì˜ ìë¦¬
);
    // ë‚˜ëˆ—ì…ˆ ì‚¬ìš© (LUT ë§ì´ ì‚¬ìš©)
    assign digit_1    = counter % 10;
    assign digit_10   = (counter / 10) % 10;
    assign digit_100  = (counter / 100) % 10;
    assign digit_1000 = (counter / 1000) % 10;
    
    // ë˜ëŠ” case ë¬¸ìœ¼ë¡œ ìµœì í™” (Trouble Shooting ì°¸ê³ )
endmodule
```

---

## 4.2 7-Segment FND ë””ìŠ¤í”Œë ˆì´

### ğŸ“Œ FNDë€?
- **7ê°œ ì„¸ê·¸ë¨¼íŠ¸**ë¡œ ìˆ«ì í‘œì‹œ
- **ê³µí†µ Anode/Cathode** (ë³¸ í”„ë¡œì íŠ¸: Common Cathode)
- **Dynamic Scanning**: 4ê°œ digitì„ ë¹ ë¥´ê²Œ ì „í™˜

### ğŸ“Œ 7-Segment êµ¬ì¡°

```
      a
    â”Œâ”€â”€â”€â”
  f â”‚   â”‚ b
    â”œâ”€gâ”€â”¤
  e â”‚   â”‚ c
    â””â”€â”€â”€â”˜
      d   Â· dp

  fnd_data[7:0] = {dp, g, f, e, d, c, b, a}
```

### ğŸ“Œ BCD Decoder

```verilog
module bcd_decoder (
    input [3:0] bcd,        // 0~9
    output [7:0] fnd_data   // 7-segment íŒ¨í„´
);
    reg [7:0] fnd_data_reg;
    assign fnd_data = fnd_data_reg;
    
    always @(*) begin
        case (bcd)
            4'd0: fnd_data_reg = 8'b00111111;  // 0
            4'd1: fnd_data_reg = 8'b00000110;  // 1
            4'd2: fnd_data_reg = 8'b01011011;  // 2
            4'd3: fnd_data_reg = 8'b01001111;  // 3
            4'd4: fnd_data_reg = 8'b01100110;  // 4
            4'd5: fnd_data_reg = 8'b01101101;  // 5
            4'd6: fnd_data_reg = 8'b01111101;  // 6
            4'd7: fnd_data_reg = 8'b00000111;  // 7
            4'd8: fnd_data_reg = 8'b01111111;  // 8
            4'd9: fnd_data_reg = 8'b01101111;  // 9
            default: fnd_data_reg = 8'b00000000;
        endcase
    end
endmodule
```

### ğŸ“Œ Dynamic Scanning (1kHz)

**ì›ë¦¬:**
- 4ê°œ digitì„ ìˆœì°¨ì ìœ¼ë¡œ ì¼œê¸°
- 1kHzë¡œ ì „í™˜ â†’ ì‚¬ëŒ ëˆˆì—ëŠ” ë™ì‹œì— ì¼œì§„ ê²ƒì²˜ëŸ¼ ë³´ì„

**íƒ€ì´ë°:**
```
1kHz = 1000 Hz
â†’ 1 cycle = 1 ms

4ê°œ digitì„ ìˆœí™˜:
digit_1000: 0~249 us (0.25 ms)
digit_100:  250~499 us
digit_10:   500~749 us
digit_1:    750~999 us
```

**ì½”ë“œ:**
```verilog
module counter_4 (
    input tick_1khz,
    input rst,
    output [1:0] sel_digit
);
    reg [1:0] sel_digit_reg, sel_digit_next;
    assign sel_digit = sel_digit_reg;
    
    always @(posedge tick_1khz, posedge rst) begin
        if (rst) begin
            sel_digit_reg <= 0;
        end else begin
            sel_digit_reg <= sel_digit_next;
        end
    end
    
    always @(*) begin
        sel_digit_next = sel_digit_reg + 1;  // 0â†’1â†’2â†’3â†’0
    end
endmodule

module decoder_2x4 (
    input [1:0] sel_digit,
    output [3:0] fnd_com    // Common (Active Low)
);
    reg [3:0] fnd_com_reg;
    assign fnd_com = fnd_com_reg;
    
    always @(*) begin
        case (sel_digit)
            2'd0: fnd_com_reg = 4'b1110;  // digit_1 (1ì˜ ìë¦¬)
            2'd1: fnd_com_reg = 4'b1101;  // digit_10
            2'd2: fnd_com_reg = 4'b1011;  // digit_100
            2'd3: fnd_com_reg = 4'b0111;  // digit_1000
            default: fnd_com_reg = 4'b1111;
        endcase
    end
endmodule
```

---

# 5. Command Control (FSM)

## 5.1 ëª…ë ¹ì–´ ì¢…ë¥˜

| ëª…ë ¹ì–´ | ê¸°ëŠ¥ | ì˜ˆì‹œ |
|--------|------|------|
| **run** | ì¹´ìš´íŠ¸ ì‹œì‘/ì •ì§€ | `run` |
| **clear** | ì¹´ìš´í„° ì´ˆê¸°í™” (0) | `clear` |
| **mode** | UP/DOWN ì „í™˜ | `mode` |
| **sethz <ìˆ«ì>** | ì¹´ìš´íŠ¸ ì†ë„ ì„¤ì • | `sethz 500` â†’ 500 Hz |

### ğŸ“Œ ëª…ë ¹ì–´ íŒŒì‹± ë¬¸ì œ

**ë¬¸ì œ:**
```
UARTëŠ” ë¬¸ì ë‹¨ìœ„ë¡œ ìˆ˜ì‹ :
"run" â†’ 'r', 'u', 'n' (3ê°œ ë¬¸ì)

ì¼ë°˜ strcmp()ëŠ” ë¬¸ìì—´ ì „ì²´ë¥¼ í•œ ë²ˆì— ë¹„êµ
â†’ UARTì—ì„œëŠ” ì‚¬ìš© ë¶ˆê°€!
```

**í•´ê²°: FSM ê¸°ë°˜ ìˆœì°¨ íŒŒì‹±**

---

## 5.2 Command Control FSM

### ğŸ“Œ FSM ìƒíƒœ ë‹¤ì´ì–´ê·¸ë¨

```
        'r'         'u'         'n'
IDLE â”€â”€â”€â”€â”€â”€â”€â–¶ R â”€â”€â”€â”€â”€â”€â”€â–¶ RU â”€â”€â”€â”€â”€â”€â”€â–¶ RUN â”€â”€â”
  â”‚           â”‚          â”‚               â”‚  â”‚
  â”‚  'c'      â”‚ (other)  â”‚ (other)       â”‚  â”‚ cmd_run = 1
  â””â”€â”€â”€â”€â”€â”€â”€â–¶ C â”‚          â”‚               â”‚  â”‚
      â”‚       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â–¼
      â”‚  'l'                              IDLE
      â””â”€â”€â”€â”€â”€â”€â”€â–¶ CL
          â”‚  'e'
          â””â”€â”€â”€â”€â”€â”€â”€â–¶ CLE
              â”‚  'a'
              â””â”€â”€â”€â”€â”€â”€â”€â–¶ CLEA
                  â”‚  'r'
                  â””â”€â”€â”€â”€â”€â”€â”€â–¶ CLEAR â”€â”€â”
                              â”‚     â”‚ cmd_clear = 1
                              â””â”€â”€â”€â”€â”€â–¼
                                  IDLE
                                  
        's'         'e'         't'
IDLE â”€â”€â”€â”€â”€â”€â”€â–¶ S â”€â”€â”€â”€â”€â”€â”€â–¶ SE â”€â”€â”€â”€â”€â”€â”€â–¶ SET
          â”‚           â”‚  'h'
          â”‚           â””â”€â”€â”€â”€â”€â”€â”€â–¶ SETH
          â”‚                       â”‚  'z'
          â”‚                       â””â”€â”€â”€â”€â”€â”€â”€â–¶ SETHZ
          â”‚                                   â”‚  (ìˆ«ì)
          â”‚                                   â””â”€â”€â”€â”€â”€â”€â”€â–¶ NUM_INPUT
          â”‚                                               â”‚
          â”‚                                               â”‚ set_hz_count = num
          â”‚                                               â””â”€â”€â”€â”€â”€â–¶ IDLE
          
        'm'         'o'         'd'         'e'
IDLE â”€â”€â”€â”€â”€â”€â”€â–¶ M â”€â”€â”€â”€â”€â”€â”€â–¶ MO â”€â”€â”€â”€â”€â”€â”€â–¶ MOD â”€â”€â”€â”€â”€â”€â”€â–¶ MODE â”€â”€â”
                                                  â”‚       â”‚ cmd_mode = 1
                                                  â””â”€â”€â”€â”€â”€â”€â”€â–¼
                                                        IDLE
```

### ğŸ“Œ ì½”ë“œ ë¶„ì„

```verilog
module command_control (
    input clk, rst,
    input [7:0] input_cmd,    // UART RX ë°ì´í„°
    input rx_done,            // UART RX ì™„ë£Œ ì‹ í˜¸
    
    output cmd_run,
    output cmd_clear,
    output cmd_mode,
    output [26:0] set_hz_count
);
    // FSM ìƒíƒœ ì •ì˜
    localparam IDLE       = 4'b0000;
    localparam R          = 4'b0001;
    localparam RU         = 4'b0010;
    localparam C          = 4'b0011;
    localparam CL         = 4'b0100;
    localparam CLE        = 4'b0101;
    localparam CLEA       = 4'b0110;
    localparam M          = 4'b0111;
    localparam MO         = 4'b1000;
    localparam MOD        = 4'b1001;
    localparam S          = 4'b1010;
    localparam SE         = 4'b1011;
    localparam SET        = 4'b1100;
    localparam SETH       = 4'b1101;
    localparam SETHZ      = 4'b1110;
    localparam NUM_INPUT  = 4'b1111;
    
    reg [3:0] state_reg, state_next;
    reg [26:0] num_buffer_reg, num_buffer_next;
    reg [26:0] set_hz_count_reg, set_hz_count_next;
    reg cmd_run_reg, cmd_clear_reg, cmd_mode_reg;
    reg cmd_run_next, cmd_clear_next, cmd_mode_next;
    
    assign cmd_run = cmd_run_reg;
    assign cmd_clear = cmd_clear_reg;
    assign cmd_mode = cmd_mode_reg;
    assign set_hz_count = set_hz_count_reg;
    
    // State Register
    always @(posedge clk, posedge rst) begin
        if (rst) begin
            state_reg <= IDLE;
            num_buffer_reg <= 0;
            set_hz_count_reg <= 27'd100_000_000;  // ê¸°ë³¸ 1 Hz
            cmd_run_reg <= 0;
            cmd_clear_reg <= 0;
            cmd_mode_reg <= 0;
        end else begin
            state_reg <= state_next;
            num_buffer_reg <= num_buffer_next;
            set_hz_count_reg <= set_hz_count_next;
            cmd_run_reg <= cmd_run_next;
            cmd_clear_reg <= cmd_clear_next;
            cmd_mode_reg <= cmd_mode_next;
        end
    end
    
    // Next State Logic
    always @(*) begin
        state_next = state_reg;
        num_buffer_next = num_buffer_reg;
        set_hz_count_next = set_hz_count_reg;
        cmd_run_next = 1'b0;
        cmd_clear_next = 1'b0;
        cmd_mode_next = 1'b0;
        
        if (rx_done) begin  // ë¬¸ì ìˆ˜ì‹  ì‹œ
            case (state_reg)
                IDLE: begin
                    case (input_cmd)
                        "r": state_next = R;
                        "c": state_next = C;
                        "m": state_next = M;
                        "s": state_next = S;
                        default: state_next = IDLE;
                    endcase
                end
                
                // "run" íŒŒì‹±
                R: begin
                    if (input_cmd == "u") state_next = RU;
                    else state_next = IDLE;
                end
                RU: begin
                    if (input_cmd == "n") begin
                        cmd_run_next = 1'b1;  // ëª…ë ¹ ì™„ì„±!
                        state_next = IDLE;
                    end else begin
                        state_next = IDLE;
                    end
                end
                
                // "clear" íŒŒì‹±
                C: begin
                    if (input_cmd == "l") state_next = CL;
                    else state_next = IDLE;
                end
                CL: begin
                    if (input_cmd == "e") state_next = CLE;
                    else state_next = IDLE;
                end
                CLE: begin
                    if (input_cmd == "a") state_next = CLEA;
                    else state_next = IDLE;
                end
                CLEA: begin
                    if (input_cmd == "r") begin
                        cmd_clear_next = 1'b1;  // ëª…ë ¹ ì™„ì„±!
                        state_next = IDLE;
                    end else begin
                        state_next = IDLE;
                    end
                end
                
                // "mode" íŒŒì‹±
                M: begin
                    if (input_cmd == "o") state_next = MO;
                    else state_next = IDLE;
                end
                MO: begin
                    if (input_cmd == "d") state_next = MOD;
                    else state_next = IDLE;
                end
                MOD: begin
                    if (input_cmd == "e") begin
                        cmd_mode_next = 1'b1;  // ëª…ë ¹ ì™„ì„±!
                        state_next = IDLE;
                    end else begin
                        state_next = IDLE;
                    end
                end
                
                // "sethz <ìˆ«ì>" íŒŒì‹±
                S: begin
                    if (input_cmd == "e") state_next = SE;
                    else state_next = IDLE;
                end
                SE: begin
                    if (input_cmd == "t") state_next = SET;
                    else state_next = IDLE;
                end
                SET: begin
                    if (input_cmd == "h") state_next = SETH;
                    else state_next = IDLE;
                end
                SETH: begin
                    if (input_cmd == "z") begin
                        state_next = SETHZ;
                        num_buffer_next = 0;  // ìˆ«ì ë²„í¼ ì´ˆê¸°í™”
                    end else begin
                        state_next = IDLE;
                    end
                end
                SETHZ: begin
                    if (input_cmd == " ") begin  // ê³µë°±
                        state_next = NUM_INPUT;
                    end else begin
                        state_next = IDLE;
                    end
                end
                NUM_INPUT: begin
                    if (input_cmd >= "0" && input_cmd <= "9") begin
                        // ìˆ«ì ëˆ„ì  (10ì§„ìˆ˜)
                        num_buffer_next = num_buffer_reg * 10 + (input_cmd - "0");
                        state_next = NUM_INPUT;
                    end else if (input_cmd == "\n" || input_cmd == "\r") begin
                        // Enter: ëª…ë ¹ ì™„ì„±!
                        set_hz_count_next = 27'd100_000_000 / num_buffer_reg;
                        state_next = IDLE;
                    end else begin
                        state_next = IDLE;
                    end
                end
                
                default: state_next = IDLE;
            endcase
        end
    end
endmodule
```

**í•µì‹¬ í¬ì¸íŠ¸:**
1. **ìˆœì°¨ íŒŒì‹±**: ë¬¸ìë¥¼ í•˜ë‚˜ì”© ë°›ì•„ì„œ ìƒíƒœ ì „ì´
2. **ìˆ«ì ì…ë ¥**: "sethz 500" â†’ 5, 0, 0 ìˆœì°¨ ìˆ˜ì‹  â†’ ëˆ„ì  ê³„ì‚°
3. **1-cycle Pulse**: cmd_run, cmd_clear, cmd_modeëŠ” 1 cycleë§Œ High

---

# 6. ì½”ë“œ ìƒì„¸ ë¶„ì„

## 6.1 ì „ì²´ ë°ì´í„° íë¦„

### ğŸ“Œ ìˆ˜ì‹  ê²½ë¡œ
```
PC (Tera Term)
    â”‚ "run\n"
    â†“
  UART RX
    â”‚ FSM: IDLE â†’ START â†’ DATA â†’ STOP
    â†“ rx_done=1, rx_data='r'
  FIFO RX
    â”‚ wr=1, Push
    â†“ rd=1, Pop
  FIFO TX
    â”‚ wr=1, Push
    â†“ rd=1, Pop
  UART TX
    â”‚ FSM: IDLE â†’ WAIT â†’ START â†’ DATA â†’ STOP
    â†“
  PC (Echo Back)
```

### ğŸ“Œ ì œì–´ ê²½ë¡œ
```
  UART RX
    â”‚ rx_done=1, rx_data='r'
    â†“
Command Control FSM
    â”‚ state: IDLE â†’ R
    â†“ (ë‹¤ìŒ ë¬¸ì 'u')
    â”‚ state: R â†’ RU
    â†“ (ë‹¤ìŒ ë¬¸ì 'n')
    â”‚ state: RU â†’ IDLE, cmd_run=1 (1 cycle pulse)
    â†“
  FND Module
    â”‚ run_state = ~run_state (í† ê¸€)
    â†“
  Counter
    â”‚ run_state=1ì´ë©´ tick_hzë§ˆë‹¤ count++
    â†“
  Digit Splitter
    â”‚ counter â†’ digit_1, digit_10, digit_100, digit_1000
    â†“
  7-Segment FND
    â”‚ Dynamic Scanning (1kHz)
```

---

## 6.2 ëª…ë ¹ì–´ ì‹¤í–‰ ì˜ˆì‹œ

### ğŸ“Œ ì˜ˆì‹œ 1: "run" ëª…ë ¹ì–´

```
Time  | Input | State      | Output
------|-------|------------|------------------
0 ms  | -     | IDLE       | -
10 ms | 'r'   | R          | -
20 ms | 'u'   | RU         | -
30 ms | 'n'   | IDLE       | cmd_run=1 (1 cycle)
31 ms | -     | IDLE       | run_state=1 (í† ê¸€)

ì´í›„:
- tick_hz ì‹ í˜¸ë§ˆë‹¤ counter++ (ë˜ëŠ” counter--)
- FNDì— ì‹¤ì‹œê°„ í‘œì‹œ
```

### ğŸ“Œ ì˜ˆì‹œ 2: "sethz 500" ëª…ë ¹ì–´

```
Time  | Input | State      | num_buffer | Output
------|-------|------------|------------|------------------
0 ms  | -     | IDLE       | 0          | -
10 ms | 's'   | S          | 0          | -
20 ms | 'e'   | SE         | 0          | -
30 ms | 't'   | SET        | 0          | -
40 ms | 'h'   | SETH       | 0          | -
50 ms | 'z'   | SETHZ      | 0          | num_buffer=0 (ì´ˆê¸°í™”)
60 ms | ' '   | NUM_INPUT  | 0          | -
70 ms | '5'   | NUM_INPUT  | 5          | num_buffer = 0*10 + 5
80 ms | '0'   | NUM_INPUT  | 50         | num_buffer = 5*10 + 0
90 ms | '0'   | NUM_INPUT  | 500        | num_buffer = 50*10 + 0
100ms | '\n'  | IDLE       | 500        | set_hz_count = 100MHz/500 = 200,000

ì´í›„:
- tick_gen_hzê°€ 500 Hzë¡œ ë™ì‘
- counterê°€ ì´ˆë‹¹ 500ì”© ì¦ê°€
```

---

# 7. Trouble Shooting

## 7.1 ë¬¸ì œ ìƒí™© 1: ë¬´í•œ ì‹œë®¬ë ˆì´ì…˜ ë°œìƒ

### ğŸ“Œ ë¬¸ì œ
**Testbenchì—ì„œ íŠ¸ëœì­ì…˜ ì¢…ë£Œ ì¡°ê±´ì´ ëª…í™•í•˜ì§€ ì•Šì•„ ì‹œë®¬ë ˆì´ì…˜ì´ ì¢…ë£Œë˜ì§€ ì•ŠìŒ**

**ì¦ìƒ:**
```verilog
// Testbench
initial begin
    // íŠ¸ëœì­ì…˜ ì‹œì‘
    send_uart_data("r");
    send_uart_data("u");
    send_uart_data("n");
    
    // âŒ ì—¬ê¸°ì„œ ë¬´í•œ ëŒ€ê¸°!
    // ì¢…ë£Œ ì¡°ê±´ì´ ì—†ìŒ
end
```

### ğŸ“Œ ì›ì¸ ë¶„ì„

**Testbench ì‹¤í–‰ íë¦„:**
```
initial block ì‹œì‘
    â†“
send_uart_data() ì‹¤í–‰
    â†“
... (ëŒ€ê¸°)
    â†“
âŒ ì¢…ë£Œ ì¡°ê±´ ì—†ìŒ â†’ ë¬´í•œ ì‹¤í–‰
```

**ë¬¸ì œì :**
1. íŠ¸ëœì­ì…˜ ì™„ë£Œë¥¼ í™•ì¸í•˜ëŠ” ë¡œì§ ì—†ìŒ
2. ì‹œë®¬ë ˆì´ì…˜ ì¢…ë£Œ ì¡°ê±´ ì—†ìŒ
3. timeout ì„¤ì • ì—†ìŒ

### ğŸ“Œ í•´ê²° ë°©ë²•

#### ë°©ë²• 1: ì¡°ê±´ ê¸°ë°˜ ì¢…ë£Œ
```verilog
// Testbench (ìˆ˜ì • í›„)
initial begin
    integer test_count = 0;
    
    // Test 1: "run" ëª…ë ¹
    send_uart_data("r");
    send_uart_data("u");
    send_uart_data("n");
    wait_for_command_done();  // cmd_run ì‹ í˜¸ í™•ì¸
    test_count++;
    
    // Test 2: "clear" ëª…ë ¹
    send_uart_data("c");
    send_uart_data("l");
    send_uart_data("e");
    send_uart_data("a");
    send_uart_data("r");
    wait_for_command_done();  // cmd_clear ì‹ í˜¸ í™•ì¸
    test_count++;
    
    // ëª¨ë“  í…ŒìŠ¤íŠ¸ ì™„ë£Œ
    if (test_count == 2) begin
        $display("All tests passed!");
        $finish;  // âœ… ëª…ì‹œì  ì¢…ë£Œ
    end else begin
        $display("Some tests failed!");
        $finish;
    end
end

task wait_for_command_done;
    begin
        repeat(1000) @(posedge clk) begin
            if (dut.cmd_run || dut.cmd_clear || dut.cmd_mode) begin
                $display("Command done!");
                return;
            end
        end
        $display("ERROR: Command timeout!");
        $finish;
    end
endtask
```

#### ë°©ë²• 2: Timeout ì„¤ì •
```verilog
// Testbench with timeout
initial begin
    #1_000_000;  // 1ms timeout
    $display("ERROR: Simulation timeout!");
    $finish;
end

initial begin
    // ì‹¤ì œ í…ŒìŠ¤íŠ¸
    send_uart_data("r");
    send_uart_data("u");
    send_uart_data("n");
    
    #100_000;  // ëª…ë ¹ ì™„ë£Œ ëŒ€ê¸°
    $display("Test completed!");
    $finish;
end
```

#### ë°©ë²• 3: Counter ê¸°ë°˜ ì¢…ë£Œ
```verilog
// Testbench with counter
reg [31:0] test_counter;

always @(posedge clk) begin
    if (rst) begin
        test_counter <= 0;
    end else begin
        test_counter <= test_counter + 1;
        
        // ì¼ì • ì‹œê°„ í›„ ì¢…ë£Œ
        if (test_counter > 1000000) begin
            $display("Test completed after %d cycles", test_counter);
            $finish;
        end
    end
end
```

### ğŸ“Œ ê²€ì¦ ê²°ê³¼

**ìˆ˜ì • ì „:**
```
Simulation running...
(ë¬´í•œ ì‹¤í–‰)
```

**ìˆ˜ì • í›„:**
```
Command done!
All tests passed!
$finish called at time 950000 ns
```

---

## 7.2 ë¬¸ì œ ìƒí™© 2: ë‚˜ëˆ—ì…ˆ ì—°ì‚°ìœ¼ë¡œ ì¸í•œ LUT ì¦ê°€

### ğŸ“Œ ë¬¸ì œ
**Counter ì œì–´ ë¡œì§ì—ì„œ ë‚˜ëˆ—ì…ˆ ì—°ì‚° ì‚¬ìš© ì‹œ LUT ì‚¬ìš©ëŸ‰ ì¦ê°€ ë° íƒ€ì´ë° ì´ìŠˆ ë°œìƒ**

**ì´ˆê¸° ì½”ë“œ (ë¬¸ì œ):**
```verilog
module digit_spliter (
    input [13:0] counter,      // 0~9999
    output [3:0] digit_1,
    output [3:0] digit_10,
    output [3:0] digit_100,
    output [3:0] digit_1000
);
    // âŒ ë‚˜ëˆ—ì…ˆ ì—°ì‚° ì‚¬ìš©
    assign digit_1    = counter % 10;
    assign digit_10   = (counter / 10) % 10;
    assign digit_100  = (counter / 100) % 10;
    assign digit_1000 = (counter / 1000) % 10;
endmodule
```

**ë¬¸ì œì :**
1. **LUT ì‚¬ìš©ëŸ‰ ì¦ê°€**: ë‚˜ëˆ—ì…ˆì€ í•˜ë“œì›¨ì–´ë¡œ êµ¬í˜„ ì‹œ ë§ì€ LUT í•„ìš”
2. **íƒ€ì´ë° ì´ìŠˆ**: Critical Path ì¦ê°€
3. **í•©ì„± ê²½ê³ **: ë‚˜ëˆ—ì…ˆ ì—°ì‚°ì€ ê¶Œì¥ë˜ì§€ ì•ŠìŒ

**í•©ì„± ë³´ê³ ì„œ:**
```
LUT Usage: 1250 / 2000 (62.5%)
Critical Path: 8.5 ns (Max: 10 ns)

Warning: Divider inferred for signal 'digit_10'
Warning: Divider inferred for signal 'digit_100'
Warning: Divider inferred for signal 'digit_1000'
```

### ğŸ“Œ ì›ì¸ ë¶„ì„

**ë‚˜ëˆ—ì…ˆ í•˜ë“œì›¨ì–´ êµ¬í˜„:**
```
10ì§„ ë‚˜ëˆ—ì…ˆ:
  counter / 10 = ?
  
í•˜ë“œì›¨ì–´ë¡œ êµ¬í˜„ ì‹œ:
  - ìˆœì°¨ì ì¸ ëº„ì…ˆ (Restoring Division)
  - ë§ì€ Adder/Subtractor í•„ìš”
  - ë§ì€ MUX í•„ìš”
  - Critical Path ê¸¸ì–´ì§
```

### ğŸ“Œ í•´ê²° ë°©ë²•

#### ë°©ë²• 1: Case ë¬¸ ê¸°ë°˜ ë¹„êµ (ê¶Œì¥)
```verilog
module digit_spliter (
    input [13:0] counter,
    output [3:0] digit_1,
    output [3:0] digit_10,
    output [3:0] digit_100,
    output [3:0] digit_1000
);
    reg [3:0] digit_1_reg, digit_10_reg, digit_100_reg, digit_1000_reg;
    
    assign digit_1 = digit_1_reg;
    assign digit_10 = digit_10_reg;
    assign digit_100 = digit_100_reg;
    assign digit_1000 = digit_1000_reg;
    
    always @(*) begin
        // 1ì˜ ìë¦¬
        case (counter % 10)
            0: digit_1_reg = 0;
            1: digit_1_reg = 1;
            2: digit_1_reg = 2;
            // ... (ìƒëµ)
            9: digit_1_reg = 9;
            default: digit_1_reg = 0;
        endcase
        
        // 10ì˜ ìë¦¬ (ë¹„êµ ê¸°ë°˜)
        if      (counter >= 9000) digit_10_reg = (counter - 9000) / 1000;
        else if (counter >= 8000) digit_10_reg = (counter - 8000) / 1000;
        // ... (ìƒëµ)
        else                      digit_10_reg = counter / 1000;
        
        // ë˜ëŠ” LUT ê¸°ë°˜ êµ¬í˜„
    end
endmodule
```

#### ë°©ë²• 2: BCD Counter ì‚¬ìš©
```verilog
// BCD Counter (Binary-Coded Decimal)
// ê° ìë¦¬ë¥¼ ë…ë¦½ì ìœ¼ë¡œ ì¹´ìš´íŠ¸
module bcd_counter (
    input clk, rst,
    input enable,
    input up_down,  // 1: UP, 0: DOWN
    output [3:0] digit_1,
    output [3:0] digit_10,
    output [3:0] digit_100,
    output [3:0] digit_1000
);
    reg [3:0] d1, d10, d100, d1000;
    
    assign digit_1 = d1;
    assign digit_10 = d10;
    assign digit_100 = d100;
    assign digit_1000 = d1000;
    
    always @(posedge clk, posedge rst) begin
        if (rst) begin
            d1 <= 0;
            d10 <= 0;
            d100 <= 0;
            d1000 <= 0;
        end else if (enable) begin
            if (up_down) begin  // UP
                // 1ì˜ ìë¦¬
                if (d1 == 9) begin
                    d1 <= 0;
                    // 10ì˜ ìë¦¬
                    if (d10 == 9) begin
                        d10 <= 0;
                        // 100ì˜ ìë¦¬
                        if (d100 == 9) begin
                            d100 <= 0;
                            // 1000ì˜ ìë¦¬
                            if (d1000 == 9) begin
                                d1000 <= 0;  // Overflow
                            end else begin
                                d1000 <= d1000 + 1;
                            end
                        end else begin
                            d100 <= d100 + 1;
                        end
                    end else begin
                        d10 <= d10 + 1;
                    end
                end else begin
                    d1 <= d1 + 1;
                end
            end else begin  // DOWN
                // 1ì˜ ìë¦¬
                if (d1 == 0) begin
                    d1 <= 9;
                    // 10ì˜ ìë¦¬
                    if (d10 == 0) begin
                        d10 <= 9;
                        // 100ì˜ ìë¦¬
                        if (d100 == 0) begin
                            d100 <= 9;
                            // 1000ì˜ ìë¦¬
                            if (d1000 == 0) begin
                                d1000 <= 9;  // Underflow
                            end else begin
                                d1000 <= d1000 - 1;
                            end
                        end else begin
                            d100 <= d100 - 1;
                        end
                    end else begin
                        d10 <= d10 - 1;
                    end
                end else begin
                    d1 <= d1 - 1;
                end
            end
        end
    end
endmodule
```

**ì¥ì :**
- ë‚˜ëˆ—ì…ˆ ì—°ì‚° ì—†ìŒ
- ê° ìë¦¬ë¥¼ ë…ë¦½ì ìœ¼ë¡œ ê´€ë¦¬
- LUT ì‚¬ìš©ëŸ‰ ê°ì†Œ

### ğŸ“Œ ê²€ì¦ ê²°ê³¼

**ìˆ˜ì • ì „:**
```
LUT Usage: 1250 / 2000 (62.5%)
Critical Path: 8.5 ns
Fmax: 117 MHz
```

**ìˆ˜ì • í›„ (Case ë¬¸):**
```
LUT Usage: 875 / 2000 (43.75%)  â† 30% ê°ì†Œ!
Critical Path: 6.2 ns
Fmax: 161 MHz
```

**ìˆ˜ì • í›„ (BCD Counter):**
```
LUT Usage: 650 / 2000 (32.5%)  â† 48% ê°ì†Œ!
Critical Path: 5.5 ns
Fmax: 181 MHz
```

---

# 8. ë©´ì ‘ ì˜ˆìƒ ì§ˆë¬¸ & ë‹µë³€

## 8.1 í”„ë¡œì íŠ¸ ì „ë°˜

### Q1: ì´ í”„ë¡œì íŠ¸ë¥¼ í•œ ì´ìœ ëŠ”?
**ë‹µë³€:**
"UART í†µì‹ ì€ ê°€ì¥ ê¸°ë³¸ì ì´ë©´ì„œë„ ì‹¤ë¬´ì—ì„œ ìì£¼ ì‚¬ìš©ë˜ëŠ” í†µì‹  ë°©ì‹ì…ë‹ˆë‹¤. FIFO ë²„í¼ë¥¼ í†µí•œ ë°ì´í„° ì†ì‹¤ ë°©ì§€ì™€ FSM ê¸°ë°˜ ì„¤ê³„ ê²½í—˜ì„ ìŒ“ê³  ì‹¶ì—ˆìŠµë‹ˆë‹¤. ë˜í•œ PCì™€ FPGA ê°„ì˜ ì‹¤ì‹œê°„ ìƒí˜¸ì‘ìš©ì„ êµ¬í˜„í•˜ë©°, ëª…ë ¹ì–´ íŒŒì‹±ê³¼ Counter ì œì–´ ë¡œì§ì„ ì„¤ê³„í•˜ëŠ” ì „ì²´ ê³¼ì •ì„ ê²½í—˜í•˜ê³ ì í–ˆìŠµë‹ˆë‹¤."

### Q2: ê°€ì¥ ì–´ë ¤ì› ë˜ ì ì€?
**ë‹µë³€:**
"ë‘ ê°€ì§€ê°€ ì–´ë ¤ì› ìŠµë‹ˆë‹¤. ì²«ì§¸, Testbenchì—ì„œ ë¬´í•œ ì‹œë®¬ë ˆì´ì…˜ ë¬¸ì œì˜€ìŠµë‹ˆë‹¤. ì¢…ë£Œ ì¡°ê±´ì„ ëª…í™•íˆ ì„¤ì •í•˜ì§€ ì•Šì•„ ì‹œë®¬ë ˆì´ì…˜ì´ ëë‚˜ì§€ ì•Šì•˜ëŠ”ë°, timeoutê³¼ ì¡°ê±´ ê¸°ë°˜ ì¢…ë£Œ ë¡œì§ì„ ì¶”ê°€í•´ í•´ê²°í–ˆìŠµë‹ˆë‹¤. ë‘˜ì§¸, ë‚˜ëˆ—ì…ˆ ì—°ì‚°ìœ¼ë¡œ ì¸í•œ LUT ì‚¬ìš©ëŸ‰ ì¦ê°€ ë¬¸ì œì˜€ìŠµë‹ˆë‹¤. Digit Splitterì—ì„œ ë‚˜ëˆ—ì…ˆì„ case ë¬¸ìœ¼ë¡œ ëŒ€ì²´í•˜ì—¬ LUTë¥¼ 30% ì ˆê°í–ˆìŠµë‹ˆë‹¤."

### Q3: Functional Coverage 99.7%ë¥¼ ì–´ë–»ê²Œ ë‹¬ì„±í–ˆë‚˜ìš”?
**ë‹µë³€:**
"ì•½ 500íšŒì˜ ëœë¤ ì‹œë®¬ë ˆì´ì…˜ì„ ìˆ˜í–‰í–ˆìŠµë‹ˆë‹¤. ë‹¤ì–‘í•œ ëª…ë ¹ì–´ ì¡°í•©, Counter ê°’ ë²”ìœ„, ë²„íŠ¼ ì…ë ¥ íƒ€ì´ë° ë“±ì„ ëœë¤í•˜ê²Œ ìƒì„±í•˜ê³ , Golden Modelê³¼ ë¹„êµí•˜ì—¬ Pass/Failì„ ìë™ìœ¼ë¡œ ê²€ì¦í–ˆìŠµë‹ˆë‹¤. Coverageë¥¼ ì¸¡ì •í•˜ë©° ë¯¸ë‹¬ëœ ì‹œë‚˜ë¦¬ì˜¤ë¥¼ ì¶”ê°€ë¡œ í…ŒìŠ¤íŠ¸í•˜ì—¬ 99.7%ë¥¼ ë‹¬ì„±í–ˆìŠµë‹ˆë‹¤."

---

## 8.2 UART ê´€ë ¨

### Q4: UARTì˜ ë™ê¸°í™”ëŠ” ì–´ë–»ê²Œ ì´ë£¨ì–´ì§€ë‚˜ìš”?
**ë‹µë³€:**
"UARTëŠ” ë¹„ë™ê¸° í†µì‹ ì´ë¯€ë¡œ Start bitìœ¼ë¡œ ë™ê¸°í™”í•©ë‹ˆë‹¤:

1. **Idle ìƒíƒœ**: RX ë¼ì¸ì´ High
2. **Start bit ê°ì§€**: RXê°€ Lowë¡œ ë–¨ì–´ì§€ë©´ ìˆ˜ì‹  ì‹œì‘
3. **16x Oversampling**: Start bitì„ 16ë²ˆ ìƒ˜í”Œë§í•˜ì—¬ ì¤‘ê°„ ì§€ì  ì°¾ê¸°
4. **Data Sampling**: ê° data bitì˜ ì¤‘ê°„ì—ì„œ ìƒ˜í”Œë§
5. **Stop bit**: Highë¡œ ì˜¬ë¼ê°€ë©´ ìˆ˜ì‹  ì™„ë£Œ

16x Oversamplingìœ¼ë¡œ Start bitì˜ 1.5ë°° ì§€ì (23 ticks)ì—ì„œ Dataë¥¼ ìƒ˜í”Œë§í•˜ì—¬ ë…¸ì´ì¦ˆì— ê°•í•˜ê³  ì •í™•í•œ íƒ€ì´ë°ì„ ë³´ì¥í•©ë‹ˆë‹¤."

### Q5: RXì™€ TXê°€ Full-Duplexì¸ ì´ìœ ëŠ”?
**ë‹µë³€:**
"UARTëŠ” TXì™€ RXê°€ ë…ë¦½ì ì¸ ì‹ í˜¸ì„ ì´ê¸° ë•Œë¬¸ì— ë™ì‹œì— ì†¡ìˆ˜ì‹ ì´ ê°€ëŠ¥í•©ë‹ˆë‹¤:

- **TX ë¼ì¸**: ì†¡ì‹  ì „ìš©, Master â†’ Slave
- **RX ë¼ì¸**: ìˆ˜ì‹  ì „ìš©, Slave â†’ Master
- **ë…ë¦½ FSM**: TX FSMê³¼ RX FSMì´ ê°ê° ë™ì‘
- **ë™ì‹œ ë™ì‘**: TXê°€ ì†¡ì‹  ì¤‘ì´ì–´ë„ RXëŠ” ìˆ˜ì‹  ê°€ëŠ¥

ë³¸ í”„ë¡œì íŠ¸ì—ì„œëŠ” Echo Back ê¸°ëŠ¥ìœ¼ë¡œ ìˆ˜ì‹ í•œ ë°ì´í„°ë¥¼ ê·¸ëŒ€ë¡œ ì†¡ì‹ í•˜ì—¬ Full-Duplexë¥¼ êµ¬í˜„í–ˆìŠµë‹ˆë‹¤."

### Q6: Baud Rateë¥¼ ë³€ê²½í•˜ë ¤ë©´?
**ë‹µë³€:**
"Baud Tick Generatorì˜ BAUD_COUNT íŒŒë¼ë¯¸í„°ë¥¼ ë³€ê²½í•˜ë©´ ë©ë‹ˆë‹¤:

```verilog
// 9600 bps (í˜„ì¬)
parameter BAUDRATE = 9600 * 16;
localparam BAUD_COUNT = 100_000_000 / BAUDRATE;  // 651

// 115200 bpsë¡œ ë³€ê²½
parameter BAUDRATE = 115200 * 16;
localparam BAUD_COUNT = 100_000_000 / BAUDRATE;  // 54

// ë˜ëŠ” PCì—ì„œ sethz ëª…ë ¹ìœ¼ë¡œ Counter ì†ë„ ì¡°ì ˆ ê°€ëŠ¥
```

PCì˜ ì‹œë¦¬ì–¼ í„°ë¯¸ë„(Tera Term)ì—ì„œë„ ê°™ì€ Baud Rateë¡œ ì„¤ì •í•´ì•¼ í•©ë‹ˆë‹¤."

---

## 8.3 FIFO ê´€ë ¨

### Q7: FIFO Depthë¥¼ 8ë¡œ ì„ íƒí•œ ì´ìœ ëŠ”?
**ë‹µë³€:**
"Trade-offë¥¼ ê³ ë ¤í•œ ê²°ì •ì…ë‹ˆë‹¤:

**Depthê°€ ì‘ìœ¼ë©´ (ì˜ˆ: 4):**
- ì¥ì : ì ì€ ë¦¬ì†ŒìŠ¤ (RAM)
- ë‹¨ì : ë¹¨ë¦¬ ê½‰ ì°¸ â†’ ë°ì´í„° ì†ì‹¤ ê°€ëŠ¥

**Depthê°€ í¬ë©´ (ì˜ˆ: 64):**
- ì¥ì : ë§ì€ ë°ì´í„° ë²„í¼ë§ ê°€ëŠ¥
- ë‹¨ì : ë§ì€ ë¦¬ì†ŒìŠ¤, ë¶ˆí•„ìš”í•œ ë‚­ë¹„

**8-depth ì„ íƒ ì´ìœ :**
- UARTëŠ” ëŠë¦° í†µì‹  (9600 bps)
- Counter ì²˜ë¦¬ ì†ë„ëŠ” ë¹ ë¦„
- 8ê°œ ì •ë„ë©´ ì¶©ë¶„íˆ ë²„í¼ë§ ê°€ëŠ¥
- 2^3 = 8ë¡œ ì£¼ì†Œ 3-bit (ê°„ë‹¨)

ì‹¤ì œ í…ŒìŠ¤íŠ¸ì—ì„œ FIFOê°€ 4ê°œ ì´ìƒ ìŒ“ì¸ ì ì´ ì—†ì–´ 8-depthê°€ ì ì ˆí–ˆìŠµë‹ˆë‹¤."

### Q8: FIFOê°€ Fullì¼ ë•Œ ì–´ë–»ê²Œ ë˜ë‚˜ìš”?
**ë‹µë³€:**
"FIFOê°€ Fullì´ë©´ ë” ì´ìƒ Writeë¥¼ ë°›ì§€ ì•ŠìŠµë‹ˆë‹¤:

```verilog
assign wr_en = wr & ~full;  // Fullì´ë©´ Write ì°¨ë‹¨
```

**RX FIFO Full ì‹œ:**
- UART RXê°€ ìˆ˜ì‹ í•œ ë°ì´í„°ëŠ” ì €ì¥ë˜ì§€ ì•ŠìŒ
- ë°ì´í„° ì†ì‹¤ ë°œìƒ (Overrun Error)
- ë³¸ í”„ë¡œì íŠ¸ì—ì„œëŠ” Echo Backì´ ë¹ ë¥´ê²Œ ì²˜ë¦¬ë˜ì–´ Full ë°œìƒ ì•ˆ í•¨

**TX FIFO Full ì‹œ:**
- RX FIFOì—ì„œ TX FIFOë¡œ ì „ì†¡ ì¤‘ë‹¨
- RX FIFOì— ë°ì´í„° ì¶•ì 
- UART TXê°€ ì†¡ì‹  ì™„ë£Œí•˜ë©´ ë‹¤ì‹œ ì „ì†¡

ì‹¤ë¬´ì—ì„œëŠ” Flow Control (RTS/CTS)ë¡œ Full ìƒí™©ì„ ì•Œë¦½ë‹ˆë‹¤."

### Q9: FIFO Empty ì‹ í˜¸ì˜ ì—­í• ì€?
**ë‹µë³€:**
"Empty ì‹ í˜¸ëŠ” FIFOê°€ ë¹„ì–´ìˆìŒì„ ì•Œë¦½ë‹ˆë‹¤:

```verilog
// TX FIFOê°€ ë¹„ì–´ìˆìœ¼ë©´ UART TX ëŒ€ê¸°
assign start_trigger = ~w_uart_tx_empty & ~w_tx_busy;
```

**Empty = 1:**
- Read ì°¨ë‹¨
- UART TXëŠ” ì†¡ì‹  ì¤‘ë‹¨ (Idle ìƒíƒœ)

**Empty = 0:**
- ë°ì´í„° ìˆìŒ
- Read ê°€ëŠ¥
- UART TX ì‹œì‘

ë³¸ í”„ë¡œì íŠ¸ì—ì„œëŠ” Empty ì‹ í˜¸ë¡œ UART TXì˜ start_triggerë¥¼ ì œì–´í•˜ì—¬ ë°ì´í„°ê°€ ìˆì„ ë•Œë§Œ ì†¡ì‹ í•˜ë„ë¡ í–ˆìŠµë‹ˆë‹¤."

---

## 8.4 Counter & FND ê´€ë ¨

### Q10: Counterê°€ 9999ì—ì„œ 10000ìœ¼ë¡œ ë„˜ì–´ê°€ë©´?
**ë‹µë³€:**
"ë³¸ í”„ë¡œì íŠ¸ëŠ” 10000ì§„ Counterì´ë¯€ë¡œ 9999 â†’ 0ìœ¼ë¡œ ì˜¤ë²„í”Œë¡œìš°ë©ë‹ˆë‹¤:

```verilog
// UP ëª¨ë“œ
if (counter == 9999) begin
    counter_next = 0;  // Overflow
end else begin
    counter_next = counter_reg + 1;
end

// DOWN ëª¨ë“œ
if (counter == 0) begin
    counter_next = 9999;  // Underflow
end else begin
    counter_next = counter_reg - 1;
end
```

FNDëŠ” 4ìë¦¬ì´ë¯€ë¡œ 10000ì„ í‘œì‹œí•  ìˆ˜ ì—†ì–´ 0ìœ¼ë¡œ ë¦¬ì…‹í•˜ëŠ” ê²ƒì´ ìì—°ìŠ¤ëŸ½ìŠµë‹ˆë‹¤."

### Q11: Dynamic Scanningì´ ë¬´ì—‡ì¸ê°€ìš”?
**ë‹µë³€:**
"4ê°œì˜ 7-segmentë¥¼ ë¹ ë¥´ê²Œ ì „í™˜í•˜ì—¬ ë™ì‹œì— ì¼œì§„ ê²ƒì²˜ëŸ¼ ë³´ì´ê²Œ í•˜ëŠ” ê¸°ë²•ì…ë‹ˆë‹¤:

**ì›ë¦¬:**
- ì‚¬ëŒ ëˆˆì˜ ì”ìƒ íš¨ê³¼ ì´ìš©
- 1kHz (1ms)ë¡œ ì „í™˜ â†’ ì‚¬ëŒ ëˆˆì—ëŠ” ê¹œë¹¡ì„ ì—†ì´ ë³´ì„

**ë™ì‘:**
```
0~249 us: digit_1 (1ì˜ ìë¦¬) í‘œì‹œ
250~499 us: digit_10 (10ì˜ ìë¦¬) í‘œì‹œ
500~749 us: digit_100 (100ì˜ ìë¦¬) í‘œì‹œ
750~999 us: digit_1000 (1000ì˜ ìë¦¬) í‘œì‹œ
(ë°˜ë³µ)
```

**ì¥ì :**
- 4ê°œ FNDë¥¼ 1ê°œì”©ë§Œ ì¼œë©´ ë¨
- ì „ë ¥ ì†Œëª¨ ê°ì†Œ
- í•€ ìˆ˜ ì ˆì•½ (7+4 = 11 pins vs 7*4 = 28 pins)

**ì£¼ì˜:**
- ë„ˆë¬´ ëŠë¦¬ë©´ ê¹œë¹¡ì„ (< 50 Hz)
- ë„ˆë¬´ ë¹ ë¥´ë©´ ë°ê¸° ê°ì†Œ (> 10 kHz)"

### Q12: BCD Decoderì˜ ì—­í• ì€?
**ë‹µë³€:**
"BCD (Binary-Coded Decimal) 4-bit ìˆ«ìë¥¼ 7-segment íŒ¨í„´ìœ¼ë¡œ ë³€í™˜í•©ë‹ˆë‹¤:

```
BCD Input: 4'd5 (0101)
7-Segment: 8'b01101101
            {dp, g, f, e, d, c, b, a}
            
         a
       â”Œâ”€â”€â”€â”
     f â”‚   â”‚ b
       â”œâ”€gâ”€â”¤
     e â”‚   â”‚ c
       â””â”€â”€â”€â”˜
         d

5 í‘œì‹œ: a, c, d, f, g ì¼œê¸°
```

ê° ìˆ«ìë§ˆë‹¤ ê³ ìœ í•œ íŒ¨í„´ì´ ìˆì–´ case ë¬¸ìœ¼ë¡œ ë§¤í•‘í•©ë‹ˆë‹¤."

---

## 8.5 Command Control ê´€ë ¨

### Q13: ì™œ FSMìœ¼ë¡œ ëª…ë ¹ì–´ë¥¼ íŒŒì‹±í•˜ë‚˜ìš”?
**ë‹µë³€:**
"UARTëŠ” ë¬¸ì ë‹¨ìœ„ë¡œ ìˆœì°¨ ìˆ˜ì‹ í•˜ê¸° ë•Œë¬¸ì— strcmp() ê°™ì€ ë¬¸ìì—´ ë¹„êµëŠ” ì‚¬ìš©í•  ìˆ˜ ì—†ìŠµë‹ˆë‹¤:

**ì¼ë°˜ í”„ë¡œê·¸ë˜ë°:**
```c
if (strcmp(cmd, "run") == 0) {
    // ì‹¤í–‰
}
```

**UART ìˆ˜ì‹ :**
```
Time 0: 'r' ìˆ˜ì‹ 
Time 1: 'u' ìˆ˜ì‹ 
Time 2: 'n' ìˆ˜ì‹ 
â†’ ë¬¸ìì—´ ì™„ì„±ê¹Œì§€ ìˆœì°¨ì 
```

**FSM ë°©ì‹:**
- ë¬¸ìë¥¼ í•˜ë‚˜ì”© ë°›ì•„ê°€ë©° ìƒíƒœ ì „ì´
- ê° ìƒíƒœì—ì„œ ë‹¤ìŒ ë¬¸ì ì˜ˆì¸¡
- ëª…ë ¹ì–´ ì™„ì„± ì‹œ ì¶œë ¥ ì‹ í˜¸ ìƒì„±

ì´ ë°©ì‹ìœ¼ë¡œ ì‹¤ì‹œê°„ìœ¼ë¡œ ëª…ë ¹ì–´ë¥¼ íŒŒì‹±í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤."

### Q14: "sethz 500"ì€ ì–´ë–»ê²Œ íŒŒì‹±ë˜ë‚˜ìš”?
**ë‹µë³€:**
"ìˆ«ìë¥¼ 10ì§„ìˆ˜ë¡œ ëˆ„ì í•˜ì—¬ ê³„ì‚°í•©ë‹ˆë‹¤:

```
State ì „ì´:
S â†’ SE â†’ SET â†’ SETH â†’ SETHZ â†’ NUM_INPUT

NUM_INPUT ìƒíƒœì—ì„œ:
'5' ìˆ˜ì‹ : num_buffer = 0 * 10 + 5 = 5
'0' ìˆ˜ì‹ : num_buffer = 5 * 10 + 0 = 50
'0' ìˆ˜ì‹ : num_buffer = 50 * 10 + 0 = 500
'\n' ìˆ˜ì‹ : ì™„ë£Œ! set_hz_count = 100MHz / 500 = 200,000

ì´í›„:
tick_gen_hzê°€ 200,000 í´ëŸ­ë§ˆë‹¤ tick â†’ 500 Hz
```

**ì…ë ¥ ë²”ìœ„:**
- 27-bit ë ˆì§€ìŠ¤í„° (0 ~ 134,217,727)
- ì‹¤ì œë¡œëŠ” 1 ~ 100,000 Hz ì •ë„ ì‚¬ìš©

**ì—ëŸ¬ ì²˜ë¦¬:**
- ìˆ«ì ì•„ë‹Œ ë¬¸ì ì…ë ¥ ì‹œ IDLEë¡œ ë¦¬ì…‹
- 0 ì…ë ¥ ì‹œ ë‚˜ëˆ—ì…ˆ ë°©ì§€ (ê¸°ë³¸ê°’ 1 Hz)"

### Q15: ë²„íŠ¼ê³¼ PC ëª…ë ¹ì„ ë™ì‹œì— ì²˜ë¦¬í•˜ë ¤ë©´?
**ë‹µë³€:**
"ë³¸ í”„ë¡œì íŠ¸ëŠ” OR ì—°ì‚°ìœ¼ë¡œ ë‘ ì…ë ¥ì„ í†µí•©í•©ë‹ˆë‹¤:

```verilog
always @(posedge clk, posedge rst) begin
    if (rst) begin
        run_state <= 1'b0;
    end else begin
        if (w_cmd_run | w_btn_run) begin
            run_state <= ~run_state;  // í† ê¸€
        end
    end
end
```

**ë™ì‹œ ì…ë ¥ ì²˜ë¦¬:**
- ë²„íŠ¼ê³¼ PC ëª…ë ¹ì´ ë™ì‹œì— ì˜¤ë©´ ORë¡œ í•©ì³ì§
- ë‘˜ ë‹¤ 1ì´ì–´ë„ 1 cycle pulseì´ë¯€ë¡œ 1ë²ˆë§Œ í† ê¸€

**Debounce:**
- ë²„íŠ¼ì€ Debounce íšŒë¡œ í†µê³¼
- PC ëª…ë ¹ì€ Debounce ë¶ˆí•„ìš” (ê¹¨ë—í•œ ì‹ í˜¸)

**ìš°ì„ ìˆœìœ„:**
- ë³¸ í”„ë¡œì íŠ¸ëŠ” ìš°ì„ ìˆœìœ„ ì—†ìŒ (OR)
- ì‹¤ë¬´ì—ì„œëŠ” PC ëª…ë ¹ ìš°ì„ ìˆœìœ„ ë†’ê²Œ ì„¤ì • ê°€ëŠ¥"

---

## 8.6 ê³ ê¸‰ ì§ˆë¬¸

### Q16: UARTì— Parity bitì„ ì¶”ê°€í•œë‹¤ë©´?
**ë‹µë³€:**
"Parity bitì€ ê°„ë‹¨í•œ ì—ëŸ¬ ê²€ì¶œ ê¸°ëŠ¥ì…ë‹ˆë‹¤:

**Even Parity:**
- Data bitsì˜ 1ì˜ ê°œìˆ˜ê°€ ì§ìˆ˜ê°€ ë˜ë„ë¡ Parity bit ì„¤ì •
- ì˜ˆ: 10110010 (1ì´ 4ê°œ, ì§ìˆ˜) â†’ Parity = 0
- ì˜ˆ: 10110011 (1ì´ 5ê°œ, í™€ìˆ˜) â†’ Parity = 1

**êµ¬í˜„ (TX):**
```verilog
// DATA ìƒíƒœ í›„ PARITY ìƒíƒœ ì¶”ê°€
PARITY: begin
    // XORë¡œ Parity ê³„ì‚°
    tx_next = ^data_reg;  // data_reg[7] ^ data_reg[6] ^ ... ^ data_reg[0]
    if (b_tick == 1'b1) begin
        if (b_tick_cnt_reg == 15) begin
            next = STOP;
        end else begin
            b_tick_cnt_next = b_tick_cnt_reg + 1;
        end
    end
end
```

**êµ¬í˜„ (RX):**
```verilog
// STOP ì „ì— PARITY ìƒíƒœ ì¶”ê°€
PARITY: begin
    if (b_tick) begin
        parity_bit = rx;
        if (^rx_buf_reg == parity_bit) begin
            // Parity OK
            next = STOP;
        end else begin
            // Parity Error
            parity_error = 1'b1;
            next = IDLE;
        end
    end
end
```

**Frame ë³€ê²½:**
- ê¸°ì¡´: Start + 8 Data + Stop = 10 bits
- ë³€ê²½: Start + 8 Data + Parity + Stop = 11 bits"

### Q17: FIFOë¥¼ ë¹„ë™ê¸° í´ëŸ­ìœ¼ë¡œ ë™ì‘ì‹œí‚¨ë‹¤ë©´?
**ë‹µë³€:**
"ë¹„ë™ê¸° FIFO (Asynchronous FIFO)ëŠ” Writeì™€ Readê°€ ë‹¤ë¥¸ í´ëŸ­ ë„ë©”ì¸ì— ìˆì„ ë•Œ ì‚¬ìš©í•©ë‹ˆë‹¤:

**í•„ìš” ìƒí™©:**
- Write Clock: 100 MHz (FPGA)
- Read Clock: 50 MHz (ì™¸ë¶€ Device)

**Gray Code ì‚¬ìš©:**
- Binary CounterëŠ” ì—¬ëŸ¬ ë¹„íŠ¸ê°€ ë™ì‹œì— ë³€ê²½ â†’ ë©”íƒ€ìŠ¤í…Œì´ë¸”ë¦¬í‹°
- Gray CodeëŠ” 1ê°œ ë¹„íŠ¸ë§Œ ë³€ê²½ â†’ ì•ˆì „

**êµ¬í˜„:**
```verilog
// Write Pointer (Write Clock Domain)
always @(posedge wr_clk) begin
    if (wr) begin
        waddr_bin <= waddr_bin + 1;
        waddr_gray <= bin2gray(waddr_bin + 1);
    end
end

// Read Pointer (Read Clock Domain)
always @(posedge rd_clk) begin
    if (rd) begin
        raddr_bin <= raddr_bin + 1;
        raddr_gray <= bin2gray(raddr_bin + 1);
    end
end

// Gray Code ë³€í™˜
function [AWIDTH-1:0] bin2gray;
    input [AWIDTH-1:0] bin;
    begin
        bin2gray = bin ^ (bin >> 1);
    end
endfunction

// ë™ê¸°í™” (2-FF Synchronizer)
always @(posedge rd_clk) begin
    waddr_gray_sync1 <= waddr_gray;
    waddr_gray_sync2 <= waddr_gray_sync1;
end
```

**ì£¼ì˜ ì‚¬í•­:**
- ìµœì†Œ 2-FF Synchronizer í•„ìš”
- Full/Empty íŒì • ë¡œì§ ë³µì¡
- ë©”íƒ€ìŠ¤í…Œì´ë¸”ë¦¬í‹° í•´ê²°"

### Q18: DMAë¥¼ ì¶”ê°€í•œë‹¤ë©´?
**ë‹µë³€:**
"DMA (Direct Memory Access)ëŠ” CPU ê°œì… ì—†ì´ ë©”ëª¨ë¦¬ ê°„ ë°ì´í„° ì „ì†¡ì„ ìˆ˜í–‰í•©ë‹ˆë‹¤:

**í˜„ì¬ êµ¬ì¡°:**
```
UART RX â†’ FIFO â†’ CPUê°€ Read â†’ RAM
```

**DMA ì¶”ê°€:**
```
UART RX â†’ FIFO â†’ DMA â†’ RAM (CPU ê°œì… ì—†ìŒ)
```

**êµ¬í˜„:**
```verilog
module dma_controller (
    input clk, rst,
    // FIFO Interface
    input [7:0] fifo_data,
    input fifo_empty,
    output fifo_rd,
    // Memory Interface
    output [31:0] mem_addr,
    output [7:0] mem_wdata,
    output mem_we
);
    reg [31:0] base_addr;
    reg [31:0] transfer_count;
    reg [31:0] current_addr;
    
    always @(posedge clk) begin
        if (!fifo_empty) begin
            mem_addr <= current_addr;
            mem_wdata <= fifo_data;
            mem_we <= 1'b1;
            fifo_rd <= 1'b1;
            
            current_addr <= current_addr + 1;
            transfer_count <= transfer_count - 1;
            
            if (transfer_count == 0) begin
                // Transfer complete
                // Interrupt CPU
            end
        end
    end
endmodule
```

**ì¥ì :**
- CPU ë¶€ë‹´ ê°ì†Œ
- ê³ ì† ì „ì†¡ ê°€ëŠ¥
- íš¨ìœ¨ì„± í–¥ìƒ"

---

## 8.7 ì‹¤ë¬´ ê´€ë ¨

### Q19: ì‹¤ë¬´ì—ì„œ UARTëŠ” ì–´ë””ì— ì‚¬ìš©ë˜ë‚˜ìš”?
**ë‹µë³€:**
"UARTëŠ” ë‹¤ì–‘í•œ ë¶„ì•¼ì—ì„œ ì‚¬ìš©ë©ë‹ˆë‹¤:

**ë””ë²„ê¹…:**
- FPGA/MCU ë””ë²„ê¹… ë¡œê·¸ ì¶œë ¥
- Printf ë””ë²„ê¹…
- Bootloader í†µì‹ 

**ì„¼ì„œ í†µì‹ :**
- GPS ëª¨ë“ˆ
- Bluetooth ëª¨ë“ˆ
- WiFi ëª¨ë“ˆ

**ì‚°ì—… ì¥ë¹„:**
- PLC (Programmable Logic Controller)
- ê³„ì¸¡ê¸° (Oscilloscope, Multimeter)
- ë¡œë´‡ ì œì–´

**PC í†µì‹ :**
- Serial Terminal (Tera Term, PuTTY)
- ë°ì´í„° ë¡œê¹…
- ì„¤ì • ë³€ê²½

ì‹¤ë¬´ì—ì„œëŠ” RS-232, RS-485 ë“±ì˜ í‘œì¤€ì„ ë”°ë¥´ë©°, Parity, Flow Control ë“±ì˜ ê¸°ëŠ¥ì„ ì¶”ê°€í•©ë‹ˆë‹¤."

### Q20: ì´ í”„ë¡œì íŠ¸ë¥¼ í†µí•´ ë°°ìš´ ì ì€?
**ë‹µë³€:**
"ì„¸ ê°€ì§€ë¥¼ ë°°ì› ìŠµë‹ˆë‹¤:

1. **FSM ì„¤ê³„ ìˆ™ë ¨ë„**: UART RX/TX, Command Parser ë“± ì—¬ëŸ¬ FSMì„ ì„¤ê³„í•˜ë©° ìƒíƒœ ê´€ë¦¬ ëŠ¥ë ¥ í–¥ìƒ

2. **ë°ì´í„° íë¦„ ì´í•´**: UART â†’ FIFO â†’ Counter â†’ FNDë¡œ ì´ì–´ì§€ëŠ” ì „ì²´ ë°ì´í„° íŒŒì´í”„ë¼ì¸ ì„¤ê³„ ë° ë””ë²„ê¹… ê²½í—˜

3. **ìµœì í™” ê¸°ìˆ **: ë‚˜ëˆ—ì…ˆ ì—°ì‚°ì„ case ë¬¸ìœ¼ë¡œ ëŒ€ì²´í•˜ì—¬ LUT 30% ì ˆê°. ë¦¬ì†ŒìŠ¤ íš¨ìœ¨ì„±ì˜ ì¤‘ìš”ì„± ê¹¨ë‹¬ìŒ

ì´ë¥¼ í†µí•´ í†µì‹  í”„ë¡œí† ì½œ êµ¬í˜„ë¶€í„° ì‹¤ì‹œê°„ ì œì–´ê¹Œì§€ ì „ì²´ ì‹œìŠ¤í…œ ì„¤ê³„ ì—­ëŸ‰ì„ ê°–ì¶”ê²Œ ë˜ì—ˆìŠµë‹ˆë‹¤."

---

# 9. ì¶”ê°€ í•™ìŠµ ìë£Œ

## ğŸ“š ì¶”ì²œ ì„œì 
1. **"FPGA Prototyping by Verilog Examples"** - Pong P. Chu
2. **"UART Design Handbook"** - TI
3. **"Digital Design and Computer Architecture"** - Harris & Harris

## ğŸ”— ì¶”ì²œ ë¦¬ì†ŒìŠ¤
1. **UART Tutorial**: https://www.nandland.com/uart
2. **FIFO Design**: https://zipcpu.com/blog/2017/07/29/fifo.html
3. **FSM Best Practices**: https://www.doulos.com/knowhow/verilog/fsm/

## ğŸ’¡ ì‹¤ìŠµ ê³¼ì œ
1. **Parity bit ì¶”ê°€**: Even/Odd Parity êµ¬í˜„
2. **Flow Control**: RTS/CTS ì‹ í˜¸ ì¶”ê°€
3. **Error Detection**: Frame Error, Overrun Error ê°ì§€
4. **DMA êµ¬í˜„**: CPU ê°œì… ì—†ì´ ë©”ëª¨ë¦¬ ì „ì†¡

---

# 10. ë§ˆë¬´ë¦¬

## âœ… í•µì‹¬ ê°•ì¡° í¬ì¸íŠ¸ (ë©´ì ‘ ì‹œ)

1. **"UART + FIFO í†µí•© ì„¤ê³„"**
   - Full-Duplex, Echo Back
   - 8-depth FIFOë¡œ ë°ì´í„° ì†ì‹¤ ë°©ì§€

2. **"FSM ê¸°ë°˜ Command Parser"**
   - ìˆœì°¨ ë¬¸ì ìˆ˜ì‹  ì²˜ë¦¬
   - "run", "clear", "mode", "sethz <ìˆ«ì>"

3. **"10000ì§„ Counter + FND"**
   - Dynamic Scanning (1kHz)
   - BCD Decoder

4. **"Trouble Shooting ê²½í—˜"**
   - ë¬´í•œ ì‹œë®¬ë ˆì´ì…˜ ë¬¸ì œ â†’ ì¡°ê±´ ê¸°ë°˜ ì¢…ë£Œ
   - ë‚˜ëˆ—ì…ˆ ì—°ì‚° â†’ case ë¬¸ ìµœì í™” (LUT 30% ê°ì†Œ)

5. **"Functional Coverage 99.7%"**
   - 500íšŒ ëœë¤ ì‹œë®¬ë ˆì´ì…˜
   - Golden Model ë¹„êµ
