

================================================================
== Vivado HLS Report for 'acc32kmau'
================================================================
* Date:           Mon Jul 30 23:07:30 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        acc32kmau
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.032|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |                          |                |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module     | min | max | min | max |   Type  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_HLS_malloc_1_s_fu_99  |HLS_malloc_1_s  |    2|    2|    2|    2|   none  |
        |grp_HLS_free_1_s_fu_113   |HLS_free_1_s    |    1|    1|    1|    1|   none  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|   3 ~ 6  |          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	6  / (tmp_1)
	4  / (!tmp_1 & tmp_3)
	5  / (!tmp_1 & !tmp_3 & !tmp_5)
4 --> 
	5  / true
5 --> 
	2  / (tmp_1) | (tmp_3) | (!tmp_5)
6 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32"   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_1_size), !map !39"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_1_addr), !map !43"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_1_free_target), !map !47"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %alloc_1_cmd), !map !51"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !55"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @acc32kmau_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %alloc_1_size, i32* %alloc_1_addr, i32* %alloc_1_free_target, i8* %alloc_1_cmd, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [acc32kmau/solution1/top.cc:64]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %._crit_edge" [acc32kmau/solution1/top.cc:68]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %0 ], [ %i_1, %._crit_edge.backedge ]"   --->   Operation 16 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = sext i32 %i to i64" [acc32kmau/solution1/top.cc:81]   --->   Operation 17 'sext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%req_cmd_addr = getelementptr [1024 x i2]* @req_cmd, i64 0, i64 %tmp" [acc32kmau/solution1/top.cc:70]   --->   Operation 18 'getelementptr' 'req_cmd_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (3.25ns)   --->   "%cmd = load i2* %req_cmd_addr, align 1" [acc32kmau/solution1/top.cc:70]   --->   Operation 19 'load' 'cmd' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%req_list_addr = getelementptr [1024 x i15]* @req_list, i64 0, i64 %tmp" [acc32kmau/solution1/top.cc:71]   --->   Operation 20 'getelementptr' 'req_list_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (3.25ns)   --->   "%size = load i15* %req_list_addr, align 2" [acc32kmau/solution1/top.cc:71]   --->   Operation 21 'load' 'size' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 5.03>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_cast = sext i32 %i to i33" [acc32kmau/solution1/top.cc:70]   --->   Operation 22 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (3.25ns)   --->   "%cmd = load i2* %req_cmd_addr, align 1" [acc32kmau/solution1/top.cc:70]   --->   Operation 23 'load' 'cmd' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>
ST_3 : Operation 24 [1/2] (3.25ns)   --->   "%size = load i15* %req_list_addr, align 2" [acc32kmau/solution1/top.cc:71]   --->   Operation 24 'load' 'size' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>
ST_3 : Operation 25 [1/1] (0.95ns)   --->   "%tmp_1 = icmp eq i2 %cmd, -2" [acc32kmau/solution1/top.cc:72]   --->   Operation 25 'icmp' 'tmp_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (2.55ns)   --->   "%i_1 = add nsw i32 %i, 1" [acc32kmau/solution1/top.cc:68]   --->   Operation 26 'add' 'i_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %1, label %2" [acc32kmau/solution1/top.cc:72]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.95ns)   --->   "%tmp_3 = icmp eq i2 %cmd, -1" [acc32kmau/solution1/top.cc:76]   --->   Operation 28 'icmp' 'tmp_3' <Predicate = (!tmp_1)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %3, label %4" [acc32kmau/solution1/top.cc:76]   --->   Operation 29 'br' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.55ns)   --->   "%tmp_4 = add i33 %tmp_cast, -300" [acc32kmau/solution1/top.cc:81]   --->   Operation 30 'add' 'tmp_4' <Predicate = (!tmp_1 & !tmp_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (2.48ns)   --->   "%tmp_5 = icmp ult i33 %tmp_4, 724" [acc32kmau/solution1/top.cc:81]   --->   Operation 31 'icmp' 'tmp_5' <Predicate = (!tmp_1 & !tmp_3)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %5, label %._crit_edge.backedge" [acc32kmau/solution1/top.cc:81]   --->   Operation 32 'br' <Predicate = (!tmp_1 & !tmp_3)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%r_load = load i32* %r" [acc32kmau/solution1/top.cc:83]   --->   Operation 33 'load' 'r_load' <Predicate = (!tmp_1 & !tmp_3 & tmp_5)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "ret i32 %r_load" [acc32kmau/solution1/top.cc:83]   --->   Operation 34 'ret' <Predicate = (!tmp_1 & !tmp_3 & tmp_5)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%req_size_addr = getelementptr [1024 x i12]* @req_size, i64 0, i64 %tmp" [acc32kmau/solution1/top.cc:79]   --->   Operation 35 'getelementptr' 'req_size_addr' <Predicate = (!tmp_1 & tmp_3)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (3.25ns)   --->   "%req_size_load = load i12* %req_size_addr, align 2" [acc32kmau/solution1/top.cc:79]   --->   Operation 36 'load' 'req_size_load' <Predicate = (!tmp_1 & tmp_3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>
ST_3 : Operation 37 [1/1] (1.76ns)   --->   "store i32 1, i32* %r"   --->   Operation 37 'store' <Predicate = (!tmp_1 & tmp_3)> <Delay = 1.76>
ST_3 : Operation 38 [2/2] (0.00ns)   --->   "%r_1 = call fastcc i32 @"HLS_malloc<1>"(i15 %size, i32* %alloc_1_size, i32* %alloc_1_addr, i32* %alloc_1_free_target, i8* %alloc_1_cmd)" [acc32kmau/solution1/top.cc:74]   --->   Operation 38 'call' 'r_1' <Predicate = (tmp_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 39 [1/2] (3.25ns)   --->   "%req_size_load = load i12* %req_size_addr, align 2" [acc32kmau/solution1/top.cc:79]   --->   Operation 39 'load' 'req_size_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 1024> <ROM>
ST_4 : Operation 40 [2/2] (0.00ns)   --->   "call fastcc void @"HLS_free<1>"(i15 %size, i12 %req_size_load, i32* %alloc_1_size, i32* %alloc_1_free_target, i8* %alloc_1_cmd)" [acc32kmau/solution1/top.cc:79]   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 41 [1/2] (0.00ns)   --->   "call fastcc void @"HLS_free<1>"(i15 %size, i12 %req_size_load, i32* %alloc_1_size, i32* %alloc_1_free_target, i8* %alloc_1_cmd)" [acc32kmau/solution1/top.cc:79]   --->   Operation 41 'call' <Predicate = (!tmp_1 & tmp_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [acc32kmau/solution1/top.cc:80]   --->   Operation 42 'br' <Predicate = (!tmp_1 & tmp_3)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 43 'br' <Predicate = (tmp_1) | (tmp_3) | (!tmp_5)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.76>
ST_6 : Operation 44 [1/2] (0.00ns)   --->   "%r_1 = call fastcc i32 @"HLS_malloc<1>"(i15 %size, i32* %alloc_1_size, i32* %alloc_1_addr, i32* %alloc_1_free_target, i8* %alloc_1_cmd)" [acc32kmau/solution1/top.cc:74]   --->   Operation 44 'call' 'r_1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 45 [1/1] (1.76ns)   --->   "store i32 %r_1, i32* %r" [acc32kmau/solution1/top.cc:74]   --->   Operation 45 'store' <Predicate = true> <Delay = 1.76>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [acc32kmau/solution1/top.cc:75]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ alloc_1_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ alloc_1_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ alloc_1_free_target]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ alloc_1_cmd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ req_cmd]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ req_list]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ req_size]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r             (alloca       ) [ 0011111]
StgValue_8    (specbitsmap  ) [ 0000000]
StgValue_9    (specbitsmap  ) [ 0000000]
StgValue_10   (specbitsmap  ) [ 0000000]
StgValue_11   (specbitsmap  ) [ 0000000]
StgValue_12   (specbitsmap  ) [ 0000000]
StgValue_13   (spectopmodule) [ 0000000]
StgValue_14   (specinterface) [ 0000000]
StgValue_15   (br           ) [ 0111111]
i             (phi          ) [ 0011000]
tmp           (sext         ) [ 0001000]
req_cmd_addr  (getelementptr) [ 0001000]
req_list_addr (getelementptr) [ 0001000]
tmp_cast      (sext         ) [ 0000000]
cmd           (load         ) [ 0000000]
size          (load         ) [ 0000111]
tmp_1         (icmp         ) [ 0011111]
i_1           (add          ) [ 0110111]
StgValue_27   (br           ) [ 0000000]
tmp_3         (icmp         ) [ 0011111]
StgValue_29   (br           ) [ 0000000]
tmp_4         (add          ) [ 0000000]
tmp_5         (icmp         ) [ 0011111]
StgValue_32   (br           ) [ 0000000]
r_load        (load         ) [ 0000000]
StgValue_34   (ret          ) [ 0000000]
req_size_addr (getelementptr) [ 0000100]
StgValue_37   (store        ) [ 0000000]
req_size_load (load         ) [ 0011011]
StgValue_41   (call         ) [ 0000000]
StgValue_42   (br           ) [ 0000000]
StgValue_43   (br           ) [ 0111111]
r_1           (call         ) [ 0000000]
StgValue_45   (store        ) [ 0000000]
StgValue_46   (br           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="alloc_1_size">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alloc_1_size"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="alloc_1_addr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alloc_1_addr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="alloc_1_free_target">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alloc_1_free_target"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="alloc_1_cmd">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alloc_1_cmd"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="req_cmd">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="req_cmd"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="req_list">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="req_list"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="req_size">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="req_size"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc32kmau_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HLS_malloc<1>"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HLS_free<1>"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="r_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="req_cmd_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="2" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="32" slack="0"/>
<pin id="52" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="req_cmd_addr/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="10" slack="0"/>
<pin id="57" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cmd/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="req_list_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="15" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="32" slack="0"/>
<pin id="65" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="req_list_addr/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="10" slack="0"/>
<pin id="70" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="size/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="req_size_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="12" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="1"/>
<pin id="78" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="req_size_addr/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="10" slack="0"/>
<pin id="83" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="req_size_load/3 "/>
</bind>
</comp>

<comp id="87" class="1005" name="i_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="1"/>
<pin id="89" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="i_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="32" slack="1"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_HLS_malloc_1_s_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="15" slack="0"/>
<pin id="102" dir="0" index="2" bw="32" slack="0"/>
<pin id="103" dir="0" index="3" bw="32" slack="0"/>
<pin id="104" dir="0" index="4" bw="32" slack="0"/>
<pin id="105" dir="0" index="5" bw="8" slack="0"/>
<pin id="106" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="r_1/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_HLS_free_1_s_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="15" slack="1"/>
<pin id="116" dir="0" index="2" bw="12" slack="0"/>
<pin id="117" dir="0" index="3" bw="32" slack="0"/>
<pin id="118" dir="0" index="4" bw="32" slack="0"/>
<pin id="119" dir="0" index="5" bw="8" slack="0"/>
<pin id="120" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_40/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_cast_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="0"/>
<pin id="138" dir="0" index="1" bw="2" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_3_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_4_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="10" slack="0"/>
<pin id="157" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_5_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="33" slack="0"/>
<pin id="162" dir="0" index="1" bw="11" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="r_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="2"/>
<pin id="168" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="StgValue_37_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="2"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_37/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="StgValue_45_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="3"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_45/6 "/>
</bind>
</comp>

<comp id="179" class="1005" name="r_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="2"/>
<pin id="181" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="186" class="1005" name="tmp_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="1"/>
<pin id="188" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="191" class="1005" name="req_cmd_addr_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="10" slack="1"/>
<pin id="193" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="req_cmd_addr "/>
</bind>
</comp>

<comp id="196" class="1005" name="req_list_addr_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="1"/>
<pin id="198" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="req_list_addr "/>
</bind>
</comp>

<comp id="201" class="1005" name="size_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="15" slack="1"/>
<pin id="203" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="size "/>
</bind>
</comp>

<comp id="207" class="1005" name="tmp_1_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="2"/>
<pin id="209" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="211" class="1005" name="i_1_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="216" class="1005" name="tmp_3_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="2"/>
<pin id="218" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="220" class="1005" name="tmp_5_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="2"/>
<pin id="222" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="224" class="1005" name="req_size_addr_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="1"/>
<pin id="226" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="req_size_addr "/>
</bind>
</comp>

<comp id="229" class="1005" name="req_size_load_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="12" slack="1"/>
<pin id="231" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="req_size_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="30" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="30" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="30" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="91" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="107"><net_src comp="40" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="68" pin="3"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="99" pin=3"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="99" pin=4"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="99" pin=5"/></net>

<net id="121"><net_src comp="42" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="81" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="113" pin=3"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="113" pin=4"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="113" pin=5"/></net>

<net id="129"><net_src comp="91" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="135"><net_src comp="87" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="55" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="87" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="55" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="132" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="38" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="99" pin="6"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="44" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="184"><net_src comp="179" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="185"><net_src comp="179" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="189"><net_src comp="126" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="194"><net_src comp="48" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="199"><net_src comp="61" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="204"><net_src comp="68" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="210"><net_src comp="136" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="142" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="219"><net_src comp="148" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="160" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="74" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="232"><net_src comp="81" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="113" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: alloc_1_size | {3 4 5 6 }
	Port: alloc_1_free_target | {3 4 5 6 }
	Port: alloc_1_cmd | {3 4 5 6 }
 - Input state : 
	Port: acc32kmau : alloc_1_addr | {3 6 }
	Port: acc32kmau : req_cmd | {2 3 }
	Port: acc32kmau : req_list | {2 3 }
	Port: acc32kmau : req_size | {3 4 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		req_cmd_addr : 2
		cmd : 3
		req_list_addr : 2
		size : 3
	State 3
		tmp_1 : 1
		StgValue_27 : 2
		tmp_3 : 1
		StgValue_29 : 2
		tmp_4 : 1
		tmp_5 : 2
		StgValue_32 : 3
		StgValue_34 : 1
		req_size_load : 1
		r_1 : 1
	State 4
		StgValue_40 : 1
	State 5
	State 6
		StgValue_45 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |        i_1_fu_142        |    0    |    39   |
|          |       tmp_4_fu_154       |    0    |    39   |
|----------|--------------------------|---------|---------|
|          |       tmp_1_fu_136       |    0    |    8    |
|   icmp   |       tmp_3_fu_148       |    0    |    8    |
|          |       tmp_5_fu_160       |    0    |    21   |
|----------|--------------------------|---------|---------|
|   call   | grp_HLS_malloc_1_s_fu_99 |    32   |    0    |
|          |  grp_HLS_free_1_s_fu_113 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |        tmp_fu_126        |    0    |    0    |
|          |      tmp_cast_fu_132     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    32   |   115   |
|----------|--------------------------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
| req_cmd|    1   |    0   |    0   |
|req_list|    1   |    0   |    0   |
|req_size|    1   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |    3   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     i_1_reg_211     |   32   |
|       i_reg_87      |   32   |
|      r_reg_179      |   32   |
| req_cmd_addr_reg_191|   10   |
|req_list_addr_reg_196|   10   |
|req_size_addr_reg_224|   10   |
|req_size_load_reg_229|   12   |
|     size_reg_201    |   15   |
|    tmp_1_reg_207    |    1   |
|    tmp_3_reg_216    |    1   |
|    tmp_5_reg_220    |    1   |
|     tmp_reg_186     |   64   |
+---------------------+--------+
|        Total        |   220  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_55     |  p0  |   2  |  10  |   20   ||    9    |
|     grp_access_fu_68     |  p0  |   2  |  10  |   20   ||    9    |
|     grp_access_fu_81     |  p0  |   2  |  10  |   20   ||    9    |
|         i_reg_87         |  p0  |   2  |  32  |   64   ||    9    |
| grp_HLS_malloc_1_s_fu_99 |  p1  |   2  |  15  |   30   ||    9    |
|  grp_HLS_free_1_s_fu_113 |  p2  |   2  |  12  |   24   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   178  ||  10.614 ||    54   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |   32   |   115  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |   220  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   10   |   252  |   169  |
+-----------+--------+--------+--------+--------+
