

<module description="" id="MSS_ECC_AGG_MSS">
  
  
  <register acronym="rev" description=" Revision parameters " id="rev" offset="0x0" width="32">
    
  <bitfield begin="31" description="Scheme" end="30" id="" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="bu" end="28" id="" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="27" description="Module ID" end="16" id="" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="15" description="RTL version" end="11" id="" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description="Major version" end="8" id="" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description="Custom version" end="6" id="" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Minor version" end="0" id="" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="vector" description=" ECC Vector Register " id="vector" offset="0x8" width="32">
    
  <bitfield begin="24" description="Status to indicate if read on serial VBUS is complete" end="24" id="" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="Read address" end="16" id="" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Write 1 to trigger a read on the serial VBUS" end="15" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Value written to select the corresponding ECC RAM for control or status" end="0" id="" rwaccess="RW" width="11"></bitfield>
  </register>
  
  
  <register acronym="stat" description=" Misc Status " id="stat" offset="0xC" width="32">
    
  <bitfield begin="10" description="Indicates the number of RAMS serviced by the ECC aggregator" end="0" id="" rwaccess="R" width="11"></bitfield>
  </register>
  
  
  <register acronym="wrap_rev" description=" Revision parameters " id="wrap_rev" offset="0x10" width="32">
    
  <bitfield begin="31" description="Scheme" end="30" id="" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="29" description="bu" end="28" id="" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="27" description="Module ID" end="16" id="" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="15" description="RTL version" end="11" id="" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description="Major version" end="8" id="" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="7" description="Custom version" end="6" id="" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="5" description="Minor version" end="0" id="" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="ctrl" description=" ECC Control Register " id="ctrl" offset="0x14" width="32">
    
  <bitfield begin="8" description="check for svbus timeout errors" end="8" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="check for parity errors" end="7" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Force Error only once" end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Force Error on any RAM read" end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Force Double Bit Error" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Force Single Bit Error" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Enable rmw" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Enable ECC check" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Enable ECC" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="err_ctrl1" description=" ECC Error Control1 Register " id="err_ctrl1" offset="0x18" width="32">
    
  <bitfield begin="31" description="Row address where single or double-bit error needs to be applied. This is ignored if force_n_row is set" end="0" id="" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="err_ctrl2" description=" ECC Error Control2 Register " id="err_ctrl2" offset="0x1C" width="32">
    
  <bitfield begin="31" description="Data bit that needs to be flipped if double bit error needs to be forced" end="16" id="" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="Data bit that needs to be flipped when force_sec is set" end="0" id="" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="err_stat1" description=" ECC Error Status1 Register " id="err_stat1" offset="0x20" width="32">
    
  <bitfield begin="31" description="Data bit that corresponds to the single-bit error" end="16" id="" rwaccess="R" width="16"></bitfield>
    
  <bitfield begin="15" description="Clear control reg error Error Status, you must also re write the contorl ergister itself to clear this" end="15" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Clear parity Error Status" end="13" id="" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="12" description="Clear other Error Status" end="12" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Clear Double Bit Error Status" end="10" id="" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="9" description="Clear Single Bit Error Status" end="8" id="" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="7" description="control register error pending, Level interrupt" end="7" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Level parity error Error Status" end="5" id="" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="4" description="successive single-bit errors have occurred while a writeback is still pending, Level interrupt" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Level Double Bit Error Status" end="2" id="" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="1" description="Level Single Bit Error Status" end="0" id="" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="err_stat2" description=" ECC Error Status2 Register " id="err_stat2" offset="0x24" width="32">
    
  <bitfield begin="31" description="Row address where the single or double-bit error has occurred" end="0" id="" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="err_stat3" description=" ECC Error Status3 Register " id="err_stat3" offset="0x28" width="32">
    
  <bitfield begin="9" description="Clear svbus timeout Error Status" end="9" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Level svbus timeout error Error Status" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="delayed write back pending  Status" end="0" id="" rwaccess="R" width="1"></bitfield>
  </register>
  
  
  <register acronym="sec_eoi_reg" description=" EOI Register " id="sec_eoi_reg" offset="0x3C" width="32">
    
  <bitfield begin="0" description="EOI Register" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="sec_status_reg0" description=" Interrupt Status Register 0 " id="sec_status_reg0" offset="0x40" width="32">
    
  <bitfield begin="7" description="Interrupt Pending Status for tptc_b0_pend" end="7" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Interrupt Pending Status for tptc_a1_pend" end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Interrupt Pending Status for tptc_a0_pend" end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Interrupt Pending Status for gpadc_pend" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Interrupt Pending Status for mss_retram_pend" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Interrupt Pending Status for mss_mbox_pend" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Interrupt Pending Status for mss_l2slv1_pend" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Interrupt Pending Status for mss_l2slv0_pend" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="sec_enable_set_reg0" description=" Interrupt Enable Set Register 0 " id="sec_enable_set_reg0" offset="0x80" width="32">
    
  <bitfield begin="7" description="Interrupt Enable Set Register for tptc_b0_pend" end="7" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Interrupt Enable Set Register for tptc_a1_pend" end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Interrupt Enable Set Register for tptc_a0_pend" end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Interrupt Enable Set Register for gpadc_pend" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Interrupt Enable Set Register for mss_retram_pend" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Interrupt Enable Set Register for mss_mbox_pend" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Interrupt Enable Set Register for mss_l2slv1_pend" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Interrupt Enable Set Register for mss_l2slv0_pend" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="sec_enable_clr_reg0" description=" Interrupt Enable Clear Register 0 " id="sec_enable_clr_reg0" offset="0xC0" width="32">
    
  <bitfield begin="7" description="Interrupt Enable Clear Register for tptc_b0_pend" end="7" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Interrupt Enable Clear Register for tptc_a1_pend" end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Interrupt Enable Clear Register for tptc_a0_pend" end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Interrupt Enable Clear Register for gpadc_pend" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Interrupt Enable Clear Register for mss_retram_pend" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Interrupt Enable Clear Register for mss_mbox_pend" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Interrupt Enable Clear Register for mss_l2slv1_pend" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Interrupt Enable Clear Register for mss_l2slv0_pend" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="ded_eoi_reg" description=" EOI Register " id="ded_eoi_reg" offset="0x13C" width="32">
    
  <bitfield begin="0" description="EOI Register" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="ded_status_reg0" description=" Interrupt Status Register 0 " id="ded_status_reg0" offset="0x140" width="32">
    
  <bitfield begin="7" description="Interrupt Pending Status for tptc_b0_pend" end="7" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Interrupt Pending Status for tptc_a1_pend" end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Interrupt Pending Status for tptc_a0_pend" end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Interrupt Pending Status for gpadc_pend" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Interrupt Pending Status for mss_retram_pend" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Interrupt Pending Status for mss_mbox_pend" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Interrupt Pending Status for mss_l2slv1_pend" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Interrupt Pending Status for mss_l2slv0_pend" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="ded_enable_set_reg0" description=" Interrupt Enable Set Register 0 " id="ded_enable_set_reg0" offset="0x180" width="32">
    
  <bitfield begin="7" description="Interrupt Enable Set Register for tptc_b0_pend" end="7" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Interrupt Enable Set Register for tptc_a1_pend" end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Interrupt Enable Set Register for tptc_a0_pend" end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Interrupt Enable Set Register for gpadc_pend" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Interrupt Enable Set Register for mss_retram_pend" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Interrupt Enable Set Register for mss_mbox_pend" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Interrupt Enable Set Register for mss_l2slv1_pend" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Interrupt Enable Set Register for mss_l2slv0_pend" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="ded_enable_clr_reg0" description=" Interrupt Enable Clear Register 0 " id="ded_enable_clr_reg0" offset="0x1C0" width="32">
    
  <bitfield begin="7" description="Interrupt Enable Clear Register for tptc_b0_pend" end="7" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="Interrupt Enable Clear Register for tptc_a1_pend" end="6" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="Interrupt Enable Clear Register for tptc_a0_pend" end="5" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="Interrupt Enable Clear Register for gpadc_pend" end="4" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Interrupt Enable Clear Register for mss_retram_pend" end="3" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Interrupt Enable Clear Register for mss_mbox_pend" end="2" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="Interrupt Enable Clear Register for mss_l2slv1_pend" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="Interrupt Enable Clear Register for mss_l2slv0_pend" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="aggr_enable_set" description=" AGGR interrupt enable set Register " id="aggr_enable_set" offset="0x200" width="32">
    
  <bitfield begin="1" description="interrupt enable set for svbus timeout errors" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="interrupt enable set for parity errors" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="aggr_enable_clr" description=" AGGR interrupt enable clear Register " id="aggr_enable_clr" offset="0x204" width="32">
    
  <bitfield begin="1" description="interrupt enable clear for svbus timeout errors" end="1" id="" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="interrupt enable clear for parity errors" end="0" id="" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="aggr_status_set" description=" AGGR interrupt status set Register " id="aggr_status_set" offset="0x208" width="32">
    
  <bitfield begin="3" description="interrupt status set for svbus timeout errors" end="2" id="" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="1" description="interrupt status set for parity errors" end="0" id="" rwaccess="RW" width="2"></bitfield>
  </register>
  
  
  <register acronym="aggr_status_clr" description=" AGGR interrupt status clear Register " id="aggr_status_clr" offset="0x20C" width="32">
    
  <bitfield begin="3" description="interrupt status clear for svbus timeout errors" end="2" id="" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="1" description="interrupt status clear for parity errors" end="0" id="" rwaccess="RW" width="2"></bitfield>
  </register>
</module>
