#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x560b0bc2e2a0 .scope module, "cordicg_tb" "cordicg_tb" 2 7;
 .timescale -9 -9;
P_0x560b0bd11080 .param/l "cordic_delay" 1 2 90, +C4<00000000000000000000000000010100>;
P_0x560b0bd110c0 .param/l "den" 0 2 59, +C4<00000000000000000000000000111101>;
P_0x560b0bd11100 .param/l "nstg" 0 2 11, +C4<00000000000000000000000000010100>;
P_0x560b0bd11140 .param/l "width" 0 2 10, +C4<00000000000000000000000000010010>;
L_0x560b0bd5f7c0 .functor AND 2, v0x560b0bd5df30_0, L_0x560b0bd5f890, C4<11>, C4<11>;
L_0x7f8c29442018 .functor BUFT 1, C4<0001010>, C4<0>, C4<0>, C4<0>;
v0x560b0bd5d760_0 .net/2u *"_ivl_0", 6 0, L_0x7f8c29442018;  1 drivers
L_0x7f8c29442060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x560b0bd5d860_0 .net/2u *"_ivl_4", 0 0, L_0x7f8c29442060;  1 drivers
v0x560b0bd5d940_0 .net *"_ivl_6", 1 0, L_0x560b0bd5f890;  1 drivers
v0x560b0bd5da00_0 .var/i "cc", 31 0;
v0x560b0bd5dae0_0 .var "clk", 0 0;
v0x560b0bd5dbd0_0 .var "fname", 128 0;
v0x560b0bd5dcb0_0 .var "interleave", 0 0;
v0x560b0bd5dd70_0 .var/i "k", 31 0;
v0x560b0bd5de50_0 .var "o_show", 1 0;
v0x560b0bd5df30_0 .var "op", 1 0;
v0x560b0bd5e010_0 .net "opp", 1 0, L_0x560b0bd5f7c0;  1 drivers
v0x560b0bd5e0d0_0 .var/i "out_file", 31 0;
v0x560b0bd5e190_0 .var/s "p_show", 18 0;
v0x560b0bd5e270_0 .var/s "phasein", 18 0;
v0x560b0bd5e330_0 .var "pipe_ix", 4 0;
v0x560b0bd5e3f0_0 .net "pout", 18 0, L_0x560b0bd977c0;  1 drivers
v0x560b0bd5e4b0 .array "pp", 0 31, 18 0;
v0x560b0bd5e550_0 .var "ppout", 18 0;
v0x560b0bd5e630_0 .var "pstate", 6 0;
v0x560b0bd5e710_0 .net "pstate_sum", 6 0, L_0x560b0bd5f720;  1 drivers
v0x560b0bd5e7f0_0 .var "rand1", 0 0;
v0x560b0bd5e8b0_0 .var "rand2", 0 0;
v0x560b0bd5e970_0 .var "rand3", 0 0;
v0x560b0bd5ea30_0 .var "rand4", 0 0;
v0x560b0bd5eaf0_0 .var "rand5", 0 0;
v0x560b0bd5ebb0_0 .var "rand6", 0 0;
v0x560b0bd5ec70_0 .var "rand7", 0 0;
v0x560b0bd5ed30_0 .var "rand8", 0 0;
v0x560b0bd5edf0_0 .var "rmix", 0 0;
v0x560b0bd5eeb0_0 .var "trace", 0 0;
v0x560b0bd5ef70_0 .var/s "x_show", 17 0;
v0x560b0bd5f050_0 .var/s "xin", 17 0;
v0x560b0bd5f110_0 .net/s "xout", 17 0, L_0x560b0bd96af0;  1 drivers
v0x560b0bd5f1b0 .array/s "xp", 0 31, 17 0;
v0x560b0bd5f250_0 .var/s "xxout", 17 0;
v0x560b0bd5f330_0 .var/s "y_show", 17 0;
v0x560b0bd5f410_0 .var/s "yin", 17 0;
v0x560b0bd5f4d0_0 .net/s "yout", 17 0, L_0x560b0bd97170;  1 drivers
v0x560b0bd5f570 .array/s "yp", 0 31, 17 0;
v0x560b0bd5f610_0 .var/s "yyout", 17 0;
L_0x560b0bd5f720 .arith/sum 7, v0x560b0bd5e630_0, L_0x7f8c29442018;
L_0x560b0bd5f890 .concat [ 1 1 0 0], L_0x7f8c29442060, v0x560b0bd5dcb0_0;
S_0x560b0bc2d7b0 .scope module, "dut" "cordicg_b22" 2 91, 3 3 0, S_0x560b0bc2e2a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 18 "xin";
    .port_info 3 /INPUT 18 "yin";
    .port_info 4 /INPUT 19 "phasein";
    .port_info 5 /OUTPUT 18 "xout";
    .port_info 6 /OUTPUT 18 "yout";
    .port_info 7 /OUTPUT 19 "phaseout";
P_0x560b0bd10520 .param/l "def_op" 0 3 6, +C4<00000000000000000000000000000000>;
P_0x560b0bd10560 .param/l "nstg" 0 3 5, +C4<00000000000000000000000000010100>;
P_0x560b0bd105a0 .param/l "width" 0 3 4, +C4<00000000000000000000000000010010>;
L_0x560b0bd5fe60 .functor XOR 1, L_0x560b0bd5fc40, L_0x560b0bd5fd10, C4<0>, C4<0>;
L_0x560b0bd60410 .functor NOT 1, L_0x560b0bd60230, C4<0>, C4<0>, C4<0>;
L_0x560b0bd70800 .functor NOT 1, L_0x560b0bd60230, C4<0>, C4<0>, C4<0>;
L_0x560b0bd70c80 .functor XOR 1, L_0x560b0bd70b90, L_0x560b0bd60230, C4<0>, C4<0>;
L_0x560b0bd71090 .functor NOT 1, L_0x560b0bd70f80, C4<0>, C4<0>, C4<0>;
L_0x560b0bd71020 .functor NOT 1, v0x560b0bd5af90_0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd717b0 .functor NOT 1, L_0x560b0bd714f0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd94ec0 .functor BUFZ 22, v0x560b0bd32cd0_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x560b0bd96710 .functor BUFZ 22, v0x560b0bd32f60_0, C4<0000000000000000000000>, C4<0000000000000000000000>, C4<0000000000000000000000>;
L_0x560b0bd96780 .functor BUFZ 23, v0x560b0bd331f0_0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
v0x560b0bd58e60_0 .net *"_ivl_1", 0 0, L_0x560b0bd5fa50;  1 drivers
v0x560b0bd58f60_0 .net *"_ivl_13", 0 0, L_0x560b0bd60100;  1 drivers
v0x560b0bd59040_0 .net *"_ivl_25", 0 0, L_0x560b0bd70b90;  1 drivers
v0x560b0bd59100_0 .net *"_ivl_26", 0 0, L_0x560b0bd70c80;  1 drivers
v0x560b0bd591e0_0 .net *"_ivl_280", 17 0, L_0x560b0bd967f0;  1 drivers
v0x560b0bd59310_0 .net *"_ivl_282", 0 0, L_0x560b0bd72290;  1 drivers
v0x560b0bd593f0_0 .net *"_ivl_283", 17 0, L_0x560b0bd96940;  1 drivers
L_0x7f8c294427f8 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560b0bd594d0_0 .net *"_ivl_286", 16 0, L_0x7f8c294427f8;  1 drivers
v0x560b0bd595b0_0 .net *"_ivl_29", 17 0, L_0x560b0bd70d40;  1 drivers
v0x560b0bd59690_0 .net *"_ivl_290", 17 0, L_0x560b0bd96cf0;  1 drivers
v0x560b0bd59770_0 .net *"_ivl_292", 0 0, L_0x560b0bd96eb0;  1 drivers
v0x560b0bd59850_0 .net *"_ivl_293", 17 0, L_0x560b0bd96f50;  1 drivers
L_0x7f8c29442840 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560b0bd59930_0 .net *"_ivl_296", 16 0, L_0x7f8c29442840;  1 drivers
v0x560b0bd59a10_0 .net *"_ivl_3", 0 0, L_0x560b0bd5fb20;  1 drivers
v0x560b0bd59af0_0 .net *"_ivl_300", 18 0, L_0x560b0bd97300;  1 drivers
v0x560b0bd59bd0_0 .net *"_ivl_302", 0 0, L_0x560b0bd974e0;  1 drivers
v0x560b0bd59cb0_0 .net *"_ivl_303", 18 0, L_0x560b0bd97580;  1 drivers
L_0x7f8c29442888 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560b0bd59ea0_0 .net *"_ivl_306", 17 0, L_0x7f8c29442888;  1 drivers
v0x560b0bd59f80_0 .net *"_ivl_33", 0 0, L_0x560b0bd70ee0;  1 drivers
v0x560b0bd5a060_0 .net *"_ivl_35", 0 0, L_0x560b0bd70f80;  1 drivers
v0x560b0bd5a140_0 .net *"_ivl_36", 0 0, L_0x560b0bd71090;  1 drivers
v0x560b0bd5a220_0 .net *"_ivl_39", 0 0, L_0x560b0bd71100;  1 drivers
v0x560b0bd5a300_0 .net *"_ivl_43", 0 0, L_0x560b0bd71400;  1 drivers
v0x560b0bd5a3e0_0 .net *"_ivl_44", 0 0, L_0x560b0bd71020;  1 drivers
v0x560b0bd5a4c0_0 .net *"_ivl_5", 0 0, L_0x560b0bd5fc40;  1 drivers
L_0x7f8c29442180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x560b0bd5a5a0_0 .net/2u *"_ivl_56", 3 0, L_0x7f8c29442180;  1 drivers
L_0x7f8c294421c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x560b0bd5a680_0 .net/2u *"_ivl_61", 3 0, L_0x7f8c294421c8;  1 drivers
L_0x7f8c29442210 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x560b0bd5a760_0 .net/2u *"_ivl_66", 3 0, L_0x7f8c29442210;  1 drivers
v0x560b0bd5a840_0 .net *"_ivl_7", 0 0, L_0x560b0bd5fd10;  1 drivers
v0x560b0bd5a920_0 .net *"_ivl_8", 0 0, L_0x560b0bd5fe60;  1 drivers
v0x560b0bd5aa00_0 .net "clk", 0 0, v0x560b0bd5dae0_0;  1 drivers
v0x560b0bd5aaa0_0 .net "control0", 0 0, L_0x560b0bd60230;  1 drivers
v0x560b0bd5ab60_0 .var "control0_h", 0 0;
v0x560b0bd5ae30_0 .net "control0_l", 0 0, L_0x560b0bd5ff70;  1 drivers
v0x560b0bd5aef0_0 .net "control1", 0 0, L_0x560b0bd714f0;  1 drivers
v0x560b0bd5af90_0 .var "control1_h", 0 0;
v0x560b0bd5b050_0 .net "control1_l", 0 0, L_0x560b0bd711f0;  1 drivers
v0x560b0bd5b110_0 .var "op0", 1 0;
v0x560b0bd5b1f0_0 .var "op1", 1 0;
v0x560b0bd5b2d0_0 .net "opin", 1 0, L_0x560b0bd5f7c0;  alias, 1 drivers
v0x560b0bd5b3b0_0 .var "opin0", 1 0;
v0x560b0bd5b490 .array "opn", 21 1;
v0x560b0bd5b490_0 .net v0x560b0bd5b490 0, 1 0, v0x560b0bd5b1f0_0; 1 drivers
v0x560b0bd5b490_1 .net v0x560b0bd5b490 1, 1 0, v0x560b0bc5e910_0; 1 drivers
v0x560b0bd5b490_2 .net v0x560b0bd5b490 2, 1 0, v0x560b0bd3a3d0_0; 1 drivers
v0x560b0bd5b490_3 .net v0x560b0bd5b490 3, 1 0, v0x560b0bd41b90_0; 1 drivers
v0x560b0bd5b490_4 .net v0x560b0bd5b490 4, 1 0, v0x560b0bd45770_0; 1 drivers
v0x560b0bd5b490_5 .net v0x560b0bd5b490 5, 1 0, v0x560b0bd49350_0; 1 drivers
v0x560b0bd5b490_6 .net v0x560b0bd5b490 6, 1 0, v0x560b0bd4d030_0; 1 drivers
v0x560b0bd5b490_7 .net v0x560b0bd5b490 7, 1 0, v0x560b0bd50c10_0; 1 drivers
v0x560b0bd5b490_8 .net v0x560b0bd5b490 8, 1 0, v0x560b0bd547f0_0; 1 drivers
v0x560b0bd5b490_9 .net v0x560b0bd5b490 9, 1 0, v0x560b0bd583d0_0; 1 drivers
v0x560b0bd5b490_10 .net v0x560b0bd5b490 10, 1 0, v0x560b0bcc9ae0_0; 1 drivers
v0x560b0bd5b490_11 .net v0x560b0bd5b490 11, 1 0, v0x560b0bd05a90_0; 1 drivers
v0x560b0bd5b490_12 .net v0x560b0bd5b490 12, 1 0, v0x560b0bd1c310_0; 1 drivers
v0x560b0bd5b490_13 .net v0x560b0bd5b490 13, 1 0, v0x560b0bd1ff20_0; 1 drivers
v0x560b0bd5b490_14 .net v0x560b0bd5b490 14, 1 0, v0x560b0bd23ab0_0; 1 drivers
v0x560b0bd5b490_15 .net v0x560b0bd5b490 15, 1 0, v0x560b0bd27690_0; 1 drivers
v0x560b0bd5b490_16 .net v0x560b0bd5b490 16, 1 0, v0x560b0bd2b230_0; 1 drivers
v0x560b0bd5b490_17 .net v0x560b0bd5b490 17, 1 0, v0x560b0bd2ef20_0; 1 drivers
v0x560b0bd5b490_18 .net v0x560b0bd5b490 18, 1 0, v0x560b0bd32b00_0; 1 drivers
v0x560b0bd5b490_19 .net v0x560b0bd5b490 19, 1 0, v0x560b0bd366e0_0; 1 drivers
v0x560b0bd5b490_20 .net v0x560b0bd5b490 20, 1 0, v0x560b0bd3dfb0_0; 1 drivers
v0x560b0bd5bb40_0 .net "phasein", 18 0, v0x560b0bd5e270_0;  1 drivers
v0x560b0bd5bbe0_0 .var "phasein0", 18 0;
v0x560b0bd5bcc0_0 .net "phaseout", 18 0, L_0x560b0bd977c0;  alias, 1 drivers
v0x560b0bd5bda0_0 .var "x0", 17 0;
v0x560b0bd5beb0_0 .net "xfinal", 21 0, L_0x560b0bd94ec0;  1 drivers
v0x560b0bd5bf90_0 .net "xin", 17 0, v0x560b0bd5f050_0;  1 drivers
v0x560b0bd5c070_0 .var "xin0", 17 0;
v0x560b0bd5c130 .array "xn", 21 1;
v0x560b0bd5c130_0 .net v0x560b0bd5c130 0, 21 0, L_0x560b0bd720b0; 1 drivers
v0x560b0bd5c130_1 .net v0x560b0bd5c130 1, 21 0, v0x560b0bc61210_0; 1 drivers
v0x560b0bd5c130_2 .net v0x560b0bd5c130 2, 21 0, v0x560b0bd3a5a0_0; 1 drivers
v0x560b0bd5c130_3 .net v0x560b0bd5c130 3, 21 0, v0x560b0bd41d60_0; 1 drivers
v0x560b0bd5c130_4 .net v0x560b0bd5c130 4, 21 0, v0x560b0bd45940_0; 1 drivers
v0x560b0bd5c130_5 .net v0x560b0bd5c130 5, 21 0, v0x560b0bd49520_0; 1 drivers
v0x560b0bd5c130_6 .net v0x560b0bd5c130 6, 21 0, v0x560b0bd4d200_0; 1 drivers
v0x560b0bd5c130_7 .net v0x560b0bd5c130 7, 21 0, v0x560b0bd50de0_0; 1 drivers
v0x560b0bd5c130_8 .net v0x560b0bd5c130 8, 21 0, v0x560b0bd549c0_0; 1 drivers
v0x560b0bd5c130_9 .net v0x560b0bd5c130 9, 21 0, v0x560b0bd58590_0; 1 drivers
v0x560b0bd5c130_10 .net v0x560b0bd5c130 10, 21 0, v0x560b0bccea70_0; 1 drivers
v0x560b0bd5c130_11 .net v0x560b0bd5c130 11, 21 0, v0x560b0bd05c40_0; 1 drivers
v0x560b0bd5c130_12 .net v0x560b0bd5c130 12, 21 0, v0x560b0bd1c4e0_0; 1 drivers
v0x560b0bd5c130_13 .net v0x560b0bd5c130 13, 21 0, v0x560b0bd200a0_0; 1 drivers
v0x560b0bd5c130_14 .net v0x560b0bd5c130 14, 21 0, v0x560b0bd23c80_0; 1 drivers
v0x560b0bd5c130_15 .net v0x560b0bd5c130 15, 21 0, v0x560b0bd27860_0; 1 drivers
v0x560b0bd5c130_16 .net v0x560b0bd5c130 16, 21 0, v0x560b0bd2b400_0; 1 drivers
v0x560b0bd5c130_17 .net v0x560b0bd5c130 17, 21 0, v0x560b0bd2f0f0_0; 1 drivers
v0x560b0bd5c130_18 .net v0x560b0bd5c130 18, 21 0, v0x560b0bd32cd0_0; 1 drivers
v0x560b0bd5c130_19 .net v0x560b0bd5c130 19, 21 0, v0x560b0bd368b0_0; 1 drivers
v0x560b0bd5c130_20 .net v0x560b0bd5c130 20, 21 0, v0x560b0bd3e180_0; 1 drivers
v0x560b0bd5c2d0_0 .net "xout", 17 0, L_0x560b0bd96af0;  alias, 1 drivers
v0x560b0bd5c390_0 .var "xt1", 17 0;
v0x560b0bd5c470_0 .net "xw0", 17 0, L_0x560b0bd60570;  1 drivers
v0x560b0bd5c530_0 .net "xw1", 17 0, L_0x560b0bd718c0;  1 drivers
v0x560b0bd5c5d0_0 .var "y0", 17 0;
v0x560b0bd5c6c0_0 .net "yfinal", 21 0, L_0x560b0bd96710;  1 drivers
v0x560b0bd5c7a0_0 .net "yin", 17 0, v0x560b0bd5f410_0;  1 drivers
v0x560b0bd5c880_0 .var "yin0", 17 0;
v0x560b0bd5c940 .array "yn", 21 1;
v0x560b0bd5c940_0 .net v0x560b0bd5c940 0, 21 0, L_0x560b0bd721a0; 1 drivers
v0x560b0bd5c940_1 .net v0x560b0bd5c940 1, 21 0, v0x560b0bc51ac0_0; 1 drivers
v0x560b0bd5c940_2 .net v0x560b0bd5c940 2, 21 0, v0x560b0bd3a830_0; 1 drivers
v0x560b0bd5c940_3 .net v0x560b0bd5c940 3, 21 0, v0x560b0bd41ff0_0; 1 drivers
v0x560b0bd5c940_4 .net v0x560b0bd5c940 4, 21 0, v0x560b0bd45bd0_0; 1 drivers
v0x560b0bd5c940_5 .net v0x560b0bd5c940 5, 21 0, v0x560b0bd497b0_0; 1 drivers
v0x560b0bd5c940_6 .net v0x560b0bd5c940 6, 21 0, v0x560b0bd4d490_0; 1 drivers
v0x560b0bd5c940_7 .net v0x560b0bd5c940 7, 21 0, v0x560b0bd51070_0; 1 drivers
v0x560b0bd5c940_8 .net v0x560b0bd5c940 8, 21 0, v0x560b0bd54c50_0; 1 drivers
v0x560b0bd5c940_9 .net v0x560b0bd5c940 9, 21 0, v0x560b0bd58850_0; 1 drivers
v0x560b0bd5c940_10 .net v0x560b0bd5c940 10, 21 0, v0x560b0bcccc20_0; 1 drivers
v0x560b0bd5c940_11 .net v0x560b0bd5c940 11, 21 0, v0x560b0bb98340_0; 1 drivers
v0x560b0bd5c940_12 .net v0x560b0bd5c940 12, 21 0, v0x560b0bd1c7a0_0; 1 drivers
v0x560b0bd5c940_13 .net v0x560b0bd5c940 13, 21 0, v0x560b0bd20330_0; 1 drivers
v0x560b0bd5c940_14 .net v0x560b0bd5c940 14, 21 0, v0x560b0bd23f10_0; 1 drivers
v0x560b0bd5c940_15 .net v0x560b0bd5c940 15, 21 0, v0x560b0bd27af0_0; 1 drivers
v0x560b0bd5c940_16 .net v0x560b0bd5c940 16, 21 0, v0x560b0bd2b690_0; 1 drivers
v0x560b0bd5c940_17 .net v0x560b0bd5c940 17, 21 0, v0x560b0bd2f380_0; 1 drivers
v0x560b0bd5c940_18 .net v0x560b0bd5c940 18, 21 0, v0x560b0bd32f60_0; 1 drivers
v0x560b0bd5c940_19 .net v0x560b0bd5c940 19, 21 0, v0x560b0bd36b40_0; 1 drivers
v0x560b0bd5c940_20 .net v0x560b0bd5c940 20, 21 0, v0x560b0bd3e410_0; 1 drivers
v0x560b0bd5cae0_0 .net "yout", 17 0, L_0x560b0bd97170;  alias, 1 drivers
v0x560b0bd5cba0_0 .var "yt1", 17 0;
v0x560b0bd5cc80_0 .net "yw0", 17 0, L_0x560b0bd709b0;  1 drivers
v0x560b0bd5cd40_0 .net "yw1", 17 0, L_0x560b0bd71aa0;  1 drivers
v0x560b0bd5cde0_0 .var "z0", 18 0;
v0x560b0bd5ce80_0 .net "zfinal", 22 0, L_0x560b0bd96780;  1 drivers
v0x560b0bd5d330 .array "zn", 21 1;
v0x560b0bd5d330_0 .net v0x560b0bd5d330 0, 22 0, L_0x560b0bd72330; 1 drivers
v0x560b0bd5d330_1 .net v0x560b0bd5d330 1, 22 0, v0x560b0bc56790_0; 1 drivers
v0x560b0bd5d330_2 .net v0x560b0bd5d330 2, 22 0, v0x560b0bd3aac0_0; 1 drivers
v0x560b0bd5d330_3 .net v0x560b0bd5d330 3, 22 0, v0x560b0bd42280_0; 1 drivers
v0x560b0bd5d330_4 .net v0x560b0bd5d330 4, 22 0, v0x560b0bd45e60_0; 1 drivers
v0x560b0bd5d330_5 .net v0x560b0bd5d330 5, 22 0, v0x560b0bd49a40_0; 1 drivers
v0x560b0bd5d330_6 .net v0x560b0bd5d330 6, 22 0, v0x560b0bd4d720_0; 1 drivers
v0x560b0bd5d330_7 .net v0x560b0bd5d330 7, 22 0, v0x560b0bd51300_0; 1 drivers
v0x560b0bd5d330_8 .net v0x560b0bd5d330 8, 22 0, v0x560b0bd54ee0_0; 1 drivers
v0x560b0bd5d330_9 .net v0x560b0bd5d330 9, 22 0, v0x560b0bd58b10_0; 1 drivers
v0x560b0bd5d330_10 .net v0x560b0bd5d330 10, 22 0, v0x560b0bccb3b0_0; 1 drivers
v0x560b0bd5d330_11 .net v0x560b0bd5d330 11, 22 0, v0x560b0bb46db0_0; 1 drivers
v0x560b0bd5d330_12 .net v0x560b0bd5d330 12, 22 0, v0x560b0bd1ca30_0; 1 drivers
v0x560b0bd5d330_13 .net v0x560b0bd5d330 13, 22 0, v0x560b0bd205c0_0; 1 drivers
v0x560b0bd5d330_14 .net v0x560b0bd5d330 14, 22 0, v0x560b0bd241a0_0; 1 drivers
v0x560b0bd5d330_15 .net v0x560b0bd5d330 15, 22 0, v0x560b0bd27d80_0; 1 drivers
v0x560b0bd5d330_16 .net v0x560b0bd5d330 16, 22 0, v0x560b0bd2b920_0; 1 drivers
v0x560b0bd5d330_17 .net v0x560b0bd5d330 17, 22 0, v0x560b0bd2f610_0; 1 drivers
v0x560b0bd5d330_18 .net v0x560b0bd5d330 18, 22 0, v0x560b0bd331f0_0; 1 drivers
v0x560b0bd5d330_19 .net v0x560b0bd5d330 19, 22 0, v0x560b0bd36dd0_0; 1 drivers
v0x560b0bd5d330_20 .net v0x560b0bd5d330 20, 22 0, v0x560b0bd3e6a0_0; 1 drivers
v0x560b0bd5d4d0_0 .var "zt1", 18 0;
v0x560b0bd5d570_0 .net "zw0", 18 0, L_0x560b0bd70de0;  1 drivers
v0x560b0bd5d610_0 .net "zw1", 18 0, L_0x560b0bd71e30;  1 drivers
L_0x560b0bd5fa50 .part v0x560b0bd5b3b0_0, 0, 1;
L_0x560b0bd5fb20 .part v0x560b0bd5c070_0, 17, 1;
L_0x560b0bd5fc40 .part v0x560b0bd5bbe0_0, 18, 1;
L_0x560b0bd5fd10 .part v0x560b0bd5bbe0_0, 17, 1;
L_0x560b0bd5ff70 .functor MUXZ 1, L_0x560b0bd5fe60, L_0x560b0bd5fb20, L_0x560b0bd5fa50, C4<>;
L_0x560b0bd60100 .part v0x560b0bd5b3b0_0, 1, 1;
L_0x560b0bd60230 .functor MUXZ 1, L_0x560b0bd5ff70, v0x560b0bd5ab60_0, L_0x560b0bd60100, C4<>;
L_0x560b0bd70b90 .part v0x560b0bd5bbe0_0, 18, 1;
L_0x560b0bd70d40 .part v0x560b0bd5bbe0_0, 0, 18;
L_0x560b0bd70de0 .concat [ 18 1 0 0], L_0x560b0bd70d40, L_0x560b0bd70c80;
L_0x560b0bd70ee0 .part v0x560b0bd5b110_0, 0, 1;
L_0x560b0bd70f80 .part v0x560b0bd5c5d0_0, 17, 1;
L_0x560b0bd71100 .part v0x560b0bd5cde0_0, 18, 1;
L_0x560b0bd711f0 .functor MUXZ 1, L_0x560b0bd71100, L_0x560b0bd71090, L_0x560b0bd70ee0, C4<>;
L_0x560b0bd71400 .part v0x560b0bd5b110_0, 1, 1;
L_0x560b0bd714f0 .functor MUXZ 1, L_0x560b0bd711f0, L_0x560b0bd71020, L_0x560b0bd71400, C4<>;
L_0x560b0bd720b0 .concat [ 4 18 0 0], L_0x7f8c29442180, v0x560b0bd5c390_0;
L_0x560b0bd721a0 .concat [ 4 18 0 0], L_0x7f8c294421c8, v0x560b0bd5cba0_0;
L_0x560b0bd72330 .concat [ 4 19 0 0], L_0x7f8c29442210, v0x560b0bd5d4d0_0;
L_0x560b0bd967f0 .part L_0x560b0bd94ec0, 4, 18;
L_0x560b0bd72290 .part L_0x560b0bd94ec0, 3, 1;
L_0x560b0bd96940 .concat [ 1 17 0 0], L_0x560b0bd72290, L_0x7f8c294427f8;
L_0x560b0bd96af0 .arith/sum 18, L_0x560b0bd967f0, L_0x560b0bd96940;
L_0x560b0bd96cf0 .part L_0x560b0bd96710, 4, 18;
L_0x560b0bd96eb0 .part L_0x560b0bd96710, 3, 1;
L_0x560b0bd96f50 .concat [ 1 17 0 0], L_0x560b0bd96eb0, L_0x7f8c29442840;
L_0x560b0bd97170 .arith/sum 18, L_0x560b0bd96cf0, L_0x560b0bd96f50;
L_0x560b0bd97300 .part L_0x560b0bd96780, 4, 19;
L_0x560b0bd974e0 .part L_0x560b0bd96780, 3, 1;
L_0x560b0bd97580 .concat [ 1 18 0 0], L_0x560b0bd974e0, L_0x7f8c29442888;
L_0x560b0bd977c0 .arith/sum 19, L_0x560b0bd97300, L_0x560b0bd97580;
S_0x560b0bc59430 .scope module, "ax0" "addsubg" 3 41, 4 3 0, S_0x560b0bc2d7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 18 "a";
    .port_info 1 /INPUT 18 "b";
    .port_info 2 /OUTPUT 18 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bc41560 .param/l "size" 0 4 4, +C4<00000000000000000000000000010010>;
v0x560b0bcdaa80_0 .net *"_ivl_0", 17 0, L_0x560b0bd60370;  1 drivers
v0x560b0bcd0830_0 .net *"_ivl_2", 17 0, L_0x560b0bd60480;  1 drivers
L_0x7f8c294420a8 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560b0bcc6620_0 .net "a", 17 0, L_0x7f8c294420a8;  1 drivers
v0x560b0bcbc450_0 .net "b", 17 0, v0x560b0bd5c070_0;  1 drivers
v0x560b0bcb2660_0 .net "control", 0 0, L_0x560b0bd60410;  1 drivers
v0x560b0bca8510_0 .net "sum", 17 0, L_0x560b0bd60570;  alias, 1 drivers
L_0x560b0bd60370 .arith/sum 18, L_0x7f8c294420a8, v0x560b0bd5c070_0;
L_0x560b0bd60480 .arith/sub 18, L_0x7f8c294420a8, v0x560b0bd5c070_0;
L_0x560b0bd60570 .functor MUXZ 18, L_0x560b0bd60480, L_0x560b0bd60370, L_0x560b0bd60410, C4<>;
S_0x560b0bc4f520 .scope module, "ax1" "addsubg" 3 59, 4 3 0, S_0x560b0bc2d7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 18 "a";
    .port_info 1 /INPUT 18 "b";
    .port_info 2 /OUTPUT 18 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bcb9250 .param/l "size" 0 4 4, +C4<00000000000000000000000000010010>;
v0x560b0bc9e400_0 .net *"_ivl_0", 17 0, L_0x560b0bd71710;  1 drivers
v0x560b0bcaf240_0 .net *"_ivl_2", 17 0, L_0x560b0bd71820;  1 drivers
v0x560b0bcaf320_0 .net "a", 17 0, v0x560b0bd5bda0_0;  1 drivers
v0x560b0bca5110_0 .net "b", 17 0, v0x560b0bd5c5d0_0;  1 drivers
v0x560b0bca51f0_0 .net "control", 0 0, L_0x560b0bd714f0;  alias, 1 drivers
v0x560b0bc9b090_0 .net "sum", 17 0, L_0x560b0bd718c0;  alias, 1 drivers
L_0x560b0bd71710 .arith/sum 18, v0x560b0bd5bda0_0, v0x560b0bd5c5d0_0;
L_0x560b0bd71820 .arith/sub 18, v0x560b0bd5bda0_0, v0x560b0bd5c5d0_0;
L_0x560b0bd718c0 .functor MUXZ 18, L_0x560b0bd71820, L_0x560b0bd71710, L_0x560b0bd714f0, C4<>;
S_0x560b0bc36050 .scope module, "ay0" "addsubg" 3 42, 4 3 0, S_0x560b0bc2d7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 18 "a";
    .port_info 1 /INPUT 18 "b";
    .port_info 2 /OUTPUT 18 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bc45700 .param/l "size" 0 4 4, +C4<00000000000000000000000000010010>;
v0x560b0bd04560_0 .net *"_ivl_0", 17 0, L_0x560b0bd70760;  1 drivers
v0x560b0bd04620_0 .net *"_ivl_2", 17 0, L_0x560b0bd708c0;  1 drivers
L_0x7f8c294420f0 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560b0bcfa210_0 .net "a", 17 0, L_0x7f8c294420f0;  1 drivers
v0x560b0bcfa300_0 .net "b", 17 0, v0x560b0bd5c880_0;  1 drivers
v0x560b0bceff40_0 .net "control", 0 0, L_0x560b0bd70800;  1 drivers
v0x560b0bce5c30_0 .net "sum", 17 0, L_0x560b0bd709b0;  alias, 1 drivers
L_0x560b0bd70760 .arith/sum 18, L_0x7f8c294420f0, v0x560b0bd5c880_0;
L_0x560b0bd708c0 .arith/sub 18, L_0x7f8c294420f0, v0x560b0bd5c880_0;
L_0x560b0bd709b0 .functor MUXZ 18, L_0x560b0bd708c0, L_0x560b0bd70760, L_0x560b0bd70800, C4<>;
S_0x560b0bcdb9a0 .scope module, "ay1" "addsubg" 3 60, 4 3 0, S_0x560b0bc2d7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 18 "a";
    .port_info 1 /INPUT 18 "b";
    .port_info 2 /OUTPUT 18 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bcd1750 .param/l "size" 0 4 4, +C4<00000000000000000000000000010010>;
v0x560b0bcd1820_0 .net *"_ivl_0", 17 0, L_0x560b0bd71960;  1 drivers
v0x560b0bcc7540_0 .net *"_ivl_2", 17 0, L_0x560b0bd71a00;  1 drivers
v0x560b0bcc7640_0 .net "a", 17 0, v0x560b0bd5c5d0_0;  alias, 1 drivers
v0x560b0bcbd3a0_0 .net "b", 17 0, v0x560b0bd5bda0_0;  alias, 1 drivers
v0x560b0bcbd470_0 .net "control", 0 0, L_0x560b0bd717b0;  1 drivers
v0x560b0bcb35f0_0 .net "sum", 17 0, L_0x560b0bd71aa0;  alias, 1 drivers
L_0x560b0bd71960 .arith/sum 18, v0x560b0bd5c5d0_0, v0x560b0bd5bda0_0;
L_0x560b0bd71a00 .arith/sub 18, v0x560b0bd5c5d0_0, v0x560b0bd5bda0_0;
L_0x560b0bd71aa0 .functor MUXZ 18, L_0x560b0bd71a00, L_0x560b0bd71960, L_0x560b0bd717b0, C4<>;
S_0x560b0bc9f320 .scope module, "az1" "addsubg" 3 61, 4 3 0, S_0x560b0bc2d7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 19 "a";
    .port_info 1 /INPUT 19 "b";
    .port_info 2 /OUTPUT 19 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bca9510 .param/l "size" 0 4 4, +C4<000000000000000000000000000010011>;
v0x560b0bc95250_0 .net *"_ivl_0", 18 0, L_0x560b0bd71c80;  1 drivers
v0x560b0bc95330_0 .net *"_ivl_2", 18 0, L_0x560b0bd71d90;  1 drivers
v0x560b0bc8b1e0_0 .net "a", 18 0, v0x560b0bd5cde0_0;  1 drivers
L_0x7f8c29442138 .functor BUFT 1, C4<0010000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560b0bc8b2a0_0 .net "b", 18 0, L_0x7f8c29442138;  1 drivers
v0x560b0bc81190_0 .net "control", 0 0, L_0x560b0bd714f0;  alias, 1 drivers
v0x560b0bc77160_0 .net "sum", 18 0, L_0x560b0bd71e30;  alias, 1 drivers
L_0x560b0bd71c80 .arith/sum 19, v0x560b0bd5cde0_0, L_0x7f8c29442138;
L_0x560b0bd71d90 .arith/sub 19, v0x560b0bd5cde0_0, L_0x7f8c29442138;
L_0x560b0bd71e30 .functor MUXZ 19, L_0x560b0bd71d90, L_0x560b0bd71c80, L_0x560b0bd714f0, C4<>;
S_0x560b0bc6d190 .scope module, "cs1" "cstageg" 3 77, 5 3 0, S_0x560b0bc2d7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x560b0bd12fb0 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x560b0bd12ff0 .param/l "shift" 0 5 4, +C4<00000000000000000000000000000001>;
P_0x560b0bd13030 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x560b0bd13070 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x560b0bd72560 .functor NOT 1, L_0x560b0bd724c0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd72970 .functor NOT 1, v0x560b0bc5b9d0_0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd737b0 .functor NOT 1, L_0x560b0bd729e0, C4<0>, C4<0>, C4<0>;
v0x560b0bc72680_0 .net *"_ivl_1", 0 0, L_0x560b0bd72420;  1 drivers
v0x560b0bc72780_0 .net *"_ivl_11", 0 0, L_0x560b0bd72840;  1 drivers
v0x560b0bc75000_0 .net *"_ivl_12", 0 0, L_0x560b0bd72970;  1 drivers
v0x560b0bc750c0_0 .net *"_ivl_17", 0 0, L_0x560b0bd72f30;  1 drivers
v0x560b0bc71000_0 .net *"_ivl_18", 0 0, L_0x560b0bd72fd0;  1 drivers
v0x560b0bc65870_0 .net *"_ivl_21", 20 0, L_0x560b0bd73110;  1 drivers
v0x560b0bc65950_0 .net *"_ivl_25", 0 0, L_0x560b0bd73620;  1 drivers
v0x560b0bc6a4b0_0 .net *"_ivl_26", 0 0, L_0x560b0bd736c0;  1 drivers
v0x560b0bc6a590_0 .net *"_ivl_29", 20 0, L_0x560b0bd73820;  1 drivers
v0x560b0bc686d0_0 .net *"_ivl_3", 0 0, L_0x560b0bd724c0;  1 drivers
v0x560b0bc687b0_0 .net *"_ivl_4", 0 0, L_0x560b0bd72560;  1 drivers
v0x560b0bc6b030_0 .net *"_ivl_7", 0 0, L_0x560b0bd725d0;  1 drivers
L_0x7f8c29442258 .functor BUFT 1, C4<00010010111001000000011>, C4<0>, C4<0>, C4<0>;
v0x560b0bc6b110_0 .net "ain", 22 0, L_0x7f8c29442258;  1 drivers
v0x560b0bc67140_0 .net "clk", 0 0, v0x560b0bd5dae0_0;  alias, 1 drivers
v0x560b0bc671e0_0 .net "control", 0 0, L_0x560b0bd729e0;  1 drivers
v0x560b0bc5b9d0_0 .var "control_h", 0 0;
v0x560b0bc5ba90_0 .net "control_l", 0 0, L_0x560b0bd72700;  1 drivers
v0x560b0bc5e830_0 .net "opin", 1 0, v0x560b0bd5b1f0_0;  alias, 1 drivers
v0x560b0bc5e910_0 .var "opout", 1 0;
v0x560b0bc61170_0 .net "xin", 21 0, L_0x560b0bd720b0;  alias, 1 drivers
v0x560b0bc61210_0 .var "xout", 21 0;
v0x560b0bc5d2a0_0 .net "xv", 21 0, L_0x560b0bd72d60;  1 drivers
v0x560b0bc5d360_0 .net "yin", 21 0, L_0x560b0bd721a0;  alias, 1 drivers
v0x560b0bc51ac0_0 .var "yout", 21 0;
v0x560b0bc51b80_0 .net "yv", 21 0, L_0x560b0bd73490;  1 drivers
v0x560b0bc566c0_0 .net "zin", 22 0, L_0x560b0bd72330;  alias, 1 drivers
v0x560b0bc56790_0 .var "zout", 22 0;
v0x560b0bc54920_0 .net "zv", 22 0, L_0x560b0bd73c60;  1 drivers
E_0x560b0bbca780 .event posedge, v0x560b0bc67140_0;
L_0x560b0bd72420 .part v0x560b0bd5b1f0_0, 0, 1;
L_0x560b0bd724c0 .part L_0x560b0bd721a0, 21, 1;
L_0x560b0bd725d0 .part L_0x560b0bd72330, 22, 1;
L_0x560b0bd72700 .functor MUXZ 1, L_0x560b0bd725d0, L_0x560b0bd72560, L_0x560b0bd72420, C4<>;
L_0x560b0bd72840 .part v0x560b0bd5b1f0_0, 1, 1;
L_0x560b0bd729e0 .functor MUXZ 1, L_0x560b0bd72700, L_0x560b0bd72970, L_0x560b0bd72840, C4<>;
L_0x560b0bd72f30 .part L_0x560b0bd721a0, 21, 1;
L_0x560b0bd72fd0 .concat [ 1 0 0 0], L_0x560b0bd72f30;
L_0x560b0bd73110 .part L_0x560b0bd721a0, 1, 21;
L_0x560b0bd731b0 .concat [ 21 1 0 0], L_0x560b0bd73110, L_0x560b0bd72fd0;
L_0x560b0bd73620 .part L_0x560b0bd720b0, 21, 1;
L_0x560b0bd736c0 .concat [ 1 0 0 0], L_0x560b0bd73620;
L_0x560b0bd73820 .part L_0x560b0bd720b0, 1, 21;
L_0x560b0bd738c0 .concat [ 21 1 0 0], L_0x560b0bd73820, L_0x560b0bd736c0;
S_0x560b0bc8d760 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x560b0bc6d190;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bc92570 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bc92670_0 .net *"_ivl_0", 21 0, L_0x560b0bd72b20;  1 drivers
v0x560b0bc90750_0 .net *"_ivl_2", 21 0, L_0x560b0bd72cc0;  1 drivers
v0x560b0bc930f0_0 .net "a", 21 0, L_0x560b0bd720b0;  alias, 1 drivers
v0x560b0bc931e0_0 .net "b", 21 0, L_0x560b0bd731b0;  1 drivers
v0x560b0bc8f030_0 .net "control", 0 0, L_0x560b0bd729e0;  alias, 1 drivers
v0x560b0bc83710_0 .net "sum", 21 0, L_0x560b0bd72d60;  alias, 1 drivers
L_0x560b0bd72b20 .arith/sum 22, L_0x560b0bd720b0, L_0x560b0bd731b0;
L_0x560b0bd72cc0 .arith/sub 22, L_0x560b0bd720b0, L_0x560b0bd731b0;
L_0x560b0bd72d60 .functor MUXZ 22, L_0x560b0bd72cc0, L_0x560b0bd72b20, L_0x560b0bd729e0, C4<>;
S_0x560b0bc884e0 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x560b0bc6d190;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bc866a0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bc86770_0 .net *"_ivl_0", 21 0, L_0x560b0bd73350;  1 drivers
v0x560b0bc89060_0 .net *"_ivl_2", 21 0, L_0x560b0bd733f0;  1 drivers
v0x560b0bc89140_0 .net "a", 21 0, L_0x560b0bd721a0;  alias, 1 drivers
v0x560b0bc84fe0_0 .net "b", 21 0, L_0x560b0bd738c0;  1 drivers
v0x560b0bc850c0_0 .net "control", 0 0, L_0x560b0bd737b0;  1 drivers
v0x560b0bc79750_0 .net "sum", 21 0, L_0x560b0bd73490;  alias, 1 drivers
L_0x560b0bd73350 .arith/sum 22, L_0x560b0bd721a0, L_0x560b0bd738c0;
L_0x560b0bd733f0 .arith/sub 22, L_0x560b0bd721a0, L_0x560b0bd738c0;
L_0x560b0bd73490 .functor MUXZ 22, L_0x560b0bd733f0, L_0x560b0bd73350, L_0x560b0bd737b0, C4<>;
S_0x560b0bc7e490 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x560b0bc6d190;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bc7c6c0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x560b0bc7f080_0 .net *"_ivl_0", 22 0, L_0x560b0bd73ad0;  1 drivers
v0x560b0bc7afd0_0 .net *"_ivl_2", 22 0, L_0x560b0bd73bc0;  1 drivers
v0x560b0bc7b0b0_0 .net "a", 22 0, L_0x560b0bd72330;  alias, 1 drivers
v0x560b0bc6f730_0 .net "b", 22 0, L_0x7f8c29442258;  alias, 1 drivers
v0x560b0bc6f7f0_0 .net "control", 0 0, L_0x560b0bd729e0;  alias, 1 drivers
v0x560b0bc74480_0 .net "sum", 22 0, L_0x560b0bd73c60;  alias, 1 drivers
L_0x560b0bd73ad0 .arith/sum 23, L_0x560b0bd72330, L_0x7f8c29442258;
L_0x560b0bd73bc0 .arith/sub 23, L_0x560b0bd72330, L_0x7f8c29442258;
L_0x560b0bd73c60 .functor MUXZ 23, L_0x560b0bd73bc0, L_0x560b0bd73ad0, L_0x560b0bd729e0, C4<>;
S_0x560b0bc57240 .scope module, "cs10" "cstageg" 3 86, 5 3 0, S_0x560b0bc2d7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x560b0bc533e0 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x560b0bc53420 .param/l "shift" 0 5 4, +C4<00000000000000000000000000001010>;
P_0x560b0bc53460 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x560b0bc534a0 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x560b0bd80650 .functor NOT 1, L_0x560b0bd81cf0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd82050 .functor NOT 1, v0x560b0bcd6e20_0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd83200 .functor NOT 1, L_0x560b0bd820c0, C4<0>, C4<0>, C4<0>;
v0x560b0bce9b00_0 .net *"_ivl_1", 0 0, L_0x560b0bd81c50;  1 drivers
v0x560b0bcddf40_0 .net *"_ivl_11", 0 0, L_0x560b0bd81f20;  1 drivers
v0x560b0bcde020_0 .net *"_ivl_12", 0 0, L_0x560b0bd82050;  1 drivers
v0x560b0bce2f50_0 .net *"_ivl_17", 0 0, L_0x560b0bd82610;  1 drivers
v0x560b0bce3030_0 .net *"_ivl_18", 9 0, L_0x560b0bd826b0;  1 drivers
v0x560b0bce1060_0 .net *"_ivl_21", 11 0, L_0x560b0bd82990;  1 drivers
v0x560b0bce3ad0_0 .net *"_ivl_25", 0 0, L_0x560b0bd82f60;  1 drivers
v0x560b0bce3bb0_0 .net *"_ivl_26", 9 0, L_0x560b0bd83000;  1 drivers
v0x560b0bcdf810_0 .net *"_ivl_29", 11 0, L_0x560b0bd83270;  1 drivers
v0x560b0bcdf8d0_0 .net *"_ivl_3", 0 0, L_0x560b0bd81cf0;  1 drivers
v0x560b0bcd3cf0_0 .net *"_ivl_4", 0 0, L_0x560b0bd80650;  1 drivers
v0x560b0bcd3dd0_0 .net *"_ivl_7", 0 0, L_0x560b0bd81d90;  1 drivers
L_0x7f8c294424e0 .functor BUFT 1, C4<00000000000010100011000>, C4<0>, C4<0>, C4<0>;
v0x560b0bcd8cc0_0 .net "ain", 22 0, L_0x7f8c294424e0;  1 drivers
v0x560b0bcd8d80_0 .net "clk", 0 0, v0x560b0bd5dae0_0;  alias, 1 drivers
v0x560b0bcd6d80_0 .net "control", 0 0, L_0x560b0bd820c0;  1 drivers
v0x560b0bcd6e20_0 .var "control_h", 0 0;
v0x560b0bcd9840_0 .net "control_l", 0 0, L_0x560b0bd81e30;  1 drivers
v0x560b0bcd98e0_0 .net "opin", 1 0, v0x560b0bd583d0_0;  alias, 1 drivers
v0x560b0bcc9ae0_0 .var "opout", 1 0;
v0x560b0bcc9ba0_0 .net "xin", 21 0, v0x560b0bd58590_0;  alias, 1 drivers
v0x560b0bccea70_0 .var "xout", 21 0;
v0x560b0bcceb10_0 .net "xv", 21 0, L_0x560b0bd82440;  1 drivers
v0x560b0bcccb50_0 .net "yin", 21 0, v0x560b0bd58850_0;  alias, 1 drivers
v0x560b0bcccc20_0 .var "yout", 21 0;
v0x560b0bccf5f0_0 .net "yv", 21 0, L_0x560b0bd82dd0;  1 drivers
v0x560b0bccf6e0_0 .net "zin", 22 0, v0x560b0bd58b10_0;  alias, 1 drivers
v0x560b0bccb3b0_0 .var "zout", 22 0;
v0x560b0bccb470_0 .net "zv", 22 0, L_0x560b0bd83660;  1 drivers
L_0x560b0bd81c50 .part v0x560b0bd583d0_0, 0, 1;
L_0x560b0bd81cf0 .part v0x560b0bd58850_0, 21, 1;
L_0x560b0bd81d90 .part v0x560b0bd58b10_0, 22, 1;
L_0x560b0bd81e30 .functor MUXZ 1, L_0x560b0bd81d90, L_0x560b0bd80650, L_0x560b0bd81c50, C4<>;
L_0x560b0bd81f20 .part v0x560b0bd583d0_0, 1, 1;
L_0x560b0bd820c0 .functor MUXZ 1, L_0x560b0bd81e30, L_0x560b0bd82050, L_0x560b0bd81f20, C4<>;
L_0x560b0bd82610 .part v0x560b0bd58850_0, 21, 1;
LS_0x560b0bd826b0_0_0 .concat [ 1 1 1 1], L_0x560b0bd82610, L_0x560b0bd82610, L_0x560b0bd82610, L_0x560b0bd82610;
LS_0x560b0bd826b0_0_4 .concat [ 1 1 1 1], L_0x560b0bd82610, L_0x560b0bd82610, L_0x560b0bd82610, L_0x560b0bd82610;
LS_0x560b0bd826b0_0_8 .concat [ 1 1 0 0], L_0x560b0bd82610, L_0x560b0bd82610;
L_0x560b0bd826b0 .concat [ 4 4 2 0], LS_0x560b0bd826b0_0_0, LS_0x560b0bd826b0_0_4, LS_0x560b0bd826b0_0_8;
L_0x560b0bd82990 .part v0x560b0bd58850_0, 10, 12;
L_0x560b0bd82a30 .concat [ 12 10 0 0], L_0x560b0bd82990, L_0x560b0bd826b0;
L_0x560b0bd82f60 .part v0x560b0bd58590_0, 21, 1;
LS_0x560b0bd83000_0_0 .concat [ 1 1 1 1], L_0x560b0bd82f60, L_0x560b0bd82f60, L_0x560b0bd82f60, L_0x560b0bd82f60;
LS_0x560b0bd83000_0_4 .concat [ 1 1 1 1], L_0x560b0bd82f60, L_0x560b0bd82f60, L_0x560b0bd82f60, L_0x560b0bd82f60;
LS_0x560b0bd83000_0_8 .concat [ 1 1 0 0], L_0x560b0bd82f60, L_0x560b0bd82f60;
L_0x560b0bd83000 .concat [ 4 4 2 0], LS_0x560b0bd83000_0_0, LS_0x560b0bd83000_0_4, LS_0x560b0bd83000_0_8;
L_0x560b0bd83270 .part v0x560b0bd58590_0, 10, 12;
L_0x560b0bd83310 .concat [ 12 10 0 0], L_0x560b0bd83270, L_0x560b0bd83000;
S_0x560b0bcff8c0 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x560b0bc57240;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd02400 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bcfe080_0 .net *"_ivl_0", 21 0, L_0x560b0bd82200;  1 drivers
v0x560b0bcfe180_0 .net *"_ivl_2", 21 0, L_0x560b0bd823a0;  1 drivers
v0x560b0bc47bf0_0 .net "a", 21 0, v0x560b0bd58590_0;  alias, 1 drivers
v0x560b0bc47cc0_0 .net "b", 21 0, L_0x560b0bd82a30;  1 drivers
v0x560b0bc4c860_0 .net "control", 0 0, L_0x560b0bd820c0;  alias, 1 drivers
v0x560b0bc4aac0_0 .net "sum", 21 0, L_0x560b0bd82440;  alias, 1 drivers
L_0x560b0bd82200 .arith/sum 22, v0x560b0bd58590_0, L_0x560b0bd82a30;
L_0x560b0bd823a0 .arith/sub 22, v0x560b0bd58590_0, L_0x560b0bd82a30;
L_0x560b0bd82440 .functor MUXZ 22, L_0x560b0bd823a0, L_0x560b0bd82200, L_0x560b0bd820c0, C4<>;
S_0x560b0bc4d3c0 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x560b0bc57240;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bc494c0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bcf24a0_0 .net *"_ivl_0", 21 0, L_0x560b0bd82b80;  1 drivers
v0x560b0bcf2580_0 .net *"_ivl_2", 21 0, L_0x560b0bd82c20;  1 drivers
v0x560b0bcf7530_0 .net "a", 21 0, v0x560b0bd58850_0;  alias, 1 drivers
v0x560b0bcf7600_0 .net "b", 21 0, L_0x560b0bd83310;  1 drivers
v0x560b0bcf5590_0 .net "control", 0 0, L_0x560b0bd83200;  1 drivers
v0x560b0bcf80b0_0 .net "sum", 21 0, L_0x560b0bd82dd0;  alias, 1 drivers
L_0x560b0bd82b80 .arith/sum 22, v0x560b0bd58850_0, L_0x560b0bd83310;
L_0x560b0bd82c20 .arith/sub 22, v0x560b0bd58850_0, L_0x560b0bd83310;
L_0x560b0bd82dd0 .functor MUXZ 22, L_0x560b0bd82c20, L_0x560b0bd82b80, L_0x560b0bd83200, C4<>;
S_0x560b0bcf3d70 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x560b0bc57240;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bce81d0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x560b0bced220_0 .net *"_ivl_0", 22 0, L_0x560b0bd834d0;  1 drivers
v0x560b0bced300_0 .net *"_ivl_2", 22 0, L_0x560b0bd835c0;  1 drivers
v0x560b0bceb2a0_0 .net "a", 22 0, v0x560b0bd58b10_0;  alias, 1 drivers
v0x560b0bceb390_0 .net "b", 22 0, L_0x7f8c294424e0;  alias, 1 drivers
v0x560b0bcedda0_0 .net "control", 0 0, L_0x560b0bd820c0;  alias, 1 drivers
v0x560b0bcede90_0 .net "sum", 22 0, L_0x560b0bd83660;  alias, 1 drivers
L_0x560b0bd834d0 .arith/sum 23, v0x560b0bd58b10_0, L_0x7f8c294424e0;
L_0x560b0bd835c0 .arith/sub 23, v0x560b0bd58b10_0, L_0x7f8c294424e0;
L_0x560b0bd83660 .functor MUXZ 23, L_0x560b0bd835c0, L_0x560b0bd834d0, L_0x560b0bd820c0, C4<>;
S_0x560b0bcc4860 .scope module, "cs11" "cstageg" 3 87, 5 3 0, S_0x560b0bc2d7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x560b0bcc2960 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x560b0bcc29a0 .param/l "shift" 0 5 4, +C4<00000000000000000000000000001011>;
P_0x560b0bcc29e0 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x560b0bcc2a20 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x560b0bd822a0 .functor NOT 1, L_0x560b0bd83890, C4<0>, C4<0>, C4<0>;
L_0x560b0bd83c80 .functor NOT 1, v0x560b0bd09040_0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd84ea0 .functor NOT 1, L_0x560b0bd83cf0, C4<0>, C4<0>, C4<0>;
v0x560b0bc9a7c0_0 .net *"_ivl_1", 0 0, L_0x560b0bd837f0;  1 drivers
v0x560b0bc9a8c0_0 .net *"_ivl_11", 0 0, L_0x560b0bd83b50;  1 drivers
v0x560b0bc9d1c0_0 .net *"_ivl_12", 0 0, L_0x560b0bd83c80;  1 drivers
v0x560b0bc9d280_0 .net *"_ivl_17", 0 0, L_0x560b0bd84240;  1 drivers
v0x560b0bc990c0_0 .net *"_ivl_18", 10 0, L_0x560b0bd842e0;  1 drivers
v0x560b0bc3dcc0_0 .net *"_ivl_21", 10 0, L_0x560b0bd845c0;  1 drivers
v0x560b0bc3dda0_0 .net *"_ivl_25", 0 0, L_0x560b0bd84c00;  1 drivers
v0x560b0bc42940_0 .net *"_ivl_26", 10 0, L_0x560b0bd84ca0;  1 drivers
v0x560b0bc42a20_0 .net *"_ivl_29", 10 0, L_0x560b0bd84f10;  1 drivers
v0x560b0bc40be0_0 .net *"_ivl_3", 0 0, L_0x560b0bd83890;  1 drivers
v0x560b0bc40ca0_0 .net *"_ivl_4", 0 0, L_0x560b0bd822a0;  1 drivers
v0x560b0bc434c0_0 .net *"_ivl_7", 0 0, L_0x560b0bd83930;  1 drivers
L_0x7f8c29442528 .functor BUFT 1, C4<00000000000001010001100>, C4<0>, C4<0>, C4<0>;
v0x560b0bc435a0_0 .net "ain", 22 0, L_0x7f8c29442528;  1 drivers
v0x560b0bd0a4f0_0 .net "clk", 0 0, v0x560b0bd5dae0_0;  alias, 1 drivers
v0x560b0bd0a590_0 .net "control", 0 0, L_0x560b0bd83cf0;  1 drivers
v0x560b0bd09040_0 .var "control_h", 0 0;
v0x560b0bd090e0_0 .net "control_l", 0 0, L_0x560b0bd83a60;  1 drivers
v0x560b0bd07cc0_0 .net "opin", 1 0, v0x560b0bcc9ae0_0;  alias, 1 drivers
v0x560b0bd05a90_0 .var "opout", 1 0;
v0x560b0bd05b30_0 .net "xin", 21 0, v0x560b0bccea70_0;  alias, 1 drivers
v0x560b0bd05c40_0 .var "xout", 21 0;
v0x560b0bb98190_0 .net "xv", 21 0, L_0x560b0bd84070;  1 drivers
v0x560b0bb98250_0 .net "yin", 21 0, v0x560b0bcccc20_0;  alias, 1 drivers
v0x560b0bb98340_0 .var "yout", 21 0;
v0x560b0bb98420_0 .net "yv", 21 0, L_0x560b0bd84a70;  1 drivers
v0x560b0bb984e0_0 .net "zin", 22 0, v0x560b0bccb3b0_0;  alias, 1 drivers
v0x560b0bb46db0_0 .var "zout", 22 0;
v0x560b0bb46e90_0 .net "zv", 22 0, L_0x560b0bd85370;  1 drivers
L_0x560b0bd837f0 .part v0x560b0bcc9ae0_0, 0, 1;
L_0x560b0bd83890 .part v0x560b0bcccc20_0, 21, 1;
L_0x560b0bd83930 .part v0x560b0bccb3b0_0, 22, 1;
L_0x560b0bd83a60 .functor MUXZ 1, L_0x560b0bd83930, L_0x560b0bd822a0, L_0x560b0bd837f0, C4<>;
L_0x560b0bd83b50 .part v0x560b0bcc9ae0_0, 1, 1;
L_0x560b0bd83cf0 .functor MUXZ 1, L_0x560b0bd83a60, L_0x560b0bd83c80, L_0x560b0bd83b50, C4<>;
L_0x560b0bd84240 .part v0x560b0bcccc20_0, 21, 1;
LS_0x560b0bd842e0_0_0 .concat [ 1 1 1 1], L_0x560b0bd84240, L_0x560b0bd84240, L_0x560b0bd84240, L_0x560b0bd84240;
LS_0x560b0bd842e0_0_4 .concat [ 1 1 1 1], L_0x560b0bd84240, L_0x560b0bd84240, L_0x560b0bd84240, L_0x560b0bd84240;
LS_0x560b0bd842e0_0_8 .concat [ 1 1 1 0], L_0x560b0bd84240, L_0x560b0bd84240, L_0x560b0bd84240;
L_0x560b0bd842e0 .concat [ 4 4 3 0], LS_0x560b0bd842e0_0_0, LS_0x560b0bd842e0_0_4, LS_0x560b0bd842e0_0_8;
L_0x560b0bd845c0 .part v0x560b0bcccc20_0, 11, 11;
L_0x560b0bd84660 .concat [ 11 11 0 0], L_0x560b0bd845c0, L_0x560b0bd842e0;
L_0x560b0bd84c00 .part v0x560b0bccea70_0, 21, 1;
LS_0x560b0bd84ca0_0_0 .concat [ 1 1 1 1], L_0x560b0bd84c00, L_0x560b0bd84c00, L_0x560b0bd84c00, L_0x560b0bd84c00;
LS_0x560b0bd84ca0_0_4 .concat [ 1 1 1 1], L_0x560b0bd84c00, L_0x560b0bd84c00, L_0x560b0bd84c00, L_0x560b0bd84c00;
LS_0x560b0bd84ca0_0_8 .concat [ 1 1 1 0], L_0x560b0bd84c00, L_0x560b0bd84c00, L_0x560b0bd84c00;
L_0x560b0bd84ca0 .concat [ 4 4 3 0], LS_0x560b0bd84ca0_0_0, LS_0x560b0bd84ca0_0_4, LS_0x560b0bd84ca0_0_8;
L_0x560b0bd84f10 .part v0x560b0bccea70_0, 11, 11;
L_0x560b0bd84fb0 .concat [ 11 11 0 0], L_0x560b0bd84f10, L_0x560b0bd84ca0;
S_0x560b0bcb5b20 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x560b0bcc4860;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bcc12e0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bcba730_0 .net *"_ivl_0", 21 0, L_0x560b0bd83e30;  1 drivers
v0x560b0bcb8980_0 .net *"_ivl_2", 21 0, L_0x560b0bd83fd0;  1 drivers
v0x560b0bcb8a60_0 .net "a", 21 0, v0x560b0bccea70_0;  alias, 1 drivers
v0x560b0bcbb270_0 .net "b", 21 0, L_0x560b0bd84660;  1 drivers
v0x560b0bcbb310_0 .net "control", 0 0, L_0x560b0bd83cf0;  alias, 1 drivers
v0x560b0bcb7460_0 .net "sum", 21 0, L_0x560b0bd84070;  alias, 1 drivers
L_0x560b0bd83e30 .arith/sum 22, v0x560b0bccea70_0, L_0x560b0bd84660;
L_0x560b0bd83fd0 .arith/sub 22, v0x560b0bccea70_0, L_0x560b0bd84660;
L_0x560b0bd84070 .functor MUXZ 22, L_0x560b0bd83fd0, L_0x560b0bd83e30, L_0x560b0bd83cf0, C4<>;
S_0x560b0bcb08a0 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x560b0bcc4860;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bcaba80 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bcaea50_0 .net *"_ivl_0", 21 0, L_0x560b0bd847b0;  1 drivers
v0x560b0bcb1420_0 .net *"_ivl_2", 21 0, L_0x560b0bd848c0;  1 drivers
v0x560b0bcb1500_0 .net "a", 21 0, v0x560b0bcccc20_0;  alias, 1 drivers
v0x560b0bcad2a0_0 .net "b", 21 0, L_0x560b0bd84fb0;  1 drivers
v0x560b0bcad360_0 .net "control", 0 0, L_0x560b0bd84ea0;  1 drivers
v0x560b0bca1930_0 .net "sum", 21 0, L_0x560b0bd84a70;  alias, 1 drivers
L_0x560b0bd847b0 .arith/sum 22, v0x560b0bcccc20_0, L_0x560b0bd84fb0;
L_0x560b0bd848c0 .arith/sub 22, v0x560b0bcccc20_0, L_0x560b0bd84fb0;
L_0x560b0bd84a70 .functor MUXZ 22, L_0x560b0bd848c0, L_0x560b0bd847b0, L_0x560b0bd84ea0, C4<>;
S_0x560b0bca6750 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x560b0bcc4860;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bca4900 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x560b0bca72d0_0 .net *"_ivl_0", 22 0, L_0x560b0bd85170;  1 drivers
v0x560b0bca73b0_0 .net *"_ivl_2", 22 0, L_0x560b0bd852d0;  1 drivers
v0x560b0bca31b0_0 .net "a", 22 0, v0x560b0bccb3b0_0;  alias, 1 drivers
v0x560b0bc977f0_0 .net "b", 22 0, L_0x7f8c29442528;  alias, 1 drivers
v0x560b0bc978b0_0 .net "control", 0 0, L_0x560b0bd83cf0;  alias, 1 drivers
v0x560b0bc9c640_0 .net "sum", 22 0, L_0x560b0bd85370;  alias, 1 drivers
L_0x560b0bd85170 .arith/sum 23, v0x560b0bccb3b0_0, L_0x7f8c29442528;
L_0x560b0bd852d0 .arith/sub 23, v0x560b0bccb3b0_0, L_0x7f8c29442528;
L_0x560b0bd85370 .functor MUXZ 23, L_0x560b0bd852d0, L_0x560b0bd85170, L_0x560b0bd83cf0, C4<>;
S_0x560b0bb470d0 .scope module, "cs12" "cstageg" 3 88, 5 3 0, S_0x560b0bc2d7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x560b0bbc11c0 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x560b0bbc1200 .param/l "shift" 0 5 4, +C4<00000000000000000000000000001100>;
P_0x560b0bbc1240 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x560b0bbc1280 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x560b0bd85210 .functor NOT 1, L_0x560b0bd855a0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd85990 .functor NOT 1, v0x560b0bd1bfe0_0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd86bb0 .functor NOT 1, L_0x560b0bd85a00, C4<0>, C4<0>, C4<0>;
v0x560b0bd1b310_0 .net *"_ivl_1", 0 0, L_0x560b0bd85500;  1 drivers
v0x560b0bd1b410_0 .net *"_ivl_11", 0 0, L_0x560b0bd85860;  1 drivers
v0x560b0bd1b4f0_0 .net *"_ivl_12", 0 0, L_0x560b0bd85990;  1 drivers
v0x560b0bd1b5b0_0 .net *"_ivl_17", 0 0, L_0x560b0bd85f50;  1 drivers
v0x560b0bd1b690_0 .net *"_ivl_18", 11 0, L_0x560b0bd85ff0;  1 drivers
v0x560b0bd1b7c0_0 .net *"_ivl_21", 9 0, L_0x560b0bd862d0;  1 drivers
v0x560b0bd1b8a0_0 .net *"_ivl_25", 0 0, L_0x560b0bd86910;  1 drivers
v0x560b0bd1b980_0 .net *"_ivl_26", 11 0, L_0x560b0bd869b0;  1 drivers
v0x560b0bd1ba60_0 .net *"_ivl_29", 9 0, L_0x560b0bd86c20;  1 drivers
v0x560b0bd1bb40_0 .net *"_ivl_3", 0 0, L_0x560b0bd855a0;  1 drivers
v0x560b0bd1bc20_0 .net *"_ivl_4", 0 0, L_0x560b0bd85210;  1 drivers
v0x560b0bd1bd00_0 .net *"_ivl_7", 0 0, L_0x560b0bd85640;  1 drivers
L_0x7f8c29442570 .functor BUFT 1, C4<00000000000000101000110>, C4<0>, C4<0>, C4<0>;
v0x560b0bd1bde0_0 .net "ain", 22 0, L_0x7f8c29442570;  1 drivers
v0x560b0bd1bea0_0 .net "clk", 0 0, v0x560b0bd5dae0_0;  alias, 1 drivers
v0x560b0bd1bf40_0 .net "control", 0 0, L_0x560b0bd85a00;  1 drivers
v0x560b0bd1bfe0_0 .var "control_h", 0 0;
v0x560b0bd1c080_0 .net "control_l", 0 0, L_0x560b0bd85770;  1 drivers
v0x560b0bd1c250_0 .net "opin", 1 0, v0x560b0bd05a90_0;  alias, 1 drivers
v0x560b0bd1c310_0 .var "opout", 1 0;
v0x560b0bd1c3d0_0 .net "xin", 21 0, v0x560b0bd05c40_0;  alias, 1 drivers
v0x560b0bd1c4e0_0 .var "xout", 21 0;
v0x560b0bd1c5c0_0 .net "xv", 21 0, L_0x560b0bd85d80;  1 drivers
v0x560b0bd1c6b0_0 .net "yin", 21 0, v0x560b0bb98340_0;  alias, 1 drivers
v0x560b0bd1c7a0_0 .var "yout", 21 0;
v0x560b0bd1c880_0 .net "yv", 21 0, L_0x560b0bd86780;  1 drivers
v0x560b0bd1c940_0 .net "zin", 22 0, v0x560b0bb46db0_0;  alias, 1 drivers
v0x560b0bd1ca30_0 .var "zout", 22 0;
v0x560b0bd1cb10_0 .net "zv", 22 0, L_0x560b0bd87080;  1 drivers
L_0x560b0bd85500 .part v0x560b0bd05a90_0, 0, 1;
L_0x560b0bd855a0 .part v0x560b0bb98340_0, 21, 1;
L_0x560b0bd85640 .part v0x560b0bb46db0_0, 22, 1;
L_0x560b0bd85770 .functor MUXZ 1, L_0x560b0bd85640, L_0x560b0bd85210, L_0x560b0bd85500, C4<>;
L_0x560b0bd85860 .part v0x560b0bd05a90_0, 1, 1;
L_0x560b0bd85a00 .functor MUXZ 1, L_0x560b0bd85770, L_0x560b0bd85990, L_0x560b0bd85860, C4<>;
L_0x560b0bd85f50 .part v0x560b0bb98340_0, 21, 1;
LS_0x560b0bd85ff0_0_0 .concat [ 1 1 1 1], L_0x560b0bd85f50, L_0x560b0bd85f50, L_0x560b0bd85f50, L_0x560b0bd85f50;
LS_0x560b0bd85ff0_0_4 .concat [ 1 1 1 1], L_0x560b0bd85f50, L_0x560b0bd85f50, L_0x560b0bd85f50, L_0x560b0bd85f50;
LS_0x560b0bd85ff0_0_8 .concat [ 1 1 1 1], L_0x560b0bd85f50, L_0x560b0bd85f50, L_0x560b0bd85f50, L_0x560b0bd85f50;
L_0x560b0bd85ff0 .concat [ 4 4 4 0], LS_0x560b0bd85ff0_0_0, LS_0x560b0bd85ff0_0_4, LS_0x560b0bd85ff0_0_8;
L_0x560b0bd862d0 .part v0x560b0bb98340_0, 12, 10;
L_0x560b0bd86370 .concat [ 10 12 0 0], L_0x560b0bd862d0, L_0x560b0bd85ff0;
L_0x560b0bd86910 .part v0x560b0bd05c40_0, 21, 1;
LS_0x560b0bd869b0_0_0 .concat [ 1 1 1 1], L_0x560b0bd86910, L_0x560b0bd86910, L_0x560b0bd86910, L_0x560b0bd86910;
LS_0x560b0bd869b0_0_4 .concat [ 1 1 1 1], L_0x560b0bd86910, L_0x560b0bd86910, L_0x560b0bd86910, L_0x560b0bd86910;
LS_0x560b0bd869b0_0_8 .concat [ 1 1 1 1], L_0x560b0bd86910, L_0x560b0bd86910, L_0x560b0bd86910, L_0x560b0bd86910;
L_0x560b0bd869b0 .concat [ 4 4 4 0], LS_0x560b0bd869b0_0_0, LS_0x560b0bd869b0_0_4, LS_0x560b0bd869b0_0_8;
L_0x560b0bd86c20 .part v0x560b0bd05c40_0, 12, 10;
L_0x560b0bd86cc0 .concat [ 10 12 0 0], L_0x560b0bd86c20, L_0x560b0bd869b0;
S_0x560b0bbc9630 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x560b0bb470d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bbc97e0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bbc9950_0 .net *"_ivl_0", 21 0, L_0x560b0bd85b40;  1 drivers
v0x560b0bbc9a50_0 .net *"_ivl_2", 21 0, L_0x560b0bd85ce0;  1 drivers
v0x560b0bbc1570_0 .net "a", 21 0, v0x560b0bd05c40_0;  alias, 1 drivers
v0x560b0bd19dd0_0 .net "b", 21 0, L_0x560b0bd86370;  1 drivers
v0x560b0bd19e70_0 .net "control", 0 0, L_0x560b0bd85a00;  alias, 1 drivers
v0x560b0bd19f60_0 .net "sum", 21 0, L_0x560b0bd85d80;  alias, 1 drivers
L_0x560b0bd85b40 .arith/sum 22, v0x560b0bd05c40_0, L_0x560b0bd86370;
L_0x560b0bd85ce0 .arith/sub 22, v0x560b0bd05c40_0, L_0x560b0bd86370;
L_0x560b0bd85d80 .functor MUXZ 22, L_0x560b0bd85ce0, L_0x560b0bd85b40, L_0x560b0bd85a00, C4<>;
S_0x560b0bd1a0c0 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x560b0bb470d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd1a2c0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd1a400_0 .net *"_ivl_0", 21 0, L_0x560b0bd864c0;  1 drivers
v0x560b0bd1a4e0_0 .net *"_ivl_2", 21 0, L_0x560b0bd865d0;  1 drivers
v0x560b0bd1a5c0_0 .net "a", 21 0, v0x560b0bb98340_0;  alias, 1 drivers
v0x560b0bd1a6c0_0 .net "b", 21 0, L_0x560b0bd86cc0;  1 drivers
v0x560b0bd1a780_0 .net "control", 0 0, L_0x560b0bd86bb0;  1 drivers
v0x560b0bd1a890_0 .net "sum", 21 0, L_0x560b0bd86780;  alias, 1 drivers
L_0x560b0bd864c0 .arith/sum 22, v0x560b0bb98340_0, L_0x560b0bd86cc0;
L_0x560b0bd865d0 .arith/sub 22, v0x560b0bb98340_0, L_0x560b0bd86cc0;
L_0x560b0bd86780 .functor MUXZ 22, L_0x560b0bd865d0, L_0x560b0bd864c0, L_0x560b0bd86bb0, C4<>;
S_0x560b0bd1a9f0 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x560b0bb470d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd1abd0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x560b0bd1ad40_0 .net *"_ivl_0", 22 0, L_0x560b0bd86e80;  1 drivers
v0x560b0bd1ae20_0 .net *"_ivl_2", 22 0, L_0x560b0bd86fe0;  1 drivers
v0x560b0bd1af00_0 .net "a", 22 0, v0x560b0bb46db0_0;  alias, 1 drivers
v0x560b0bd1b000_0 .net "b", 22 0, L_0x7f8c29442570;  alias, 1 drivers
v0x560b0bd1b0c0_0 .net "control", 0 0, L_0x560b0bd85a00;  alias, 1 drivers
v0x560b0bd1b1b0_0 .net "sum", 22 0, L_0x560b0bd87080;  alias, 1 drivers
L_0x560b0bd86e80 .arith/sum 23, v0x560b0bb46db0_0, L_0x7f8c29442570;
L_0x560b0bd86fe0 .arith/sub 23, v0x560b0bb46db0_0, L_0x7f8c29442570;
L_0x560b0bd87080 .functor MUXZ 23, L_0x560b0bd86fe0, L_0x560b0bd86e80, L_0x560b0bd85a00, C4<>;
S_0x560b0bd1cd50 .scope module, "cs13" "cstageg" 3 89, 5 3 0, S_0x560b0bc2d7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x560b0bd1cf30 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x560b0bd1cf70 .param/l "shift" 0 5 4, +C4<00000000000000000000000000001101>;
P_0x560b0bd1cfb0 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x560b0bd1cff0 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x560b0bd86f20 .functor NOT 1, L_0x560b0bd872b0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd876a0 .functor NOT 1, v0x560b0bd1fbf0_0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd888d0 .functor NOT 1, L_0x560b0bd87710, C4<0>, C4<0>, C4<0>;
v0x560b0bd1ef20_0 .net *"_ivl_1", 0 0, L_0x560b0bd87210;  1 drivers
v0x560b0bd1f020_0 .net *"_ivl_11", 0 0, L_0x560b0bd87570;  1 drivers
v0x560b0bd1f100_0 .net *"_ivl_12", 0 0, L_0x560b0bd876a0;  1 drivers
v0x560b0bd1f1c0_0 .net *"_ivl_17", 0 0, L_0x560b0bd87c60;  1 drivers
v0x560b0bd1f2a0_0 .net *"_ivl_18", 12 0, L_0x560b0bd87d00;  1 drivers
v0x560b0bd1f3d0_0 .net *"_ivl_21", 8 0, L_0x560b0bd87fe0;  1 drivers
v0x560b0bd1f4b0_0 .net *"_ivl_25", 0 0, L_0x560b0bd885b0;  1 drivers
v0x560b0bd1f590_0 .net *"_ivl_26", 12 0, L_0x560b0bd88650;  1 drivers
v0x560b0bd1f670_0 .net *"_ivl_29", 8 0, L_0x560b0bd88940;  1 drivers
v0x560b0bd1f750_0 .net *"_ivl_3", 0 0, L_0x560b0bd872b0;  1 drivers
v0x560b0bd1f830_0 .net *"_ivl_4", 0 0, L_0x560b0bd86f20;  1 drivers
v0x560b0bd1f910_0 .net *"_ivl_7", 0 0, L_0x560b0bd87350;  1 drivers
L_0x7f8c294425b8 .functor BUFT 1, C4<00000000000000010100011>, C4<0>, C4<0>, C4<0>;
v0x560b0bd1f9f0_0 .net "ain", 22 0, L_0x7f8c294425b8;  1 drivers
v0x560b0bd1fab0_0 .net "clk", 0 0, v0x560b0bd5dae0_0;  alias, 1 drivers
v0x560b0bd1fb50_0 .net "control", 0 0, L_0x560b0bd87710;  1 drivers
v0x560b0bd1fbf0_0 .var "control_h", 0 0;
v0x560b0bd1fc90_0 .net "control_l", 0 0, L_0x560b0bd87480;  1 drivers
v0x560b0bd1fe60_0 .net "opin", 1 0, v0x560b0bd1c310_0;  alias, 1 drivers
v0x560b0bd1ff20_0 .var "opout", 1 0;
v0x560b0bd1ffe0_0 .net "xin", 21 0, v0x560b0bd1c4e0_0;  alias, 1 drivers
v0x560b0bd200a0_0 .var "xout", 21 0;
v0x560b0bd20180_0 .net "xv", 21 0, L_0x560b0bd87a90;  1 drivers
v0x560b0bd20240_0 .net "yin", 21 0, v0x560b0bd1c7a0_0;  alias, 1 drivers
v0x560b0bd20330_0 .var "yout", 21 0;
v0x560b0bd20410_0 .net "yv", 21 0, L_0x560b0bd88420;  1 drivers
v0x560b0bd204d0_0 .net "zin", 22 0, v0x560b0bd1ca30_0;  alias, 1 drivers
v0x560b0bd205c0_0 .var "zout", 22 0;
v0x560b0bd206a0_0 .net "zv", 22 0, L_0x560b0bd88d30;  1 drivers
L_0x560b0bd87210 .part v0x560b0bd1c310_0, 0, 1;
L_0x560b0bd872b0 .part v0x560b0bd1c7a0_0, 21, 1;
L_0x560b0bd87350 .part v0x560b0bd1ca30_0, 22, 1;
L_0x560b0bd87480 .functor MUXZ 1, L_0x560b0bd87350, L_0x560b0bd86f20, L_0x560b0bd87210, C4<>;
L_0x560b0bd87570 .part v0x560b0bd1c310_0, 1, 1;
L_0x560b0bd87710 .functor MUXZ 1, L_0x560b0bd87480, L_0x560b0bd876a0, L_0x560b0bd87570, C4<>;
L_0x560b0bd87c60 .part v0x560b0bd1c7a0_0, 21, 1;
LS_0x560b0bd87d00_0_0 .concat [ 1 1 1 1], L_0x560b0bd87c60, L_0x560b0bd87c60, L_0x560b0bd87c60, L_0x560b0bd87c60;
LS_0x560b0bd87d00_0_4 .concat [ 1 1 1 1], L_0x560b0bd87c60, L_0x560b0bd87c60, L_0x560b0bd87c60, L_0x560b0bd87c60;
LS_0x560b0bd87d00_0_8 .concat [ 1 1 1 1], L_0x560b0bd87c60, L_0x560b0bd87c60, L_0x560b0bd87c60, L_0x560b0bd87c60;
LS_0x560b0bd87d00_0_12 .concat [ 1 0 0 0], L_0x560b0bd87c60;
L_0x560b0bd87d00 .concat [ 4 4 4 1], LS_0x560b0bd87d00_0_0, LS_0x560b0bd87d00_0_4, LS_0x560b0bd87d00_0_8, LS_0x560b0bd87d00_0_12;
L_0x560b0bd87fe0 .part v0x560b0bd1c7a0_0, 13, 9;
L_0x560b0bd88080 .concat [ 9 13 0 0], L_0x560b0bd87fe0, L_0x560b0bd87d00;
L_0x560b0bd885b0 .part v0x560b0bd1c4e0_0, 21, 1;
LS_0x560b0bd88650_0_0 .concat [ 1 1 1 1], L_0x560b0bd885b0, L_0x560b0bd885b0, L_0x560b0bd885b0, L_0x560b0bd885b0;
LS_0x560b0bd88650_0_4 .concat [ 1 1 1 1], L_0x560b0bd885b0, L_0x560b0bd885b0, L_0x560b0bd885b0, L_0x560b0bd885b0;
LS_0x560b0bd88650_0_8 .concat [ 1 1 1 1], L_0x560b0bd885b0, L_0x560b0bd885b0, L_0x560b0bd885b0, L_0x560b0bd885b0;
LS_0x560b0bd88650_0_12 .concat [ 1 0 0 0], L_0x560b0bd885b0;
L_0x560b0bd88650 .concat [ 4 4 4 1], LS_0x560b0bd88650_0_0, LS_0x560b0bd88650_0_4, LS_0x560b0bd88650_0_8, LS_0x560b0bd88650_0_12;
L_0x560b0bd88940 .part v0x560b0bd1c4e0_0, 13, 9;
L_0x560b0bd889e0 .concat [ 9 13 0 0], L_0x560b0bd88940, L_0x560b0bd88650;
S_0x560b0bd1d340 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x560b0bd1cd50;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd1d540 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd1d6b0_0 .net *"_ivl_0", 21 0, L_0x560b0bd87850;  1 drivers
v0x560b0bd1d7b0_0 .net *"_ivl_2", 21 0, L_0x560b0bd879f0;  1 drivers
v0x560b0bd1d890_0 .net "a", 21 0, v0x560b0bd1c4e0_0;  alias, 1 drivers
v0x560b0bd1d990_0 .net "b", 21 0, L_0x560b0bd88080;  1 drivers
v0x560b0bd1da50_0 .net "control", 0 0, L_0x560b0bd87710;  alias, 1 drivers
v0x560b0bd1db60_0 .net "sum", 21 0, L_0x560b0bd87a90;  alias, 1 drivers
L_0x560b0bd87850 .arith/sum 22, v0x560b0bd1c4e0_0, L_0x560b0bd88080;
L_0x560b0bd879f0 .arith/sub 22, v0x560b0bd1c4e0_0, L_0x560b0bd88080;
L_0x560b0bd87a90 .functor MUXZ 22, L_0x560b0bd879f0, L_0x560b0bd87850, L_0x560b0bd87710, C4<>;
S_0x560b0bd1dcc0 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x560b0bd1cd50;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd1dec0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd1e000_0 .net *"_ivl_0", 21 0, L_0x560b0bd881d0;  1 drivers
v0x560b0bd1e0e0_0 .net *"_ivl_2", 21 0, L_0x560b0bd88270;  1 drivers
v0x560b0bd1e1c0_0 .net "a", 21 0, v0x560b0bd1c7a0_0;  alias, 1 drivers
v0x560b0bd1e2c0_0 .net "b", 21 0, L_0x560b0bd889e0;  1 drivers
v0x560b0bd1e380_0 .net "control", 0 0, L_0x560b0bd888d0;  1 drivers
v0x560b0bd1e490_0 .net "sum", 21 0, L_0x560b0bd88420;  alias, 1 drivers
L_0x560b0bd881d0 .arith/sum 22, v0x560b0bd1c7a0_0, L_0x560b0bd889e0;
L_0x560b0bd88270 .arith/sub 22, v0x560b0bd1c7a0_0, L_0x560b0bd889e0;
L_0x560b0bd88420 .functor MUXZ 22, L_0x560b0bd88270, L_0x560b0bd881d0, L_0x560b0bd888d0, C4<>;
S_0x560b0bd1e5f0 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x560b0bd1cd50;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd1e7d0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x560b0bd1e940_0 .net *"_ivl_0", 22 0, L_0x560b0bd88ba0;  1 drivers
v0x560b0bd1ea20_0 .net *"_ivl_2", 22 0, L_0x560b0bd88c90;  1 drivers
v0x560b0bd1eb00_0 .net "a", 22 0, v0x560b0bd1ca30_0;  alias, 1 drivers
v0x560b0bd1ec00_0 .net "b", 22 0, L_0x7f8c294425b8;  alias, 1 drivers
v0x560b0bd1ecc0_0 .net "control", 0 0, L_0x560b0bd87710;  alias, 1 drivers
v0x560b0bd1edb0_0 .net "sum", 22 0, L_0x560b0bd88d30;  alias, 1 drivers
L_0x560b0bd88ba0 .arith/sum 23, v0x560b0bd1ca30_0, L_0x7f8c294425b8;
L_0x560b0bd88c90 .arith/sub 23, v0x560b0bd1ca30_0, L_0x7f8c294425b8;
L_0x560b0bd88d30 .functor MUXZ 23, L_0x560b0bd88c90, L_0x560b0bd88ba0, L_0x560b0bd87710, C4<>;
S_0x560b0bd208e0 .scope module, "cs14" "cstageg" 3 90, 5 3 0, S_0x560b0bc2d7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x560b0bd20ac0 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x560b0bd20b00 .param/l "shift" 0 5 4, +C4<00000000000000000000000000001110>;
P_0x560b0bd20b40 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x560b0bd20b80 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x560b0bd878f0 .functor NOT 1, L_0x560b0bd88f60, C4<0>, C4<0>, C4<0>;
L_0x560b0bd89350 .functor NOT 1, v0x560b0bd23780_0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd8a5a0 .functor NOT 1, L_0x560b0bd893c0, C4<0>, C4<0>, C4<0>;
v0x560b0bd22ab0_0 .net *"_ivl_1", 0 0, L_0x560b0bd88ec0;  1 drivers
v0x560b0bd22bb0_0 .net *"_ivl_11", 0 0, L_0x560b0bd89220;  1 drivers
v0x560b0bd22c90_0 .net *"_ivl_12", 0 0, L_0x560b0bd89350;  1 drivers
v0x560b0bd22d50_0 .net *"_ivl_17", 0 0, L_0x560b0bd89910;  1 drivers
v0x560b0bd22e30_0 .net *"_ivl_18", 13 0, L_0x560b0bd899b0;  1 drivers
v0x560b0bd22f60_0 .net *"_ivl_21", 7 0, L_0x560b0bd89d10;  1 drivers
v0x560b0bd23040_0 .net *"_ivl_25", 0 0, L_0x560b0bd8a280;  1 drivers
v0x560b0bd23120_0 .net *"_ivl_26", 13 0, L_0x560b0bd8a320;  1 drivers
v0x560b0bd23200_0 .net *"_ivl_29", 7 0, L_0x560b0bd8a610;  1 drivers
v0x560b0bd232e0_0 .net *"_ivl_3", 0 0, L_0x560b0bd88f60;  1 drivers
v0x560b0bd233c0_0 .net *"_ivl_4", 0 0, L_0x560b0bd878f0;  1 drivers
v0x560b0bd234a0_0 .net *"_ivl_7", 0 0, L_0x560b0bd89000;  1 drivers
L_0x7f8c29442600 .functor BUFT 1, C4<00000000000000001010001>, C4<0>, C4<0>, C4<0>;
v0x560b0bd23580_0 .net "ain", 22 0, L_0x7f8c29442600;  1 drivers
v0x560b0bd23640_0 .net "clk", 0 0, v0x560b0bd5dae0_0;  alias, 1 drivers
v0x560b0bd236e0_0 .net "control", 0 0, L_0x560b0bd893c0;  1 drivers
v0x560b0bd23780_0 .var "control_h", 0 0;
v0x560b0bd23820_0 .net "control_l", 0 0, L_0x560b0bd89130;  1 drivers
v0x560b0bd239f0_0 .net "opin", 1 0, v0x560b0bd1ff20_0;  alias, 1 drivers
v0x560b0bd23ab0_0 .var "opout", 1 0;
v0x560b0bd23b70_0 .net "xin", 21 0, v0x560b0bd200a0_0;  alias, 1 drivers
v0x560b0bd23c80_0 .var "xout", 21 0;
v0x560b0bd23d60_0 .net "xv", 21 0, L_0x560b0bd89740;  1 drivers
v0x560b0bd23e20_0 .net "yin", 21 0, v0x560b0bd20330_0;  alias, 1 drivers
v0x560b0bd23f10_0 .var "yout", 21 0;
v0x560b0bd23ff0_0 .net "yv", 21 0, L_0x560b0bd8a0f0;  1 drivers
v0x560b0bd240b0_0 .net "zin", 22 0, v0x560b0bd205c0_0;  alias, 1 drivers
v0x560b0bd241a0_0 .var "zout", 22 0;
v0x560b0bd24280_0 .net "zv", 22 0, L_0x560b0bd8aa00;  1 drivers
L_0x560b0bd88ec0 .part v0x560b0bd1ff20_0, 0, 1;
L_0x560b0bd88f60 .part v0x560b0bd20330_0, 21, 1;
L_0x560b0bd89000 .part v0x560b0bd205c0_0, 22, 1;
L_0x560b0bd89130 .functor MUXZ 1, L_0x560b0bd89000, L_0x560b0bd878f0, L_0x560b0bd88ec0, C4<>;
L_0x560b0bd89220 .part v0x560b0bd1ff20_0, 1, 1;
L_0x560b0bd893c0 .functor MUXZ 1, L_0x560b0bd89130, L_0x560b0bd89350, L_0x560b0bd89220, C4<>;
L_0x560b0bd89910 .part v0x560b0bd20330_0, 21, 1;
LS_0x560b0bd899b0_0_0 .concat [ 1 1 1 1], L_0x560b0bd89910, L_0x560b0bd89910, L_0x560b0bd89910, L_0x560b0bd89910;
LS_0x560b0bd899b0_0_4 .concat [ 1 1 1 1], L_0x560b0bd89910, L_0x560b0bd89910, L_0x560b0bd89910, L_0x560b0bd89910;
LS_0x560b0bd899b0_0_8 .concat [ 1 1 1 1], L_0x560b0bd89910, L_0x560b0bd89910, L_0x560b0bd89910, L_0x560b0bd89910;
LS_0x560b0bd899b0_0_12 .concat [ 1 1 0 0], L_0x560b0bd89910, L_0x560b0bd89910;
L_0x560b0bd899b0 .concat [ 4 4 4 2], LS_0x560b0bd899b0_0_0, LS_0x560b0bd899b0_0_4, LS_0x560b0bd899b0_0_8, LS_0x560b0bd899b0_0_12;
L_0x560b0bd89d10 .part v0x560b0bd20330_0, 14, 8;
L_0x560b0bd89db0 .concat [ 8 14 0 0], L_0x560b0bd89d10, L_0x560b0bd899b0;
L_0x560b0bd8a280 .part v0x560b0bd200a0_0, 21, 1;
LS_0x560b0bd8a320_0_0 .concat [ 1 1 1 1], L_0x560b0bd8a280, L_0x560b0bd8a280, L_0x560b0bd8a280, L_0x560b0bd8a280;
LS_0x560b0bd8a320_0_4 .concat [ 1 1 1 1], L_0x560b0bd8a280, L_0x560b0bd8a280, L_0x560b0bd8a280, L_0x560b0bd8a280;
LS_0x560b0bd8a320_0_8 .concat [ 1 1 1 1], L_0x560b0bd8a280, L_0x560b0bd8a280, L_0x560b0bd8a280, L_0x560b0bd8a280;
LS_0x560b0bd8a320_0_12 .concat [ 1 1 0 0], L_0x560b0bd8a280, L_0x560b0bd8a280;
L_0x560b0bd8a320 .concat [ 4 4 4 2], LS_0x560b0bd8a320_0_0, LS_0x560b0bd8a320_0_4, LS_0x560b0bd8a320_0_8, LS_0x560b0bd8a320_0_12;
L_0x560b0bd8a610 .part v0x560b0bd200a0_0, 14, 8;
L_0x560b0bd8a6b0 .concat [ 8 14 0 0], L_0x560b0bd8a610, L_0x560b0bd8a320;
S_0x560b0bd20ed0 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x560b0bd208e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd210d0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd21240_0 .net *"_ivl_0", 21 0, L_0x560b0bd89500;  1 drivers
v0x560b0bd21340_0 .net *"_ivl_2", 21 0, L_0x560b0bd896a0;  1 drivers
v0x560b0bd21420_0 .net "a", 21 0, v0x560b0bd200a0_0;  alias, 1 drivers
v0x560b0bd21520_0 .net "b", 21 0, L_0x560b0bd89db0;  1 drivers
v0x560b0bd215e0_0 .net "control", 0 0, L_0x560b0bd893c0;  alias, 1 drivers
v0x560b0bd216f0_0 .net "sum", 21 0, L_0x560b0bd89740;  alias, 1 drivers
L_0x560b0bd89500 .arith/sum 22, v0x560b0bd200a0_0, L_0x560b0bd89db0;
L_0x560b0bd896a0 .arith/sub 22, v0x560b0bd200a0_0, L_0x560b0bd89db0;
L_0x560b0bd89740 .functor MUXZ 22, L_0x560b0bd896a0, L_0x560b0bd89500, L_0x560b0bd893c0, C4<>;
S_0x560b0bd21850 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x560b0bd208e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd21a50 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd21b90_0 .net *"_ivl_0", 21 0, L_0x560b0bd89ea0;  1 drivers
v0x560b0bd21c70_0 .net *"_ivl_2", 21 0, L_0x560b0bd89f40;  1 drivers
v0x560b0bd21d50_0 .net "a", 21 0, v0x560b0bd20330_0;  alias, 1 drivers
v0x560b0bd21e50_0 .net "b", 21 0, L_0x560b0bd8a6b0;  1 drivers
v0x560b0bd21f10_0 .net "control", 0 0, L_0x560b0bd8a5a0;  1 drivers
v0x560b0bd22020_0 .net "sum", 21 0, L_0x560b0bd8a0f0;  alias, 1 drivers
L_0x560b0bd89ea0 .arith/sum 22, v0x560b0bd20330_0, L_0x560b0bd8a6b0;
L_0x560b0bd89f40 .arith/sub 22, v0x560b0bd20330_0, L_0x560b0bd8a6b0;
L_0x560b0bd8a0f0 .functor MUXZ 22, L_0x560b0bd89f40, L_0x560b0bd89ea0, L_0x560b0bd8a5a0, C4<>;
S_0x560b0bd22180 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x560b0bd208e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd22360 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x560b0bd224d0_0 .net *"_ivl_0", 22 0, L_0x560b0bd8a870;  1 drivers
v0x560b0bd225b0_0 .net *"_ivl_2", 22 0, L_0x560b0bd8a960;  1 drivers
v0x560b0bd22690_0 .net "a", 22 0, v0x560b0bd205c0_0;  alias, 1 drivers
v0x560b0bd22790_0 .net "b", 22 0, L_0x7f8c29442600;  alias, 1 drivers
v0x560b0bd22850_0 .net "control", 0 0, L_0x560b0bd893c0;  alias, 1 drivers
v0x560b0bd22940_0 .net "sum", 22 0, L_0x560b0bd8aa00;  alias, 1 drivers
L_0x560b0bd8a870 .arith/sum 23, v0x560b0bd205c0_0, L_0x7f8c29442600;
L_0x560b0bd8a960 .arith/sub 23, v0x560b0bd205c0_0, L_0x7f8c29442600;
L_0x560b0bd8aa00 .functor MUXZ 23, L_0x560b0bd8a960, L_0x560b0bd8a870, L_0x560b0bd893c0, C4<>;
S_0x560b0bd244c0 .scope module, "cs15" "cstageg" 3 91, 5 3 0, S_0x560b0bc2d7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x560b0bd246a0 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x560b0bd246e0 .param/l "shift" 0 5 4, +C4<00000000000000000000000000001111>;
P_0x560b0bd24720 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x560b0bd24760 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x560b0bd895a0 .functor NOT 1, L_0x560b0bd8ac30, C4<0>, C4<0>, C4<0>;
L_0x560b0bd8b020 .functor NOT 1, v0x560b0bd27360_0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd8c510 .functor NOT 1, L_0x560b0bd8b090, C4<0>, C4<0>, C4<0>;
v0x560b0bd26690_0 .net *"_ivl_1", 0 0, L_0x560b0bd8ab90;  1 drivers
v0x560b0bd26790_0 .net *"_ivl_11", 0 0, L_0x560b0bd8aef0;  1 drivers
v0x560b0bd26870_0 .net *"_ivl_12", 0 0, L_0x560b0bd8b020;  1 drivers
v0x560b0bd26930_0 .net *"_ivl_17", 0 0, L_0x560b0bd8b5e0;  1 drivers
v0x560b0bd26a10_0 .net *"_ivl_18", 14 0, L_0x560b0bd8b680;  1 drivers
v0x560b0bd26b40_0 .net *"_ivl_21", 6 0, L_0x560b0bd8bc00;  1 drivers
v0x560b0bd26c20_0 .net *"_ivl_25", 0 0, L_0x560b0bd8c060;  1 drivers
v0x560b0bd26d00_0 .net *"_ivl_26", 14 0, L_0x560b0bd8c100;  1 drivers
v0x560b0bd26de0_0 .net *"_ivl_29", 6 0, L_0x560b0bd8c580;  1 drivers
v0x560b0bd26ec0_0 .net *"_ivl_3", 0 0, L_0x560b0bd8ac30;  1 drivers
v0x560b0bd26fa0_0 .net *"_ivl_4", 0 0, L_0x560b0bd895a0;  1 drivers
v0x560b0bd27080_0 .net *"_ivl_7", 0 0, L_0x560b0bd8acd0;  1 drivers
L_0x7f8c29442648 .functor BUFT 1, C4<00000000000000000101001>, C4<0>, C4<0>, C4<0>;
v0x560b0bd27160_0 .net "ain", 22 0, L_0x7f8c29442648;  1 drivers
v0x560b0bd27220_0 .net "clk", 0 0, v0x560b0bd5dae0_0;  alias, 1 drivers
v0x560b0bd272c0_0 .net "control", 0 0, L_0x560b0bd8b090;  1 drivers
v0x560b0bd27360_0 .var "control_h", 0 0;
v0x560b0bd27400_0 .net "control_l", 0 0, L_0x560b0bd8ae00;  1 drivers
v0x560b0bd275d0_0 .net "opin", 1 0, v0x560b0bd23ab0_0;  alias, 1 drivers
v0x560b0bd27690_0 .var "opout", 1 0;
v0x560b0bd27750_0 .net "xin", 21 0, v0x560b0bd23c80_0;  alias, 1 drivers
v0x560b0bd27860_0 .var "xout", 21 0;
v0x560b0bd27940_0 .net "xv", 21 0, L_0x560b0bd8b410;  1 drivers
v0x560b0bd27a00_0 .net "yin", 21 0, v0x560b0bd23f10_0;  alias, 1 drivers
v0x560b0bd27af0_0 .var "yout", 21 0;
v0x560b0bd27bd0_0 .net "yv", 21 0, L_0x560b0bd8bed0;  1 drivers
v0x560b0bd27c90_0 .net "zin", 22 0, v0x560b0bd241a0_0;  alias, 1 drivers
v0x560b0bd27d80_0 .var "zout", 22 0;
v0x560b0bd27e60_0 .net "zv", 22 0, L_0x560b0bd8c970;  1 drivers
L_0x560b0bd8ab90 .part v0x560b0bd23ab0_0, 0, 1;
L_0x560b0bd8ac30 .part v0x560b0bd23f10_0, 21, 1;
L_0x560b0bd8acd0 .part v0x560b0bd241a0_0, 22, 1;
L_0x560b0bd8ae00 .functor MUXZ 1, L_0x560b0bd8acd0, L_0x560b0bd895a0, L_0x560b0bd8ab90, C4<>;
L_0x560b0bd8aef0 .part v0x560b0bd23ab0_0, 1, 1;
L_0x560b0bd8b090 .functor MUXZ 1, L_0x560b0bd8ae00, L_0x560b0bd8b020, L_0x560b0bd8aef0, C4<>;
L_0x560b0bd8b5e0 .part v0x560b0bd23f10_0, 21, 1;
LS_0x560b0bd8b680_0_0 .concat [ 1 1 1 1], L_0x560b0bd8b5e0, L_0x560b0bd8b5e0, L_0x560b0bd8b5e0, L_0x560b0bd8b5e0;
LS_0x560b0bd8b680_0_4 .concat [ 1 1 1 1], L_0x560b0bd8b5e0, L_0x560b0bd8b5e0, L_0x560b0bd8b5e0, L_0x560b0bd8b5e0;
LS_0x560b0bd8b680_0_8 .concat [ 1 1 1 1], L_0x560b0bd8b5e0, L_0x560b0bd8b5e0, L_0x560b0bd8b5e0, L_0x560b0bd8b5e0;
LS_0x560b0bd8b680_0_12 .concat [ 1 1 1 0], L_0x560b0bd8b5e0, L_0x560b0bd8b5e0, L_0x560b0bd8b5e0;
L_0x560b0bd8b680 .concat [ 4 4 4 3], LS_0x560b0bd8b680_0_0, LS_0x560b0bd8b680_0_4, LS_0x560b0bd8b680_0_8, LS_0x560b0bd8b680_0_12;
L_0x560b0bd8bc00 .part v0x560b0bd23f10_0, 15, 7;
L_0x560b0bd8bca0 .concat [ 7 15 0 0], L_0x560b0bd8bc00, L_0x560b0bd8b680;
L_0x560b0bd8c060 .part v0x560b0bd23c80_0, 21, 1;
LS_0x560b0bd8c100_0_0 .concat [ 1 1 1 1], L_0x560b0bd8c060, L_0x560b0bd8c060, L_0x560b0bd8c060, L_0x560b0bd8c060;
LS_0x560b0bd8c100_0_4 .concat [ 1 1 1 1], L_0x560b0bd8c060, L_0x560b0bd8c060, L_0x560b0bd8c060, L_0x560b0bd8c060;
LS_0x560b0bd8c100_0_8 .concat [ 1 1 1 1], L_0x560b0bd8c060, L_0x560b0bd8c060, L_0x560b0bd8c060, L_0x560b0bd8c060;
LS_0x560b0bd8c100_0_12 .concat [ 1 1 1 0], L_0x560b0bd8c060, L_0x560b0bd8c060, L_0x560b0bd8c060;
L_0x560b0bd8c100 .concat [ 4 4 4 3], LS_0x560b0bd8c100_0_0, LS_0x560b0bd8c100_0_4, LS_0x560b0bd8c100_0_8, LS_0x560b0bd8c100_0_12;
L_0x560b0bd8c580 .part v0x560b0bd23c80_0, 15, 7;
L_0x560b0bd8c620 .concat [ 7 15 0 0], L_0x560b0bd8c580, L_0x560b0bd8c100;
S_0x560b0bd24ab0 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x560b0bd244c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd24cb0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd24e20_0 .net *"_ivl_0", 21 0, L_0x560b0bd8b1d0;  1 drivers
v0x560b0bd24f20_0 .net *"_ivl_2", 21 0, L_0x560b0bd8b370;  1 drivers
v0x560b0bd25000_0 .net "a", 21 0, v0x560b0bd23c80_0;  alias, 1 drivers
v0x560b0bd25100_0 .net "b", 21 0, L_0x560b0bd8bca0;  1 drivers
v0x560b0bd251c0_0 .net "control", 0 0, L_0x560b0bd8b090;  alias, 1 drivers
v0x560b0bd252d0_0 .net "sum", 21 0, L_0x560b0bd8b410;  alias, 1 drivers
L_0x560b0bd8b1d0 .arith/sum 22, v0x560b0bd23c80_0, L_0x560b0bd8bca0;
L_0x560b0bd8b370 .arith/sub 22, v0x560b0bd23c80_0, L_0x560b0bd8bca0;
L_0x560b0bd8b410 .functor MUXZ 22, L_0x560b0bd8b370, L_0x560b0bd8b1d0, L_0x560b0bd8b090, C4<>;
S_0x560b0bd25430 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x560b0bd244c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd25630 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd25770_0 .net *"_ivl_0", 21 0, L_0x560b0bd8bd90;  1 drivers
v0x560b0bd25850_0 .net *"_ivl_2", 21 0, L_0x560b0bd8be30;  1 drivers
v0x560b0bd25930_0 .net "a", 21 0, v0x560b0bd23f10_0;  alias, 1 drivers
v0x560b0bd25a30_0 .net "b", 21 0, L_0x560b0bd8c620;  1 drivers
v0x560b0bd25af0_0 .net "control", 0 0, L_0x560b0bd8c510;  1 drivers
v0x560b0bd25c00_0 .net "sum", 21 0, L_0x560b0bd8bed0;  alias, 1 drivers
L_0x560b0bd8bd90 .arith/sum 22, v0x560b0bd23f10_0, L_0x560b0bd8c620;
L_0x560b0bd8be30 .arith/sub 22, v0x560b0bd23f10_0, L_0x560b0bd8c620;
L_0x560b0bd8bed0 .functor MUXZ 22, L_0x560b0bd8be30, L_0x560b0bd8bd90, L_0x560b0bd8c510, C4<>;
S_0x560b0bd25d60 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x560b0bd244c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd25f40 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x560b0bd260b0_0 .net *"_ivl_0", 22 0, L_0x560b0bd8c7e0;  1 drivers
v0x560b0bd26190_0 .net *"_ivl_2", 22 0, L_0x560b0bd8c8d0;  1 drivers
v0x560b0bd26270_0 .net "a", 22 0, v0x560b0bd241a0_0;  alias, 1 drivers
v0x560b0bd26370_0 .net "b", 22 0, L_0x7f8c29442648;  alias, 1 drivers
v0x560b0bd26430_0 .net "control", 0 0, L_0x560b0bd8b090;  alias, 1 drivers
v0x560b0bd26520_0 .net "sum", 22 0, L_0x560b0bd8c970;  alias, 1 drivers
L_0x560b0bd8c7e0 .arith/sum 23, v0x560b0bd241a0_0, L_0x7f8c29442648;
L_0x560b0bd8c8d0 .arith/sub 23, v0x560b0bd241a0_0, L_0x7f8c29442648;
L_0x560b0bd8c970 .functor MUXZ 23, L_0x560b0bd8c8d0, L_0x560b0bd8c7e0, L_0x560b0bd8b090, C4<>;
S_0x560b0bd280a0 .scope module, "cs16" "cstageg" 3 92, 5 3 0, S_0x560b0bc2d7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x560b0bd28280 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x560b0bd282c0 .param/l "shift" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x560b0bd28300 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x560b0bd28340 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x560b0bd8b270 .functor NOT 1, L_0x560b0bd8cba0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd8d020 .functor NOT 1, v0x560b0bd2af40_0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd8e400 .functor NOT 1, L_0x560b0bd8d090, C4<0>, C4<0>, C4<0>;
v0x560b0bd2a270_0 .net *"_ivl_1", 0 0, L_0x560b0bd8cb00;  1 drivers
v0x560b0bd2a370_0 .net *"_ivl_11", 0 0, L_0x560b0bd8cef0;  1 drivers
v0x560b0bd2a450_0 .net *"_ivl_12", 0 0, L_0x560b0bd8d020;  1 drivers
v0x560b0bd2a510_0 .net *"_ivl_17", 0 0, L_0x560b0bd8d5e0;  1 drivers
v0x560b0bd2a5f0_0 .net *"_ivl_18", 15 0, L_0x560b0bd8d680;  1 drivers
v0x560b0bd2a720_0 .net *"_ivl_21", 5 0, L_0x560b0bd8daf0;  1 drivers
v0x560b0bd2a800_0 .net *"_ivl_25", 0 0, L_0x560b0bd8df50;  1 drivers
v0x560b0bd2a8e0_0 .net *"_ivl_26", 15 0, L_0x560b0bd8dff0;  1 drivers
v0x560b0bd2a9c0_0 .net *"_ivl_29", 5 0, L_0x560b0bd8e470;  1 drivers
v0x560b0bd2aaa0_0 .net *"_ivl_3", 0 0, L_0x560b0bd8cba0;  1 drivers
v0x560b0bd2ab80_0 .net *"_ivl_4", 0 0, L_0x560b0bd8b270;  1 drivers
v0x560b0bd2ac60_0 .net *"_ivl_7", 0 0, L_0x560b0bd8ccd0;  1 drivers
L_0x7f8c29442690 .functor BUFT 1, C4<00000000000000000010100>, C4<0>, C4<0>, C4<0>;
v0x560b0bd2ad40_0 .net "ain", 22 0, L_0x7f8c29442690;  1 drivers
v0x560b0bd2ae00_0 .net "clk", 0 0, v0x560b0bd5dae0_0;  alias, 1 drivers
v0x560b0bd2aea0_0 .net "control", 0 0, L_0x560b0bd8d090;  1 drivers
v0x560b0bd2af40_0 .var "control_h", 0 0;
v0x560b0bd2afe0_0 .net "control_l", 0 0, L_0x560b0bd8ce00;  1 drivers
v0x560b0bd2b190_0 .net "opin", 1 0, v0x560b0bd27690_0;  alias, 1 drivers
v0x560b0bd2b230_0 .var "opout", 1 0;
v0x560b0bd2b2f0_0 .net "xin", 21 0, v0x560b0bd27860_0;  alias, 1 drivers
v0x560b0bd2b400_0 .var "xout", 21 0;
v0x560b0bd2b4e0_0 .net "xv", 21 0, L_0x560b0bd8d410;  1 drivers
v0x560b0bd2b5a0_0 .net "yin", 21 0, v0x560b0bd27af0_0;  alias, 1 drivers
v0x560b0bd2b690_0 .var "yout", 21 0;
v0x560b0bd2b770_0 .net "yv", 21 0, L_0x560b0bd8ddc0;  1 drivers
v0x560b0bd2b830_0 .net "zin", 22 0, v0x560b0bd27d80_0;  alias, 1 drivers
v0x560b0bd2b920_0 .var "zout", 22 0;
v0x560b0bd2ba00_0 .net "zv", 22 0, L_0x560b0bd8e860;  1 drivers
L_0x560b0bd8cb00 .part v0x560b0bd27690_0, 0, 1;
L_0x560b0bd8cba0 .part v0x560b0bd27af0_0, 21, 1;
L_0x560b0bd8ccd0 .part v0x560b0bd27d80_0, 22, 1;
L_0x560b0bd8ce00 .functor MUXZ 1, L_0x560b0bd8ccd0, L_0x560b0bd8b270, L_0x560b0bd8cb00, C4<>;
L_0x560b0bd8cef0 .part v0x560b0bd27690_0, 1, 1;
L_0x560b0bd8d090 .functor MUXZ 1, L_0x560b0bd8ce00, L_0x560b0bd8d020, L_0x560b0bd8cef0, C4<>;
L_0x560b0bd8d5e0 .part v0x560b0bd27af0_0, 21, 1;
LS_0x560b0bd8d680_0_0 .concat [ 1 1 1 1], L_0x560b0bd8d5e0, L_0x560b0bd8d5e0, L_0x560b0bd8d5e0, L_0x560b0bd8d5e0;
LS_0x560b0bd8d680_0_4 .concat [ 1 1 1 1], L_0x560b0bd8d5e0, L_0x560b0bd8d5e0, L_0x560b0bd8d5e0, L_0x560b0bd8d5e0;
LS_0x560b0bd8d680_0_8 .concat [ 1 1 1 1], L_0x560b0bd8d5e0, L_0x560b0bd8d5e0, L_0x560b0bd8d5e0, L_0x560b0bd8d5e0;
LS_0x560b0bd8d680_0_12 .concat [ 1 1 1 1], L_0x560b0bd8d5e0, L_0x560b0bd8d5e0, L_0x560b0bd8d5e0, L_0x560b0bd8d5e0;
L_0x560b0bd8d680 .concat [ 4 4 4 4], LS_0x560b0bd8d680_0_0, LS_0x560b0bd8d680_0_4, LS_0x560b0bd8d680_0_8, LS_0x560b0bd8d680_0_12;
L_0x560b0bd8daf0 .part v0x560b0bd27af0_0, 16, 6;
L_0x560b0bd8db90 .concat [ 6 16 0 0], L_0x560b0bd8daf0, L_0x560b0bd8d680;
L_0x560b0bd8df50 .part v0x560b0bd27860_0, 21, 1;
LS_0x560b0bd8dff0_0_0 .concat [ 1 1 1 1], L_0x560b0bd8df50, L_0x560b0bd8df50, L_0x560b0bd8df50, L_0x560b0bd8df50;
LS_0x560b0bd8dff0_0_4 .concat [ 1 1 1 1], L_0x560b0bd8df50, L_0x560b0bd8df50, L_0x560b0bd8df50, L_0x560b0bd8df50;
LS_0x560b0bd8dff0_0_8 .concat [ 1 1 1 1], L_0x560b0bd8df50, L_0x560b0bd8df50, L_0x560b0bd8df50, L_0x560b0bd8df50;
LS_0x560b0bd8dff0_0_12 .concat [ 1 1 1 1], L_0x560b0bd8df50, L_0x560b0bd8df50, L_0x560b0bd8df50, L_0x560b0bd8df50;
L_0x560b0bd8dff0 .concat [ 4 4 4 4], LS_0x560b0bd8dff0_0_0, LS_0x560b0bd8dff0_0_4, LS_0x560b0bd8dff0_0_8, LS_0x560b0bd8dff0_0_12;
L_0x560b0bd8e470 .part v0x560b0bd27860_0, 16, 6;
L_0x560b0bd8e510 .concat [ 6 16 0 0], L_0x560b0bd8e470, L_0x560b0bd8dff0;
S_0x560b0bd28690 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x560b0bd280a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd28890 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd28a00_0 .net *"_ivl_0", 21 0, L_0x560b0bd8d1d0;  1 drivers
v0x560b0bd28b00_0 .net *"_ivl_2", 21 0, L_0x560b0bd8d370;  1 drivers
v0x560b0bd28be0_0 .net "a", 21 0, v0x560b0bd27860_0;  alias, 1 drivers
v0x560b0bd28ce0_0 .net "b", 21 0, L_0x560b0bd8db90;  1 drivers
v0x560b0bd28da0_0 .net "control", 0 0, L_0x560b0bd8d090;  alias, 1 drivers
v0x560b0bd28eb0_0 .net "sum", 21 0, L_0x560b0bd8d410;  alias, 1 drivers
L_0x560b0bd8d1d0 .arith/sum 22, v0x560b0bd27860_0, L_0x560b0bd8db90;
L_0x560b0bd8d370 .arith/sub 22, v0x560b0bd27860_0, L_0x560b0bd8db90;
L_0x560b0bd8d410 .functor MUXZ 22, L_0x560b0bd8d370, L_0x560b0bd8d1d0, L_0x560b0bd8d090, C4<>;
S_0x560b0bd29010 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x560b0bd280a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd29210 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd29350_0 .net *"_ivl_0", 21 0, L_0x560b0bd8dc80;  1 drivers
v0x560b0bd29430_0 .net *"_ivl_2", 21 0, L_0x560b0bd8dd20;  1 drivers
v0x560b0bd29510_0 .net "a", 21 0, v0x560b0bd27af0_0;  alias, 1 drivers
v0x560b0bd29610_0 .net "b", 21 0, L_0x560b0bd8e510;  1 drivers
v0x560b0bd296d0_0 .net "control", 0 0, L_0x560b0bd8e400;  1 drivers
v0x560b0bd297e0_0 .net "sum", 21 0, L_0x560b0bd8ddc0;  alias, 1 drivers
L_0x560b0bd8dc80 .arith/sum 22, v0x560b0bd27af0_0, L_0x560b0bd8e510;
L_0x560b0bd8dd20 .arith/sub 22, v0x560b0bd27af0_0, L_0x560b0bd8e510;
L_0x560b0bd8ddc0 .functor MUXZ 22, L_0x560b0bd8dd20, L_0x560b0bd8dc80, L_0x560b0bd8e400, C4<>;
S_0x560b0bd29940 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x560b0bd280a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd29b20 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x560b0bd29c90_0 .net *"_ivl_0", 22 0, L_0x560b0bd8e6d0;  1 drivers
v0x560b0bd29d70_0 .net *"_ivl_2", 22 0, L_0x560b0bd8e7c0;  1 drivers
v0x560b0bd29e50_0 .net "a", 22 0, v0x560b0bd27d80_0;  alias, 1 drivers
v0x560b0bd29f50_0 .net "b", 22 0, L_0x7f8c29442690;  alias, 1 drivers
v0x560b0bd2a010_0 .net "control", 0 0, L_0x560b0bd8d090;  alias, 1 drivers
v0x560b0bd2a100_0 .net "sum", 22 0, L_0x560b0bd8e860;  alias, 1 drivers
L_0x560b0bd8e6d0 .arith/sum 23, v0x560b0bd27d80_0, L_0x7f8c29442690;
L_0x560b0bd8e7c0 .arith/sub 23, v0x560b0bd27d80_0, L_0x7f8c29442690;
L_0x560b0bd8e860 .functor MUXZ 23, L_0x560b0bd8e7c0, L_0x560b0bd8e6d0, L_0x560b0bd8d090, C4<>;
S_0x560b0bd2bc40 .scope module, "cs17" "cstageg" 3 93, 5 3 0, S_0x560b0bc2d7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x560b0bd2be20 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x560b0bd2be60 .param/l "shift" 0 5 4, +C4<00000000000000000000000000010001>;
P_0x560b0bd2bea0 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x560b0bd2bee0 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x560b0bd8d270 .functor NOT 1, L_0x560b0bd8ea90, C4<0>, C4<0>, C4<0>;
L_0x560b0bd8ef10 .functor NOT 1, v0x560b0bd2ebf0_0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd903a0 .functor NOT 1, L_0x560b0bd8ef80, C4<0>, C4<0>, C4<0>;
v0x560b0bd2de10_0 .net *"_ivl_1", 0 0, L_0x560b0bd8e9f0;  1 drivers
v0x560b0bd2df10_0 .net *"_ivl_11", 0 0, L_0x560b0bd8ede0;  1 drivers
v0x560b0bd2dff0_0 .net *"_ivl_12", 0 0, L_0x560b0bd8ef10;  1 drivers
v0x560b0bd2e0b0_0 .net *"_ivl_17", 0 0, L_0x560b0bd8f4d0;  1 drivers
v0x560b0bd2e190_0 .net *"_ivl_18", 16 0, L_0x560b0bd8f570;  1 drivers
v0x560b0bd2e2c0_0 .net *"_ivl_21", 4 0, L_0x560b0bd8f9f0;  1 drivers
v0x560b0bd2e3a0_0 .net *"_ivl_25", 0 0, L_0x560b0bd8fe50;  1 drivers
v0x560b0bd2e480_0 .net *"_ivl_26", 16 0, L_0x560b0bd8fef0;  1 drivers
v0x560b0bd2e560_0 .net *"_ivl_29", 4 0, L_0x560b0bd90410;  1 drivers
v0x560b0bd2e640_0 .net *"_ivl_3", 0 0, L_0x560b0bd8ea90;  1 drivers
v0x560b0bd2e720_0 .net *"_ivl_4", 0 0, L_0x560b0bd8d270;  1 drivers
v0x560b0bd2e800_0 .net *"_ivl_7", 0 0, L_0x560b0bd8ebc0;  1 drivers
L_0x7f8c294426d8 .functor BUFT 1, C4<00000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x560b0bd2e8e0_0 .net "ain", 22 0, L_0x7f8c294426d8;  1 drivers
v0x560b0bd2e9a0_0 .net "clk", 0 0, v0x560b0bd5dae0_0;  alias, 1 drivers
v0x560b0bd2eb50_0 .net "control", 0 0, L_0x560b0bd8ef80;  1 drivers
v0x560b0bd2ebf0_0 .var "control_h", 0 0;
v0x560b0bd2ec90_0 .net "control_l", 0 0, L_0x560b0bd8ecf0;  1 drivers
v0x560b0bd2ee60_0 .net "opin", 1 0, v0x560b0bd2b230_0;  alias, 1 drivers
v0x560b0bd2ef20_0 .var "opout", 1 0;
v0x560b0bd2efe0_0 .net "xin", 21 0, v0x560b0bd2b400_0;  alias, 1 drivers
v0x560b0bd2f0f0_0 .var "xout", 21 0;
v0x560b0bd2f1d0_0 .net "xv", 21 0, L_0x560b0bd8f300;  1 drivers
v0x560b0bd2f290_0 .net "yin", 21 0, v0x560b0bd2b690_0;  alias, 1 drivers
v0x560b0bd2f380_0 .var "yout", 21 0;
v0x560b0bd2f460_0 .net "yv", 21 0, L_0x560b0bd8fcc0;  1 drivers
v0x560b0bd2f520_0 .net "zin", 22 0, v0x560b0bd2b920_0;  alias, 1 drivers
v0x560b0bd2f610_0 .var "zout", 22 0;
v0x560b0bd2f6f0_0 .net "zv", 22 0, L_0x560b0bd90800;  1 drivers
L_0x560b0bd8e9f0 .part v0x560b0bd2b230_0, 0, 1;
L_0x560b0bd8ea90 .part v0x560b0bd2b690_0, 21, 1;
L_0x560b0bd8ebc0 .part v0x560b0bd2b920_0, 22, 1;
L_0x560b0bd8ecf0 .functor MUXZ 1, L_0x560b0bd8ebc0, L_0x560b0bd8d270, L_0x560b0bd8e9f0, C4<>;
L_0x560b0bd8ede0 .part v0x560b0bd2b230_0, 1, 1;
L_0x560b0bd8ef80 .functor MUXZ 1, L_0x560b0bd8ecf0, L_0x560b0bd8ef10, L_0x560b0bd8ede0, C4<>;
L_0x560b0bd8f4d0 .part v0x560b0bd2b690_0, 21, 1;
LS_0x560b0bd8f570_0_0 .concat [ 1 1 1 1], L_0x560b0bd8f4d0, L_0x560b0bd8f4d0, L_0x560b0bd8f4d0, L_0x560b0bd8f4d0;
LS_0x560b0bd8f570_0_4 .concat [ 1 1 1 1], L_0x560b0bd8f4d0, L_0x560b0bd8f4d0, L_0x560b0bd8f4d0, L_0x560b0bd8f4d0;
LS_0x560b0bd8f570_0_8 .concat [ 1 1 1 1], L_0x560b0bd8f4d0, L_0x560b0bd8f4d0, L_0x560b0bd8f4d0, L_0x560b0bd8f4d0;
LS_0x560b0bd8f570_0_12 .concat [ 1 1 1 1], L_0x560b0bd8f4d0, L_0x560b0bd8f4d0, L_0x560b0bd8f4d0, L_0x560b0bd8f4d0;
LS_0x560b0bd8f570_0_16 .concat [ 1 0 0 0], L_0x560b0bd8f4d0;
LS_0x560b0bd8f570_1_0 .concat [ 4 4 4 4], LS_0x560b0bd8f570_0_0, LS_0x560b0bd8f570_0_4, LS_0x560b0bd8f570_0_8, LS_0x560b0bd8f570_0_12;
LS_0x560b0bd8f570_1_4 .concat [ 1 0 0 0], LS_0x560b0bd8f570_0_16;
L_0x560b0bd8f570 .concat [ 16 1 0 0], LS_0x560b0bd8f570_1_0, LS_0x560b0bd8f570_1_4;
L_0x560b0bd8f9f0 .part v0x560b0bd2b690_0, 17, 5;
L_0x560b0bd8fa90 .concat [ 5 17 0 0], L_0x560b0bd8f9f0, L_0x560b0bd8f570;
L_0x560b0bd8fe50 .part v0x560b0bd2b400_0, 21, 1;
LS_0x560b0bd8fef0_0_0 .concat [ 1 1 1 1], L_0x560b0bd8fe50, L_0x560b0bd8fe50, L_0x560b0bd8fe50, L_0x560b0bd8fe50;
LS_0x560b0bd8fef0_0_4 .concat [ 1 1 1 1], L_0x560b0bd8fe50, L_0x560b0bd8fe50, L_0x560b0bd8fe50, L_0x560b0bd8fe50;
LS_0x560b0bd8fef0_0_8 .concat [ 1 1 1 1], L_0x560b0bd8fe50, L_0x560b0bd8fe50, L_0x560b0bd8fe50, L_0x560b0bd8fe50;
LS_0x560b0bd8fef0_0_12 .concat [ 1 1 1 1], L_0x560b0bd8fe50, L_0x560b0bd8fe50, L_0x560b0bd8fe50, L_0x560b0bd8fe50;
LS_0x560b0bd8fef0_0_16 .concat [ 1 0 0 0], L_0x560b0bd8fe50;
LS_0x560b0bd8fef0_1_0 .concat [ 4 4 4 4], LS_0x560b0bd8fef0_0_0, LS_0x560b0bd8fef0_0_4, LS_0x560b0bd8fef0_0_8, LS_0x560b0bd8fef0_0_12;
LS_0x560b0bd8fef0_1_4 .concat [ 1 0 0 0], LS_0x560b0bd8fef0_0_16;
L_0x560b0bd8fef0 .concat [ 16 1 0 0], LS_0x560b0bd8fef0_1_0, LS_0x560b0bd8fef0_1_4;
L_0x560b0bd90410 .part v0x560b0bd2b400_0, 17, 5;
L_0x560b0bd904b0 .concat [ 5 17 0 0], L_0x560b0bd90410, L_0x560b0bd8fef0;
S_0x560b0bd2c230 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x560b0bd2bc40;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd2c430 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd2c5a0_0 .net *"_ivl_0", 21 0, L_0x560b0bd8f0c0;  1 drivers
v0x560b0bd2c6a0_0 .net *"_ivl_2", 21 0, L_0x560b0bd8f260;  1 drivers
v0x560b0bd2c780_0 .net "a", 21 0, v0x560b0bd2b400_0;  alias, 1 drivers
v0x560b0bd2c880_0 .net "b", 21 0, L_0x560b0bd8fa90;  1 drivers
v0x560b0bd2c940_0 .net "control", 0 0, L_0x560b0bd8ef80;  alias, 1 drivers
v0x560b0bd2ca50_0 .net "sum", 21 0, L_0x560b0bd8f300;  alias, 1 drivers
L_0x560b0bd8f0c0 .arith/sum 22, v0x560b0bd2b400_0, L_0x560b0bd8fa90;
L_0x560b0bd8f260 .arith/sub 22, v0x560b0bd2b400_0, L_0x560b0bd8fa90;
L_0x560b0bd8f300 .functor MUXZ 22, L_0x560b0bd8f260, L_0x560b0bd8f0c0, L_0x560b0bd8ef80, C4<>;
S_0x560b0bd2cbb0 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x560b0bd2bc40;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd2cdb0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd2cef0_0 .net *"_ivl_0", 21 0, L_0x560b0bd8fb80;  1 drivers
v0x560b0bd2cfd0_0 .net *"_ivl_2", 21 0, L_0x560b0bd8fc20;  1 drivers
v0x560b0bd2d0b0_0 .net "a", 21 0, v0x560b0bd2b690_0;  alias, 1 drivers
v0x560b0bd2d1b0_0 .net "b", 21 0, L_0x560b0bd904b0;  1 drivers
v0x560b0bd2d270_0 .net "control", 0 0, L_0x560b0bd903a0;  1 drivers
v0x560b0bd2d380_0 .net "sum", 21 0, L_0x560b0bd8fcc0;  alias, 1 drivers
L_0x560b0bd8fb80 .arith/sum 22, v0x560b0bd2b690_0, L_0x560b0bd904b0;
L_0x560b0bd8fc20 .arith/sub 22, v0x560b0bd2b690_0, L_0x560b0bd904b0;
L_0x560b0bd8fcc0 .functor MUXZ 22, L_0x560b0bd8fc20, L_0x560b0bd8fb80, L_0x560b0bd903a0, C4<>;
S_0x560b0bd2d4e0 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x560b0bd2bc40;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd2d6c0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x560b0bd2d830_0 .net *"_ivl_0", 22 0, L_0x560b0bd90670;  1 drivers
v0x560b0bd2d910_0 .net *"_ivl_2", 22 0, L_0x560b0bd90760;  1 drivers
v0x560b0bd2d9f0_0 .net "a", 22 0, v0x560b0bd2b920_0;  alias, 1 drivers
v0x560b0bd2daf0_0 .net "b", 22 0, L_0x7f8c294426d8;  alias, 1 drivers
v0x560b0bd2dbb0_0 .net "control", 0 0, L_0x560b0bd8ef80;  alias, 1 drivers
v0x560b0bd2dca0_0 .net "sum", 22 0, L_0x560b0bd90800;  alias, 1 drivers
L_0x560b0bd90670 .arith/sum 23, v0x560b0bd2b920_0, L_0x7f8c294426d8;
L_0x560b0bd90760 .arith/sub 23, v0x560b0bd2b920_0, L_0x7f8c294426d8;
L_0x560b0bd90800 .functor MUXZ 23, L_0x560b0bd90760, L_0x560b0bd90670, L_0x560b0bd8ef80, C4<>;
S_0x560b0bd2f930 .scope module, "cs18" "cstageg" 3 94, 5 3 0, S_0x560b0bc2d7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x560b0bd2fb10 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x560b0bd2fb50 .param/l "shift" 0 5 4, +C4<00000000000000000000000000010010>;
P_0x560b0bd2fb90 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x560b0bd2fbd0 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x560b0bd8f160 .functor NOT 1, L_0x560b0bd90a30, C4<0>, C4<0>, C4<0>;
L_0x560b0bd90e20 .functor NOT 1, v0x560b0bd327d0_0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd922c0 .functor NOT 1, L_0x560b0bd90e90, C4<0>, C4<0>, C4<0>;
v0x560b0bd31b00_0 .net *"_ivl_1", 0 0, L_0x560b0bd90990;  1 drivers
v0x560b0bd31c00_0 .net *"_ivl_11", 0 0, L_0x560b0bd90cf0;  1 drivers
v0x560b0bd31ce0_0 .net *"_ivl_12", 0 0, L_0x560b0bd90e20;  1 drivers
v0x560b0bd31da0_0 .net *"_ivl_17", 0 0, L_0x560b0bd91390;  1 drivers
v0x560b0bd31e80_0 .net *"_ivl_18", 17 0, L_0x560b0bd91430;  1 drivers
v0x560b0bd31fb0_0 .net *"_ivl_21", 3 0, L_0x560b0bd918b0;  1 drivers
v0x560b0bd32090_0 .net *"_ivl_25", 0 0, L_0x560b0bd91d70;  1 drivers
v0x560b0bd32170_0 .net *"_ivl_26", 17 0, L_0x560b0bd91e10;  1 drivers
v0x560b0bd32250_0 .net *"_ivl_29", 3 0, L_0x560b0bd92330;  1 drivers
v0x560b0bd32330_0 .net *"_ivl_3", 0 0, L_0x560b0bd90a30;  1 drivers
v0x560b0bd32410_0 .net *"_ivl_4", 0 0, L_0x560b0bd8f160;  1 drivers
v0x560b0bd324f0_0 .net *"_ivl_7", 0 0, L_0x560b0bd90ad0;  1 drivers
L_0x7f8c29442720 .functor BUFT 1, C4<00000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x560b0bd325d0_0 .net "ain", 22 0, L_0x7f8c29442720;  1 drivers
v0x560b0bd32690_0 .net "clk", 0 0, v0x560b0bd5dae0_0;  alias, 1 drivers
v0x560b0bd32730_0 .net "control", 0 0, L_0x560b0bd90e90;  1 drivers
v0x560b0bd327d0_0 .var "control_h", 0 0;
v0x560b0bd32870_0 .net "control_l", 0 0, L_0x560b0bd90c00;  1 drivers
v0x560b0bd32a40_0 .net "opin", 1 0, v0x560b0bd2ef20_0;  alias, 1 drivers
v0x560b0bd32b00_0 .var "opout", 1 0;
v0x560b0bd32bc0_0 .net "xin", 21 0, v0x560b0bd2f0f0_0;  alias, 1 drivers
v0x560b0bd32cd0_0 .var "xout", 21 0;
v0x560b0bd32db0_0 .net "xv", 21 0, L_0x560b0bd91210;  1 drivers
v0x560b0bd32e70_0 .net "yin", 21 0, v0x560b0bd2f380_0;  alias, 1 drivers
v0x560b0bd32f60_0 .var "yout", 21 0;
v0x560b0bd33040_0 .net "yv", 21 0, L_0x560b0bd91be0;  1 drivers
v0x560b0bd33100_0 .net "zin", 22 0, v0x560b0bd2f610_0;  alias, 1 drivers
v0x560b0bd331f0_0 .var "zout", 22 0;
v0x560b0bd332d0_0 .net "zv", 22 0, L_0x560b0bd92720;  1 drivers
L_0x560b0bd90990 .part v0x560b0bd2ef20_0, 0, 1;
L_0x560b0bd90a30 .part v0x560b0bd2f380_0, 21, 1;
L_0x560b0bd90ad0 .part v0x560b0bd2f610_0, 22, 1;
L_0x560b0bd90c00 .functor MUXZ 1, L_0x560b0bd90ad0, L_0x560b0bd8f160, L_0x560b0bd90990, C4<>;
L_0x560b0bd90cf0 .part v0x560b0bd2ef20_0, 1, 1;
L_0x560b0bd90e90 .functor MUXZ 1, L_0x560b0bd90c00, L_0x560b0bd90e20, L_0x560b0bd90cf0, C4<>;
L_0x560b0bd91390 .part v0x560b0bd2f380_0, 21, 1;
LS_0x560b0bd91430_0_0 .concat [ 1 1 1 1], L_0x560b0bd91390, L_0x560b0bd91390, L_0x560b0bd91390, L_0x560b0bd91390;
LS_0x560b0bd91430_0_4 .concat [ 1 1 1 1], L_0x560b0bd91390, L_0x560b0bd91390, L_0x560b0bd91390, L_0x560b0bd91390;
LS_0x560b0bd91430_0_8 .concat [ 1 1 1 1], L_0x560b0bd91390, L_0x560b0bd91390, L_0x560b0bd91390, L_0x560b0bd91390;
LS_0x560b0bd91430_0_12 .concat [ 1 1 1 1], L_0x560b0bd91390, L_0x560b0bd91390, L_0x560b0bd91390, L_0x560b0bd91390;
LS_0x560b0bd91430_0_16 .concat [ 1 1 0 0], L_0x560b0bd91390, L_0x560b0bd91390;
LS_0x560b0bd91430_1_0 .concat [ 4 4 4 4], LS_0x560b0bd91430_0_0, LS_0x560b0bd91430_0_4, LS_0x560b0bd91430_0_8, LS_0x560b0bd91430_0_12;
LS_0x560b0bd91430_1_4 .concat [ 2 0 0 0], LS_0x560b0bd91430_0_16;
L_0x560b0bd91430 .concat [ 16 2 0 0], LS_0x560b0bd91430_1_0, LS_0x560b0bd91430_1_4;
L_0x560b0bd918b0 .part v0x560b0bd2f380_0, 18, 4;
L_0x560b0bd91950 .concat [ 4 18 0 0], L_0x560b0bd918b0, L_0x560b0bd91430;
L_0x560b0bd91d70 .part v0x560b0bd2f0f0_0, 21, 1;
LS_0x560b0bd91e10_0_0 .concat [ 1 1 1 1], L_0x560b0bd91d70, L_0x560b0bd91d70, L_0x560b0bd91d70, L_0x560b0bd91d70;
LS_0x560b0bd91e10_0_4 .concat [ 1 1 1 1], L_0x560b0bd91d70, L_0x560b0bd91d70, L_0x560b0bd91d70, L_0x560b0bd91d70;
LS_0x560b0bd91e10_0_8 .concat [ 1 1 1 1], L_0x560b0bd91d70, L_0x560b0bd91d70, L_0x560b0bd91d70, L_0x560b0bd91d70;
LS_0x560b0bd91e10_0_12 .concat [ 1 1 1 1], L_0x560b0bd91d70, L_0x560b0bd91d70, L_0x560b0bd91d70, L_0x560b0bd91d70;
LS_0x560b0bd91e10_0_16 .concat [ 1 1 0 0], L_0x560b0bd91d70, L_0x560b0bd91d70;
LS_0x560b0bd91e10_1_0 .concat [ 4 4 4 4], LS_0x560b0bd91e10_0_0, LS_0x560b0bd91e10_0_4, LS_0x560b0bd91e10_0_8, LS_0x560b0bd91e10_0_12;
LS_0x560b0bd91e10_1_4 .concat [ 2 0 0 0], LS_0x560b0bd91e10_0_16;
L_0x560b0bd91e10 .concat [ 16 2 0 0], LS_0x560b0bd91e10_1_0, LS_0x560b0bd91e10_1_4;
L_0x560b0bd92330 .part v0x560b0bd2f0f0_0, 18, 4;
L_0x560b0bd923d0 .concat [ 4 18 0 0], L_0x560b0bd92330, L_0x560b0bd91e10;
S_0x560b0bd2ff20 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x560b0bd2f930;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd30120 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd30290_0 .net *"_ivl_0", 21 0, L_0x560b0bd90fd0;  1 drivers
v0x560b0bd30390_0 .net *"_ivl_2", 21 0, L_0x560b0bd91170;  1 drivers
v0x560b0bd30470_0 .net "a", 21 0, v0x560b0bd2f0f0_0;  alias, 1 drivers
v0x560b0bd30570_0 .net "b", 21 0, L_0x560b0bd91950;  1 drivers
v0x560b0bd30630_0 .net "control", 0 0, L_0x560b0bd90e90;  alias, 1 drivers
v0x560b0bd30740_0 .net "sum", 21 0, L_0x560b0bd91210;  alias, 1 drivers
L_0x560b0bd90fd0 .arith/sum 22, v0x560b0bd2f0f0_0, L_0x560b0bd91950;
L_0x560b0bd91170 .arith/sub 22, v0x560b0bd2f0f0_0, L_0x560b0bd91950;
L_0x560b0bd91210 .functor MUXZ 22, L_0x560b0bd91170, L_0x560b0bd90fd0, L_0x560b0bd90e90, C4<>;
S_0x560b0bd308a0 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x560b0bd2f930;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd30aa0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd30be0_0 .net *"_ivl_0", 21 0, L_0x560b0bd91aa0;  1 drivers
v0x560b0bd30cc0_0 .net *"_ivl_2", 21 0, L_0x560b0bd91b40;  1 drivers
v0x560b0bd30da0_0 .net "a", 21 0, v0x560b0bd2f380_0;  alias, 1 drivers
v0x560b0bd30ea0_0 .net "b", 21 0, L_0x560b0bd923d0;  1 drivers
v0x560b0bd30f60_0 .net "control", 0 0, L_0x560b0bd922c0;  1 drivers
v0x560b0bd31070_0 .net "sum", 21 0, L_0x560b0bd91be0;  alias, 1 drivers
L_0x560b0bd91aa0 .arith/sum 22, v0x560b0bd2f380_0, L_0x560b0bd923d0;
L_0x560b0bd91b40 .arith/sub 22, v0x560b0bd2f380_0, L_0x560b0bd923d0;
L_0x560b0bd91be0 .functor MUXZ 22, L_0x560b0bd91b40, L_0x560b0bd91aa0, L_0x560b0bd922c0, C4<>;
S_0x560b0bd311d0 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x560b0bd2f930;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd313b0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x560b0bd31520_0 .net *"_ivl_0", 22 0, L_0x560b0bd92590;  1 drivers
v0x560b0bd31600_0 .net *"_ivl_2", 22 0, L_0x560b0bd92680;  1 drivers
v0x560b0bd316e0_0 .net "a", 22 0, v0x560b0bd2f610_0;  alias, 1 drivers
v0x560b0bd317e0_0 .net "b", 22 0, L_0x7f8c29442720;  alias, 1 drivers
v0x560b0bd318a0_0 .net "control", 0 0, L_0x560b0bd90e90;  alias, 1 drivers
v0x560b0bd31990_0 .net "sum", 22 0, L_0x560b0bd92720;  alias, 1 drivers
L_0x560b0bd92590 .arith/sum 23, v0x560b0bd2f610_0, L_0x7f8c29442720;
L_0x560b0bd92680 .arith/sub 23, v0x560b0bd2f610_0, L_0x7f8c29442720;
L_0x560b0bd92720 .functor MUXZ 23, L_0x560b0bd92680, L_0x560b0bd92590, L_0x560b0bd90e90, C4<>;
S_0x560b0bd33510 .scope module, "cs19" "cstageg" 3 95, 5 3 0, S_0x560b0bc2d7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x560b0bd336f0 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x560b0bd33730 .param/l "shift" 0 5 4, +C4<00000000000000000000000000010011>;
P_0x560b0bd33770 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x560b0bd337b0 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x560b0bd91070 .functor NOT 1, L_0x560b0bd92950, C4<0>, C4<0>, C4<0>;
L_0x560b0bd92d40 .functor NOT 1, v0x560b0bd363b0_0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd941f0 .functor NOT 1, L_0x560b0bd92db0, C4<0>, C4<0>, C4<0>;
v0x560b0bd356e0_0 .net *"_ivl_1", 0 0, L_0x560b0bd928b0;  1 drivers
v0x560b0bd357e0_0 .net *"_ivl_11", 0 0, L_0x560b0bd92c10;  1 drivers
v0x560b0bd358c0_0 .net *"_ivl_12", 0 0, L_0x560b0bd92d40;  1 drivers
v0x560b0bd35980_0 .net *"_ivl_17", 0 0, L_0x560b0bd93300;  1 drivers
v0x560b0bd35a60_0 .net *"_ivl_18", 18 0, L_0x560b0bd933a0;  1 drivers
v0x560b0bd35b90_0 .net *"_ivl_21", 2 0, L_0x560b0bd93830;  1 drivers
v0x560b0bd35c70_0 .net *"_ivl_25", 0 0, L_0x560b0bd93c90;  1 drivers
v0x560b0bd35d50_0 .net *"_ivl_26", 18 0, L_0x560b0bd93d30;  1 drivers
v0x560b0bd35e30_0 .net *"_ivl_29", 2 0, L_0x560b0bd94260;  1 drivers
v0x560b0bd35f10_0 .net *"_ivl_3", 0 0, L_0x560b0bd92950;  1 drivers
v0x560b0bd35ff0_0 .net *"_ivl_4", 0 0, L_0x560b0bd91070;  1 drivers
v0x560b0bd360d0_0 .net *"_ivl_7", 0 0, L_0x560b0bd929f0;  1 drivers
L_0x7f8c29442768 .functor BUFT 1, C4<00000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560b0bd361b0_0 .net "ain", 22 0, L_0x7f8c29442768;  1 drivers
v0x560b0bd36270_0 .net "clk", 0 0, v0x560b0bd5dae0_0;  alias, 1 drivers
v0x560b0bd36310_0 .net "control", 0 0, L_0x560b0bd92db0;  1 drivers
v0x560b0bd363b0_0 .var "control_h", 0 0;
v0x560b0bd36450_0 .net "control_l", 0 0, L_0x560b0bd92b20;  1 drivers
v0x560b0bd36620_0 .net "opin", 1 0, v0x560b0bd32b00_0;  alias, 1 drivers
v0x560b0bd366e0_0 .var "opout", 1 0;
v0x560b0bd367a0_0 .net "xin", 21 0, v0x560b0bd32cd0_0;  alias, 1 drivers
v0x560b0bd368b0_0 .var "xout", 21 0;
v0x560b0bd36990_0 .net "xv", 21 0, L_0x560b0bd93130;  1 drivers
v0x560b0bd36a50_0 .net "yin", 21 0, v0x560b0bd32f60_0;  alias, 1 drivers
v0x560b0bd36b40_0 .var "yout", 21 0;
v0x560b0bd36c20_0 .net "yv", 21 0, L_0x560b0bd93b00;  1 drivers
v0x560b0bd36ce0_0 .net "zin", 22 0, v0x560b0bd331f0_0;  alias, 1 drivers
v0x560b0bd36dd0_0 .var "zout", 22 0;
v0x560b0bd36eb0_0 .net "zv", 22 0, L_0x560b0bd94650;  1 drivers
L_0x560b0bd928b0 .part v0x560b0bd32b00_0, 0, 1;
L_0x560b0bd92950 .part v0x560b0bd32f60_0, 21, 1;
L_0x560b0bd929f0 .part v0x560b0bd331f0_0, 22, 1;
L_0x560b0bd92b20 .functor MUXZ 1, L_0x560b0bd929f0, L_0x560b0bd91070, L_0x560b0bd928b0, C4<>;
L_0x560b0bd92c10 .part v0x560b0bd32b00_0, 1, 1;
L_0x560b0bd92db0 .functor MUXZ 1, L_0x560b0bd92b20, L_0x560b0bd92d40, L_0x560b0bd92c10, C4<>;
L_0x560b0bd93300 .part v0x560b0bd32f60_0, 21, 1;
LS_0x560b0bd933a0_0_0 .concat [ 1 1 1 1], L_0x560b0bd93300, L_0x560b0bd93300, L_0x560b0bd93300, L_0x560b0bd93300;
LS_0x560b0bd933a0_0_4 .concat [ 1 1 1 1], L_0x560b0bd93300, L_0x560b0bd93300, L_0x560b0bd93300, L_0x560b0bd93300;
LS_0x560b0bd933a0_0_8 .concat [ 1 1 1 1], L_0x560b0bd93300, L_0x560b0bd93300, L_0x560b0bd93300, L_0x560b0bd93300;
LS_0x560b0bd933a0_0_12 .concat [ 1 1 1 1], L_0x560b0bd93300, L_0x560b0bd93300, L_0x560b0bd93300, L_0x560b0bd93300;
LS_0x560b0bd933a0_0_16 .concat [ 1 1 1 0], L_0x560b0bd93300, L_0x560b0bd93300, L_0x560b0bd93300;
LS_0x560b0bd933a0_1_0 .concat [ 4 4 4 4], LS_0x560b0bd933a0_0_0, LS_0x560b0bd933a0_0_4, LS_0x560b0bd933a0_0_8, LS_0x560b0bd933a0_0_12;
LS_0x560b0bd933a0_1_4 .concat [ 3 0 0 0], LS_0x560b0bd933a0_0_16;
L_0x560b0bd933a0 .concat [ 16 3 0 0], LS_0x560b0bd933a0_1_0, LS_0x560b0bd933a0_1_4;
L_0x560b0bd93830 .part v0x560b0bd32f60_0, 19, 3;
L_0x560b0bd938d0 .concat [ 3 19 0 0], L_0x560b0bd93830, L_0x560b0bd933a0;
L_0x560b0bd93c90 .part v0x560b0bd32cd0_0, 21, 1;
LS_0x560b0bd93d30_0_0 .concat [ 1 1 1 1], L_0x560b0bd93c90, L_0x560b0bd93c90, L_0x560b0bd93c90, L_0x560b0bd93c90;
LS_0x560b0bd93d30_0_4 .concat [ 1 1 1 1], L_0x560b0bd93c90, L_0x560b0bd93c90, L_0x560b0bd93c90, L_0x560b0bd93c90;
LS_0x560b0bd93d30_0_8 .concat [ 1 1 1 1], L_0x560b0bd93c90, L_0x560b0bd93c90, L_0x560b0bd93c90, L_0x560b0bd93c90;
LS_0x560b0bd93d30_0_12 .concat [ 1 1 1 1], L_0x560b0bd93c90, L_0x560b0bd93c90, L_0x560b0bd93c90, L_0x560b0bd93c90;
LS_0x560b0bd93d30_0_16 .concat [ 1 1 1 0], L_0x560b0bd93c90, L_0x560b0bd93c90, L_0x560b0bd93c90;
LS_0x560b0bd93d30_1_0 .concat [ 4 4 4 4], LS_0x560b0bd93d30_0_0, LS_0x560b0bd93d30_0_4, LS_0x560b0bd93d30_0_8, LS_0x560b0bd93d30_0_12;
LS_0x560b0bd93d30_1_4 .concat [ 3 0 0 0], LS_0x560b0bd93d30_0_16;
L_0x560b0bd93d30 .concat [ 16 3 0 0], LS_0x560b0bd93d30_1_0, LS_0x560b0bd93d30_1_4;
L_0x560b0bd94260 .part v0x560b0bd32cd0_0, 19, 3;
L_0x560b0bd94300 .concat [ 3 19 0 0], L_0x560b0bd94260, L_0x560b0bd93d30;
S_0x560b0bd33b00 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x560b0bd33510;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd33d00 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd33e70_0 .net *"_ivl_0", 21 0, L_0x560b0bd92ef0;  1 drivers
v0x560b0bd33f70_0 .net *"_ivl_2", 21 0, L_0x560b0bd93090;  1 drivers
v0x560b0bd34050_0 .net "a", 21 0, v0x560b0bd32cd0_0;  alias, 1 drivers
v0x560b0bd34150_0 .net "b", 21 0, L_0x560b0bd938d0;  1 drivers
v0x560b0bd34210_0 .net "control", 0 0, L_0x560b0bd92db0;  alias, 1 drivers
v0x560b0bd34320_0 .net "sum", 21 0, L_0x560b0bd93130;  alias, 1 drivers
L_0x560b0bd92ef0 .arith/sum 22, v0x560b0bd32cd0_0, L_0x560b0bd938d0;
L_0x560b0bd93090 .arith/sub 22, v0x560b0bd32cd0_0, L_0x560b0bd938d0;
L_0x560b0bd93130 .functor MUXZ 22, L_0x560b0bd93090, L_0x560b0bd92ef0, L_0x560b0bd92db0, C4<>;
S_0x560b0bd34480 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x560b0bd33510;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd34680 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd347c0_0 .net *"_ivl_0", 21 0, L_0x560b0bd939c0;  1 drivers
v0x560b0bd348a0_0 .net *"_ivl_2", 21 0, L_0x560b0bd93a60;  1 drivers
v0x560b0bd34980_0 .net "a", 21 0, v0x560b0bd32f60_0;  alias, 1 drivers
v0x560b0bd34a80_0 .net "b", 21 0, L_0x560b0bd94300;  1 drivers
v0x560b0bd34b40_0 .net "control", 0 0, L_0x560b0bd941f0;  1 drivers
v0x560b0bd34c50_0 .net "sum", 21 0, L_0x560b0bd93b00;  alias, 1 drivers
L_0x560b0bd939c0 .arith/sum 22, v0x560b0bd32f60_0, L_0x560b0bd94300;
L_0x560b0bd93a60 .arith/sub 22, v0x560b0bd32f60_0, L_0x560b0bd94300;
L_0x560b0bd93b00 .functor MUXZ 22, L_0x560b0bd93a60, L_0x560b0bd939c0, L_0x560b0bd941f0, C4<>;
S_0x560b0bd34db0 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x560b0bd33510;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd34f90 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x560b0bd35100_0 .net *"_ivl_0", 22 0, L_0x560b0bd944c0;  1 drivers
v0x560b0bd351e0_0 .net *"_ivl_2", 22 0, L_0x560b0bd945b0;  1 drivers
v0x560b0bd352c0_0 .net "a", 22 0, v0x560b0bd331f0_0;  alias, 1 drivers
v0x560b0bd353c0_0 .net "b", 22 0, L_0x7f8c29442768;  alias, 1 drivers
v0x560b0bd35480_0 .net "control", 0 0, L_0x560b0bd92db0;  alias, 1 drivers
v0x560b0bd35570_0 .net "sum", 22 0, L_0x560b0bd94650;  alias, 1 drivers
L_0x560b0bd944c0 .arith/sum 23, v0x560b0bd331f0_0, L_0x7f8c29442768;
L_0x560b0bd945b0 .arith/sub 23, v0x560b0bd331f0_0, L_0x7f8c29442768;
L_0x560b0bd94650 .functor MUXZ 23, L_0x560b0bd945b0, L_0x560b0bd944c0, L_0x560b0bd92db0, C4<>;
S_0x560b0bd370f0 .scope module, "cs2" "cstageg" 3 78, 5 3 0, S_0x560b0bc2d7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x560b0bd373e0 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x560b0bd37420 .param/l "shift" 0 5 4, +C4<00000000000000000000000000000010>;
P_0x560b0bd37460 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x560b0bd374a0 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x560b0bd72bc0 .functor NOT 1, L_0x560b0bd73f20, C4<0>, C4<0>, C4<0>;
L_0x560b0bd74350 .functor NOT 1, v0x560b0bd3a0a0_0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd752a0 .functor NOT 1, L_0x560b0bd743c0, C4<0>, C4<0>, C4<0>;
v0x560b0bd393d0_0 .net *"_ivl_1", 0 0, L_0x560b0bd73e80;  1 drivers
v0x560b0bd394d0_0 .net *"_ivl_11", 0 0, L_0x560b0bd74220;  1 drivers
v0x560b0bd395b0_0 .net *"_ivl_12", 0 0, L_0x560b0bd74350;  1 drivers
v0x560b0bd39670_0 .net *"_ivl_17", 0 0, L_0x560b0bd74910;  1 drivers
v0x560b0bd39750_0 .net *"_ivl_18", 1 0, L_0x560b0bd749b0;  1 drivers
v0x560b0bd39880_0 .net *"_ivl_21", 19 0, L_0x560b0bd74af0;  1 drivers
v0x560b0bd39960_0 .net *"_ivl_25", 0 0, L_0x560b0bd75110;  1 drivers
v0x560b0bd39a40_0 .net *"_ivl_26", 1 0, L_0x560b0bd751b0;  1 drivers
v0x560b0bd39b20_0 .net *"_ivl_29", 19 0, L_0x560b0bd75310;  1 drivers
v0x560b0bd39c00_0 .net *"_ivl_3", 0 0, L_0x560b0bd73f20;  1 drivers
v0x560b0bd39ce0_0 .net *"_ivl_4", 0 0, L_0x560b0bd72bc0;  1 drivers
v0x560b0bd39dc0_0 .net *"_ivl_7", 0 0, L_0x560b0bd74050;  1 drivers
L_0x7f8c294422a0 .functor BUFT 1, C4<00001001111110110011100>, C4<0>, C4<0>, C4<0>;
v0x560b0bd39ea0_0 .net "ain", 22 0, L_0x7f8c294422a0;  1 drivers
v0x560b0bd39f60_0 .net "clk", 0 0, v0x560b0bd5dae0_0;  alias, 1 drivers
v0x560b0bd3a000_0 .net "control", 0 0, L_0x560b0bd743c0;  1 drivers
v0x560b0bd3a0a0_0 .var "control_h", 0 0;
v0x560b0bd3a140_0 .net "control_l", 0 0, L_0x560b0bd74180;  1 drivers
v0x560b0bd3a310_0 .net "opin", 1 0, v0x560b0bc5e910_0;  alias, 1 drivers
v0x560b0bd3a3d0_0 .var "opout", 1 0;
v0x560b0bd3a490_0 .net "xin", 21 0, v0x560b0bc61210_0;  alias, 1 drivers
v0x560b0bd3a5a0_0 .var "xout", 21 0;
v0x560b0bd3a680_0 .net "xv", 21 0, L_0x560b0bd74740;  1 drivers
v0x560b0bd3a740_0 .net "yin", 21 0, v0x560b0bc51ac0_0;  alias, 1 drivers
v0x560b0bd3a830_0 .var "yout", 21 0;
v0x560b0bd3a910_0 .net "yv", 21 0, L_0x560b0bd74f80;  1 drivers
v0x560b0bd3a9d0_0 .net "zin", 22 0, v0x560b0bc56790_0;  alias, 1 drivers
v0x560b0bd3aac0_0 .var "zout", 22 0;
v0x560b0bd3aba0_0 .net "zv", 22 0, L_0x560b0bd75750;  1 drivers
L_0x560b0bd73e80 .part v0x560b0bc5e910_0, 0, 1;
L_0x560b0bd73f20 .part v0x560b0bc51ac0_0, 21, 1;
L_0x560b0bd74050 .part v0x560b0bc56790_0, 22, 1;
L_0x560b0bd74180 .functor MUXZ 1, L_0x560b0bd74050, L_0x560b0bd72bc0, L_0x560b0bd73e80, C4<>;
L_0x560b0bd74220 .part v0x560b0bc5e910_0, 1, 1;
L_0x560b0bd743c0 .functor MUXZ 1, L_0x560b0bd74180, L_0x560b0bd74350, L_0x560b0bd74220, C4<>;
L_0x560b0bd74910 .part v0x560b0bc51ac0_0, 21, 1;
L_0x560b0bd749b0 .concat [ 1 1 0 0], L_0x560b0bd74910, L_0x560b0bd74910;
L_0x560b0bd74af0 .part v0x560b0bc51ac0_0, 2, 20;
L_0x560b0bd74b90 .concat [ 20 2 0 0], L_0x560b0bd74af0, L_0x560b0bd749b0;
L_0x560b0bd75110 .part v0x560b0bc61210_0, 21, 1;
L_0x560b0bd751b0 .concat [ 1 1 0 0], L_0x560b0bd75110, L_0x560b0bd75110;
L_0x560b0bd75310 .part v0x560b0bc61210_0, 2, 20;
L_0x560b0bd753b0 .concat [ 20 2 0 0], L_0x560b0bd75310, L_0x560b0bd751b0;
S_0x560b0bd377f0 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x560b0bd370f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd379f0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd37b60_0 .net *"_ivl_0", 21 0, L_0x560b0bd74500;  1 drivers
v0x560b0bd37c60_0 .net *"_ivl_2", 21 0, L_0x560b0bd746a0;  1 drivers
v0x560b0bd37d40_0 .net "a", 21 0, v0x560b0bc61210_0;  alias, 1 drivers
v0x560b0bd37e40_0 .net "b", 21 0, L_0x560b0bd74b90;  1 drivers
v0x560b0bd37f00_0 .net "control", 0 0, L_0x560b0bd743c0;  alias, 1 drivers
v0x560b0bd38010_0 .net "sum", 21 0, L_0x560b0bd74740;  alias, 1 drivers
L_0x560b0bd74500 .arith/sum 22, v0x560b0bc61210_0, L_0x560b0bd74b90;
L_0x560b0bd746a0 .arith/sub 22, v0x560b0bc61210_0, L_0x560b0bd74b90;
L_0x560b0bd74740 .functor MUXZ 22, L_0x560b0bd746a0, L_0x560b0bd74500, L_0x560b0bd743c0, C4<>;
S_0x560b0bd38170 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x560b0bd370f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd38370 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd384b0_0 .net *"_ivl_0", 21 0, L_0x560b0bd74d30;  1 drivers
v0x560b0bd38590_0 .net *"_ivl_2", 21 0, L_0x560b0bd74dd0;  1 drivers
v0x560b0bd38670_0 .net "a", 21 0, v0x560b0bc51ac0_0;  alias, 1 drivers
v0x560b0bd38770_0 .net "b", 21 0, L_0x560b0bd753b0;  1 drivers
v0x560b0bd38830_0 .net "control", 0 0, L_0x560b0bd752a0;  1 drivers
v0x560b0bd38940_0 .net "sum", 21 0, L_0x560b0bd74f80;  alias, 1 drivers
L_0x560b0bd74d30 .arith/sum 22, v0x560b0bc51ac0_0, L_0x560b0bd753b0;
L_0x560b0bd74dd0 .arith/sub 22, v0x560b0bc51ac0_0, L_0x560b0bd753b0;
L_0x560b0bd74f80 .functor MUXZ 22, L_0x560b0bd74dd0, L_0x560b0bd74d30, L_0x560b0bd752a0, C4<>;
S_0x560b0bd38aa0 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x560b0bd370f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd38c80 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x560b0bd38df0_0 .net *"_ivl_0", 22 0, L_0x560b0bd755c0;  1 drivers
v0x560b0bd38ed0_0 .net *"_ivl_2", 22 0, L_0x560b0bd756b0;  1 drivers
v0x560b0bd38fb0_0 .net "a", 22 0, v0x560b0bc56790_0;  alias, 1 drivers
v0x560b0bd390b0_0 .net "b", 22 0, L_0x7f8c294422a0;  alias, 1 drivers
v0x560b0bd39170_0 .net "control", 0 0, L_0x560b0bd743c0;  alias, 1 drivers
v0x560b0bd39260_0 .net "sum", 22 0, L_0x560b0bd75750;  alias, 1 drivers
L_0x560b0bd755c0 .arith/sum 23, v0x560b0bc56790_0, L_0x7f8c294422a0;
L_0x560b0bd756b0 .arith/sub 23, v0x560b0bc56790_0, L_0x7f8c294422a0;
L_0x560b0bd75750 .functor MUXZ 23, L_0x560b0bd756b0, L_0x560b0bd755c0, L_0x560b0bd743c0, C4<>;
S_0x560b0bd3ade0 .scope module, "cs20" "cstageg" 3 96, 5 3 0, S_0x560b0bc2d7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x560b0bd3afc0 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x560b0bd3b000 .param/l "shift" 0 5 4, +C4<00000000000000000000000000010100>;
P_0x560b0bd3b040 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x560b0bd3b080 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x560b0bd92f90 .functor NOT 1, L_0x560b0bd94880, C4<0>, C4<0>, C4<0>;
L_0x560b0bd94c70 .functor NOT 1, v0x560b0bd3dc80_0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd96120 .functor NOT 1, L_0x560b0bd94ce0, C4<0>, C4<0>, C4<0>;
v0x560b0bd3cfb0_0 .net *"_ivl_1", 0 0, L_0x560b0bd947e0;  1 drivers
v0x560b0bd3d0b0_0 .net *"_ivl_11", 0 0, L_0x560b0bd94b40;  1 drivers
v0x560b0bd3d190_0 .net *"_ivl_12", 0 0, L_0x560b0bd94c70;  1 drivers
v0x560b0bd3d250_0 .net *"_ivl_17", 0 0, L_0x560b0bd95230;  1 drivers
v0x560b0bd3d330_0 .net *"_ivl_18", 19 0, L_0x560b0bd952d0;  1 drivers
v0x560b0bd3d460_0 .net *"_ivl_21", 1 0, L_0x560b0bd95760;  1 drivers
v0x560b0bd3d540_0 .net *"_ivl_25", 0 0, L_0x560b0bd95bc0;  1 drivers
v0x560b0bd3d620_0 .net *"_ivl_26", 19 0, L_0x560b0bd95c60;  1 drivers
v0x560b0bd3d700_0 .net *"_ivl_29", 1 0, L_0x560b0bd96190;  1 drivers
v0x560b0bd3d7e0_0 .net *"_ivl_3", 0 0, L_0x560b0bd94880;  1 drivers
v0x560b0bd3d8c0_0 .net *"_ivl_4", 0 0, L_0x560b0bd92f90;  1 drivers
v0x560b0bd3d9a0_0 .net *"_ivl_7", 0 0, L_0x560b0bd94920;  1 drivers
L_0x7f8c294427b0 .functor BUFT 1, C4<00000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560b0bd3da80_0 .net "ain", 22 0, L_0x7f8c294427b0;  1 drivers
v0x560b0bd3db40_0 .net "clk", 0 0, v0x560b0bd5dae0_0;  alias, 1 drivers
v0x560b0bd3dbe0_0 .net "control", 0 0, L_0x560b0bd94ce0;  1 drivers
v0x560b0bd3dc80_0 .var "control_h", 0 0;
v0x560b0bd3dd20_0 .net "control_l", 0 0, L_0x560b0bd94a50;  1 drivers
v0x560b0bd3def0_0 .net "opin", 1 0, v0x560b0bd366e0_0;  alias, 1 drivers
v0x560b0bd3dfb0_0 .var "opout", 1 0;
v0x560b0bd3e070_0 .net "xin", 21 0, v0x560b0bd368b0_0;  alias, 1 drivers
v0x560b0bd3e180_0 .var "xout", 21 0;
v0x560b0bd3e260_0 .net "xv", 21 0, L_0x560b0bd95060;  1 drivers
v0x560b0bd3e320_0 .net "yin", 21 0, v0x560b0bd36b40_0;  alias, 1 drivers
v0x560b0bd3e410_0 .var "yout", 21 0;
v0x560b0bd3e4f0_0 .net "yv", 21 0, L_0x560b0bd95a30;  1 drivers
v0x560b0bd3e5b0_0 .net "zin", 22 0, v0x560b0bd36dd0_0;  alias, 1 drivers
v0x560b0bd3e6a0_0 .var "zout", 22 0;
v0x560b0bd3e780_0 .net "zv", 22 0, L_0x560b0bd96580;  1 drivers
L_0x560b0bd947e0 .part v0x560b0bd366e0_0, 0, 1;
L_0x560b0bd94880 .part v0x560b0bd36b40_0, 21, 1;
L_0x560b0bd94920 .part v0x560b0bd36dd0_0, 22, 1;
L_0x560b0bd94a50 .functor MUXZ 1, L_0x560b0bd94920, L_0x560b0bd92f90, L_0x560b0bd947e0, C4<>;
L_0x560b0bd94b40 .part v0x560b0bd366e0_0, 1, 1;
L_0x560b0bd94ce0 .functor MUXZ 1, L_0x560b0bd94a50, L_0x560b0bd94c70, L_0x560b0bd94b40, C4<>;
L_0x560b0bd95230 .part v0x560b0bd36b40_0, 21, 1;
LS_0x560b0bd952d0_0_0 .concat [ 1 1 1 1], L_0x560b0bd95230, L_0x560b0bd95230, L_0x560b0bd95230, L_0x560b0bd95230;
LS_0x560b0bd952d0_0_4 .concat [ 1 1 1 1], L_0x560b0bd95230, L_0x560b0bd95230, L_0x560b0bd95230, L_0x560b0bd95230;
LS_0x560b0bd952d0_0_8 .concat [ 1 1 1 1], L_0x560b0bd95230, L_0x560b0bd95230, L_0x560b0bd95230, L_0x560b0bd95230;
LS_0x560b0bd952d0_0_12 .concat [ 1 1 1 1], L_0x560b0bd95230, L_0x560b0bd95230, L_0x560b0bd95230, L_0x560b0bd95230;
LS_0x560b0bd952d0_0_16 .concat [ 1 1 1 1], L_0x560b0bd95230, L_0x560b0bd95230, L_0x560b0bd95230, L_0x560b0bd95230;
LS_0x560b0bd952d0_1_0 .concat [ 4 4 4 4], LS_0x560b0bd952d0_0_0, LS_0x560b0bd952d0_0_4, LS_0x560b0bd952d0_0_8, LS_0x560b0bd952d0_0_12;
LS_0x560b0bd952d0_1_4 .concat [ 4 0 0 0], LS_0x560b0bd952d0_0_16;
L_0x560b0bd952d0 .concat [ 16 4 0 0], LS_0x560b0bd952d0_1_0, LS_0x560b0bd952d0_1_4;
L_0x560b0bd95760 .part v0x560b0bd36b40_0, 20, 2;
L_0x560b0bd95800 .concat [ 2 20 0 0], L_0x560b0bd95760, L_0x560b0bd952d0;
L_0x560b0bd95bc0 .part v0x560b0bd368b0_0, 21, 1;
LS_0x560b0bd95c60_0_0 .concat [ 1 1 1 1], L_0x560b0bd95bc0, L_0x560b0bd95bc0, L_0x560b0bd95bc0, L_0x560b0bd95bc0;
LS_0x560b0bd95c60_0_4 .concat [ 1 1 1 1], L_0x560b0bd95bc0, L_0x560b0bd95bc0, L_0x560b0bd95bc0, L_0x560b0bd95bc0;
LS_0x560b0bd95c60_0_8 .concat [ 1 1 1 1], L_0x560b0bd95bc0, L_0x560b0bd95bc0, L_0x560b0bd95bc0, L_0x560b0bd95bc0;
LS_0x560b0bd95c60_0_12 .concat [ 1 1 1 1], L_0x560b0bd95bc0, L_0x560b0bd95bc0, L_0x560b0bd95bc0, L_0x560b0bd95bc0;
LS_0x560b0bd95c60_0_16 .concat [ 1 1 1 1], L_0x560b0bd95bc0, L_0x560b0bd95bc0, L_0x560b0bd95bc0, L_0x560b0bd95bc0;
LS_0x560b0bd95c60_1_0 .concat [ 4 4 4 4], LS_0x560b0bd95c60_0_0, LS_0x560b0bd95c60_0_4, LS_0x560b0bd95c60_0_8, LS_0x560b0bd95c60_0_12;
LS_0x560b0bd95c60_1_4 .concat [ 4 0 0 0], LS_0x560b0bd95c60_0_16;
L_0x560b0bd95c60 .concat [ 16 4 0 0], LS_0x560b0bd95c60_1_0, LS_0x560b0bd95c60_1_4;
L_0x560b0bd96190 .part v0x560b0bd368b0_0, 20, 2;
L_0x560b0bd96230 .concat [ 2 20 0 0], L_0x560b0bd96190, L_0x560b0bd95c60;
S_0x560b0bd3b3d0 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x560b0bd3ade0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd3b5d0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd3b740_0 .net *"_ivl_0", 21 0, L_0x560b0bd94e20;  1 drivers
v0x560b0bd3b840_0 .net *"_ivl_2", 21 0, L_0x560b0bd94fc0;  1 drivers
v0x560b0bd3b920_0 .net "a", 21 0, v0x560b0bd368b0_0;  alias, 1 drivers
v0x560b0bd3ba20_0 .net "b", 21 0, L_0x560b0bd95800;  1 drivers
v0x560b0bd3bae0_0 .net "control", 0 0, L_0x560b0bd94ce0;  alias, 1 drivers
v0x560b0bd3bbf0_0 .net "sum", 21 0, L_0x560b0bd95060;  alias, 1 drivers
L_0x560b0bd94e20 .arith/sum 22, v0x560b0bd368b0_0, L_0x560b0bd95800;
L_0x560b0bd94fc0 .arith/sub 22, v0x560b0bd368b0_0, L_0x560b0bd95800;
L_0x560b0bd95060 .functor MUXZ 22, L_0x560b0bd94fc0, L_0x560b0bd94e20, L_0x560b0bd94ce0, C4<>;
S_0x560b0bd3bd50 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x560b0bd3ade0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd3bf50 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd3c090_0 .net *"_ivl_0", 21 0, L_0x560b0bd958f0;  1 drivers
v0x560b0bd3c170_0 .net *"_ivl_2", 21 0, L_0x560b0bd95990;  1 drivers
v0x560b0bd3c250_0 .net "a", 21 0, v0x560b0bd36b40_0;  alias, 1 drivers
v0x560b0bd3c350_0 .net "b", 21 0, L_0x560b0bd96230;  1 drivers
v0x560b0bd3c410_0 .net "control", 0 0, L_0x560b0bd96120;  1 drivers
v0x560b0bd3c520_0 .net "sum", 21 0, L_0x560b0bd95a30;  alias, 1 drivers
L_0x560b0bd958f0 .arith/sum 22, v0x560b0bd36b40_0, L_0x560b0bd96230;
L_0x560b0bd95990 .arith/sub 22, v0x560b0bd36b40_0, L_0x560b0bd96230;
L_0x560b0bd95a30 .functor MUXZ 22, L_0x560b0bd95990, L_0x560b0bd958f0, L_0x560b0bd96120, C4<>;
S_0x560b0bd3c680 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x560b0bd3ade0;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd3c860 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x560b0bd3c9d0_0 .net *"_ivl_0", 22 0, L_0x560b0bd963f0;  1 drivers
v0x560b0bd3cab0_0 .net *"_ivl_2", 22 0, L_0x560b0bd964e0;  1 drivers
v0x560b0bd3cb90_0 .net "a", 22 0, v0x560b0bd36dd0_0;  alias, 1 drivers
v0x560b0bd3cc90_0 .net "b", 22 0, L_0x7f8c294427b0;  alias, 1 drivers
v0x560b0bd3cd50_0 .net "control", 0 0, L_0x560b0bd94ce0;  alias, 1 drivers
v0x560b0bd3ce40_0 .net "sum", 22 0, L_0x560b0bd96580;  alias, 1 drivers
L_0x560b0bd963f0 .arith/sum 23, v0x560b0bd36dd0_0, L_0x7f8c294427b0;
L_0x560b0bd964e0 .arith/sub 23, v0x560b0bd36dd0_0, L_0x7f8c294427b0;
L_0x560b0bd96580 .functor MUXZ 23, L_0x560b0bd964e0, L_0x560b0bd963f0, L_0x560b0bd94ce0, C4<>;
S_0x560b0bd3e9c0 .scope module, "cs3" "cstageg" 3 79, 5 3 0, S_0x560b0bc2d7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x560b0bd3eba0 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x560b0bd3ebe0 .param/l "shift" 0 5 4, +C4<00000000000000000000000000000011>;
P_0x560b0bd3ec20 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x560b0bd3ec60 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x560b0bd745a0 .functor NOT 1, L_0x560b0bd75980, C4<0>, C4<0>, C4<0>;
L_0x560b0bd75e00 .functor NOT 1, v0x560b0bd41860_0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd76d90 .functor NOT 1, L_0x560b0bd75e70, C4<0>, C4<0>, C4<0>;
v0x560b0bd40b90_0 .net *"_ivl_1", 0 0, L_0x560b0bd758e0;  1 drivers
v0x560b0bd40c90_0 .net *"_ivl_11", 0 0, L_0x560b0bd75cd0;  1 drivers
v0x560b0bd40d70_0 .net *"_ivl_12", 0 0, L_0x560b0bd75e00;  1 drivers
v0x560b0bd40e30_0 .net *"_ivl_17", 0 0, L_0x560b0bd763c0;  1 drivers
v0x560b0bd40f10_0 .net *"_ivl_18", 2 0, L_0x560b0bd76460;  1 drivers
v0x560b0bd41040_0 .net *"_ivl_21", 18 0, L_0x560b0bd76630;  1 drivers
v0x560b0bd41120_0 .net *"_ivl_25", 0 0, L_0x560b0bd76c00;  1 drivers
v0x560b0bd41200_0 .net *"_ivl_26", 2 0, L_0x560b0bd76ca0;  1 drivers
v0x560b0bd412e0_0 .net *"_ivl_29", 18 0, L_0x560b0bd76e00;  1 drivers
v0x560b0bd413c0_0 .net *"_ivl_3", 0 0, L_0x560b0bd75980;  1 drivers
v0x560b0bd414a0_0 .net *"_ivl_4", 0 0, L_0x560b0bd745a0;  1 drivers
v0x560b0bd41580_0 .net *"_ivl_7", 0 0, L_0x560b0bd75ab0;  1 drivers
L_0x7f8c294422e8 .functor BUFT 1, C4<00000101000100010001001>, C4<0>, C4<0>, C4<0>;
v0x560b0bd41660_0 .net "ain", 22 0, L_0x7f8c294422e8;  1 drivers
v0x560b0bd41720_0 .net "clk", 0 0, v0x560b0bd5dae0_0;  alias, 1 drivers
v0x560b0bd417c0_0 .net "control", 0 0, L_0x560b0bd75e70;  1 drivers
v0x560b0bd41860_0 .var "control_h", 0 0;
v0x560b0bd41900_0 .net "control_l", 0 0, L_0x560b0bd75be0;  1 drivers
v0x560b0bd41ad0_0 .net "opin", 1 0, v0x560b0bd3a3d0_0;  alias, 1 drivers
v0x560b0bd41b90_0 .var "opout", 1 0;
v0x560b0bd41c50_0 .net "xin", 21 0, v0x560b0bd3a5a0_0;  alias, 1 drivers
v0x560b0bd41d60_0 .var "xout", 21 0;
v0x560b0bd41e40_0 .net "xv", 21 0, L_0x560b0bd761f0;  1 drivers
v0x560b0bd41f00_0 .net "yin", 21 0, v0x560b0bd3a830_0;  alias, 1 drivers
v0x560b0bd41ff0_0 .var "yout", 21 0;
v0x560b0bd420d0_0 .net "yv", 21 0, L_0x560b0bd76a70;  1 drivers
v0x560b0bd42190_0 .net "zin", 22 0, v0x560b0bd3aac0_0;  alias, 1 drivers
v0x560b0bd42280_0 .var "zout", 22 0;
v0x560b0bd42360_0 .net "zv", 22 0, L_0x560b0bd771f0;  1 drivers
L_0x560b0bd758e0 .part v0x560b0bd3a3d0_0, 0, 1;
L_0x560b0bd75980 .part v0x560b0bd3a830_0, 21, 1;
L_0x560b0bd75ab0 .part v0x560b0bd3aac0_0, 22, 1;
L_0x560b0bd75be0 .functor MUXZ 1, L_0x560b0bd75ab0, L_0x560b0bd745a0, L_0x560b0bd758e0, C4<>;
L_0x560b0bd75cd0 .part v0x560b0bd3a3d0_0, 1, 1;
L_0x560b0bd75e70 .functor MUXZ 1, L_0x560b0bd75be0, L_0x560b0bd75e00, L_0x560b0bd75cd0, C4<>;
L_0x560b0bd763c0 .part v0x560b0bd3a830_0, 21, 1;
L_0x560b0bd76460 .concat [ 1 1 1 0], L_0x560b0bd763c0, L_0x560b0bd763c0, L_0x560b0bd763c0;
L_0x560b0bd76630 .part v0x560b0bd3a830_0, 3, 19;
L_0x560b0bd766d0 .concat [ 19 3 0 0], L_0x560b0bd76630, L_0x560b0bd76460;
L_0x560b0bd76c00 .part v0x560b0bd3a5a0_0, 21, 1;
L_0x560b0bd76ca0 .concat [ 1 1 1 0], L_0x560b0bd76c00, L_0x560b0bd76c00, L_0x560b0bd76c00;
L_0x560b0bd76e00 .part v0x560b0bd3a5a0_0, 3, 19;
L_0x560b0bd76ea0 .concat [ 19 3 0 0], L_0x560b0bd76e00, L_0x560b0bd76ca0;
S_0x560b0bd3efb0 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x560b0bd3e9c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd3f1b0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd3f320_0 .net *"_ivl_0", 21 0, L_0x560b0bd75fb0;  1 drivers
v0x560b0bd3f420_0 .net *"_ivl_2", 21 0, L_0x560b0bd76150;  1 drivers
v0x560b0bd3f500_0 .net "a", 21 0, v0x560b0bd3a5a0_0;  alias, 1 drivers
v0x560b0bd3f600_0 .net "b", 21 0, L_0x560b0bd766d0;  1 drivers
v0x560b0bd3f6c0_0 .net "control", 0 0, L_0x560b0bd75e70;  alias, 1 drivers
v0x560b0bd3f7d0_0 .net "sum", 21 0, L_0x560b0bd761f0;  alias, 1 drivers
L_0x560b0bd75fb0 .arith/sum 22, v0x560b0bd3a5a0_0, L_0x560b0bd766d0;
L_0x560b0bd76150 .arith/sub 22, v0x560b0bd3a5a0_0, L_0x560b0bd766d0;
L_0x560b0bd761f0 .functor MUXZ 22, L_0x560b0bd76150, L_0x560b0bd75fb0, L_0x560b0bd75e70, C4<>;
S_0x560b0bd3f930 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x560b0bd3e9c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd3fb30 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd3fc70_0 .net *"_ivl_0", 21 0, L_0x560b0bd76820;  1 drivers
v0x560b0bd3fd50_0 .net *"_ivl_2", 21 0, L_0x560b0bd768c0;  1 drivers
v0x560b0bd3fe30_0 .net "a", 21 0, v0x560b0bd3a830_0;  alias, 1 drivers
v0x560b0bd3ff30_0 .net "b", 21 0, L_0x560b0bd76ea0;  1 drivers
v0x560b0bd3fff0_0 .net "control", 0 0, L_0x560b0bd76d90;  1 drivers
v0x560b0bd40100_0 .net "sum", 21 0, L_0x560b0bd76a70;  alias, 1 drivers
L_0x560b0bd76820 .arith/sum 22, v0x560b0bd3a830_0, L_0x560b0bd76ea0;
L_0x560b0bd768c0 .arith/sub 22, v0x560b0bd3a830_0, L_0x560b0bd76ea0;
L_0x560b0bd76a70 .functor MUXZ 22, L_0x560b0bd768c0, L_0x560b0bd76820, L_0x560b0bd76d90, C4<>;
S_0x560b0bd40260 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x560b0bd3e9c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd40440 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x560b0bd405b0_0 .net *"_ivl_0", 22 0, L_0x560b0bd77060;  1 drivers
v0x560b0bd40690_0 .net *"_ivl_2", 22 0, L_0x560b0bd77150;  1 drivers
v0x560b0bd40770_0 .net "a", 22 0, v0x560b0bd3aac0_0;  alias, 1 drivers
v0x560b0bd40870_0 .net "b", 22 0, L_0x7f8c294422e8;  alias, 1 drivers
v0x560b0bd40930_0 .net "control", 0 0, L_0x560b0bd75e70;  alias, 1 drivers
v0x560b0bd40a20_0 .net "sum", 22 0, L_0x560b0bd771f0;  alias, 1 drivers
L_0x560b0bd77060 .arith/sum 23, v0x560b0bd3aac0_0, L_0x7f8c294422e8;
L_0x560b0bd77150 .arith/sub 23, v0x560b0bd3aac0_0, L_0x7f8c294422e8;
L_0x560b0bd771f0 .functor MUXZ 23, L_0x560b0bd77150, L_0x560b0bd77060, L_0x560b0bd75e70, C4<>;
S_0x560b0bd425a0 .scope module, "cs4" "cstageg" 3 80, 5 3 0, S_0x560b0bc2d7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x560b0bd42780 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x560b0bd427c0 .param/l "shift" 0 5 4, +C4<00000000000000000000000000000100>;
P_0x560b0bd42800 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x560b0bd42840 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x560b0bd76050 .functor NOT 1, L_0x560b0bd774b0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd77930 .functor NOT 1, v0x560b0bd45440_0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd788c0 .functor NOT 1, L_0x560b0bd779a0, C4<0>, C4<0>, C4<0>;
v0x560b0bd44770_0 .net *"_ivl_1", 0 0, L_0x560b0bd77410;  1 drivers
v0x560b0bd44870_0 .net *"_ivl_11", 0 0, L_0x560b0bd77800;  1 drivers
v0x560b0bd44950_0 .net *"_ivl_12", 0 0, L_0x560b0bd77930;  1 drivers
v0x560b0bd44a10_0 .net *"_ivl_17", 0 0, L_0x560b0bd77ef0;  1 drivers
v0x560b0bd44af0_0 .net *"_ivl_18", 3 0, L_0x560b0bd77f90;  1 drivers
v0x560b0bd44c20_0 .net *"_ivl_21", 17 0, L_0x560b0bd78160;  1 drivers
v0x560b0bd44d00_0 .net *"_ivl_25", 0 0, L_0x560b0bd78730;  1 drivers
v0x560b0bd44de0_0 .net *"_ivl_26", 3 0, L_0x560b0bd787d0;  1 drivers
v0x560b0bd44ec0_0 .net *"_ivl_29", 17 0, L_0x560b0bd78930;  1 drivers
v0x560b0bd44fa0_0 .net *"_ivl_3", 0 0, L_0x560b0bd774b0;  1 drivers
v0x560b0bd45080_0 .net *"_ivl_4", 0 0, L_0x560b0bd76050;  1 drivers
v0x560b0bd45160_0 .net *"_ivl_7", 0 0, L_0x560b0bd775e0;  1 drivers
L_0x7f8c29442330 .functor BUFT 1, C4<00000010100010110000111>, C4<0>, C4<0>, C4<0>;
v0x560b0bd45240_0 .net "ain", 22 0, L_0x7f8c29442330;  1 drivers
v0x560b0bd45300_0 .net "clk", 0 0, v0x560b0bd5dae0_0;  alias, 1 drivers
v0x560b0bd453a0_0 .net "control", 0 0, L_0x560b0bd779a0;  1 drivers
v0x560b0bd45440_0 .var "control_h", 0 0;
v0x560b0bd454e0_0 .net "control_l", 0 0, L_0x560b0bd77710;  1 drivers
v0x560b0bd456b0_0 .net "opin", 1 0, v0x560b0bd41b90_0;  alias, 1 drivers
v0x560b0bd45770_0 .var "opout", 1 0;
v0x560b0bd45830_0 .net "xin", 21 0, v0x560b0bd41d60_0;  alias, 1 drivers
v0x560b0bd45940_0 .var "xout", 21 0;
v0x560b0bd45a20_0 .net "xv", 21 0, L_0x560b0bd77d20;  1 drivers
v0x560b0bd45ae0_0 .net "yin", 21 0, v0x560b0bd41ff0_0;  alias, 1 drivers
v0x560b0bd45bd0_0 .var "yout", 21 0;
v0x560b0bd45cb0_0 .net "yv", 21 0, L_0x560b0bd785a0;  1 drivers
v0x560b0bd45d70_0 .net "zin", 22 0, v0x560b0bd42280_0;  alias, 1 drivers
v0x560b0bd45e60_0 .var "zout", 22 0;
v0x560b0bd45f40_0 .net "zv", 22 0, L_0x560b0bd78d20;  1 drivers
L_0x560b0bd77410 .part v0x560b0bd41b90_0, 0, 1;
L_0x560b0bd774b0 .part v0x560b0bd41ff0_0, 21, 1;
L_0x560b0bd775e0 .part v0x560b0bd42280_0, 22, 1;
L_0x560b0bd77710 .functor MUXZ 1, L_0x560b0bd775e0, L_0x560b0bd76050, L_0x560b0bd77410, C4<>;
L_0x560b0bd77800 .part v0x560b0bd41b90_0, 1, 1;
L_0x560b0bd779a0 .functor MUXZ 1, L_0x560b0bd77710, L_0x560b0bd77930, L_0x560b0bd77800, C4<>;
L_0x560b0bd77ef0 .part v0x560b0bd41ff0_0, 21, 1;
L_0x560b0bd77f90 .concat [ 1 1 1 1], L_0x560b0bd77ef0, L_0x560b0bd77ef0, L_0x560b0bd77ef0, L_0x560b0bd77ef0;
L_0x560b0bd78160 .part v0x560b0bd41ff0_0, 4, 18;
L_0x560b0bd78200 .concat [ 18 4 0 0], L_0x560b0bd78160, L_0x560b0bd77f90;
L_0x560b0bd78730 .part v0x560b0bd41d60_0, 21, 1;
L_0x560b0bd787d0 .concat [ 1 1 1 1], L_0x560b0bd78730, L_0x560b0bd78730, L_0x560b0bd78730, L_0x560b0bd78730;
L_0x560b0bd78930 .part v0x560b0bd41d60_0, 4, 18;
L_0x560b0bd789d0 .concat [ 18 4 0 0], L_0x560b0bd78930, L_0x560b0bd787d0;
S_0x560b0bd42b90 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x560b0bd425a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd42d90 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd42f00_0 .net *"_ivl_0", 21 0, L_0x560b0bd77ae0;  1 drivers
v0x560b0bd43000_0 .net *"_ivl_2", 21 0, L_0x560b0bd77c80;  1 drivers
v0x560b0bd430e0_0 .net "a", 21 0, v0x560b0bd41d60_0;  alias, 1 drivers
v0x560b0bd431e0_0 .net "b", 21 0, L_0x560b0bd78200;  1 drivers
v0x560b0bd432a0_0 .net "control", 0 0, L_0x560b0bd779a0;  alias, 1 drivers
v0x560b0bd433b0_0 .net "sum", 21 0, L_0x560b0bd77d20;  alias, 1 drivers
L_0x560b0bd77ae0 .arith/sum 22, v0x560b0bd41d60_0, L_0x560b0bd78200;
L_0x560b0bd77c80 .arith/sub 22, v0x560b0bd41d60_0, L_0x560b0bd78200;
L_0x560b0bd77d20 .functor MUXZ 22, L_0x560b0bd77c80, L_0x560b0bd77ae0, L_0x560b0bd779a0, C4<>;
S_0x560b0bd43510 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x560b0bd425a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd43710 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd43850_0 .net *"_ivl_0", 21 0, L_0x560b0bd78350;  1 drivers
v0x560b0bd43930_0 .net *"_ivl_2", 21 0, L_0x560b0bd783f0;  1 drivers
v0x560b0bd43a10_0 .net "a", 21 0, v0x560b0bd41ff0_0;  alias, 1 drivers
v0x560b0bd43b10_0 .net "b", 21 0, L_0x560b0bd789d0;  1 drivers
v0x560b0bd43bd0_0 .net "control", 0 0, L_0x560b0bd788c0;  1 drivers
v0x560b0bd43ce0_0 .net "sum", 21 0, L_0x560b0bd785a0;  alias, 1 drivers
L_0x560b0bd78350 .arith/sum 22, v0x560b0bd41ff0_0, L_0x560b0bd789d0;
L_0x560b0bd783f0 .arith/sub 22, v0x560b0bd41ff0_0, L_0x560b0bd789d0;
L_0x560b0bd785a0 .functor MUXZ 22, L_0x560b0bd783f0, L_0x560b0bd78350, L_0x560b0bd788c0, C4<>;
S_0x560b0bd43e40 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x560b0bd425a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd44020 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x560b0bd44190_0 .net *"_ivl_0", 22 0, L_0x560b0bd78b90;  1 drivers
v0x560b0bd44270_0 .net *"_ivl_2", 22 0, L_0x560b0bd78c80;  1 drivers
v0x560b0bd44350_0 .net "a", 22 0, v0x560b0bd42280_0;  alias, 1 drivers
v0x560b0bd44450_0 .net "b", 22 0, L_0x7f8c29442330;  alias, 1 drivers
v0x560b0bd44510_0 .net "control", 0 0, L_0x560b0bd779a0;  alias, 1 drivers
v0x560b0bd44600_0 .net "sum", 22 0, L_0x560b0bd78d20;  alias, 1 drivers
L_0x560b0bd78b90 .arith/sum 23, v0x560b0bd42280_0, L_0x7f8c29442330;
L_0x560b0bd78c80 .arith/sub 23, v0x560b0bd42280_0, L_0x7f8c29442330;
L_0x560b0bd78d20 .functor MUXZ 23, L_0x560b0bd78c80, L_0x560b0bd78b90, L_0x560b0bd779a0, C4<>;
S_0x560b0bd46180 .scope module, "cs5" "cstageg" 3 81, 5 3 0, S_0x560b0bc2d7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x560b0bd46360 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x560b0bd463a0 .param/l "shift" 0 5 4, +C4<00000000000000000000000000000101>;
P_0x560b0bd463e0 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x560b0bd46420 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x560b0bd77b80 .functor NOT 1, L_0x560b0bd78fe0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd79460 .functor NOT 1, v0x560b0bd49020_0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd7a3f0 .functor NOT 1, L_0x560b0bd794d0, C4<0>, C4<0>, C4<0>;
v0x560b0bd48350_0 .net *"_ivl_1", 0 0, L_0x560b0bd78f40;  1 drivers
v0x560b0bd48450_0 .net *"_ivl_11", 0 0, L_0x560b0bd79330;  1 drivers
v0x560b0bd48530_0 .net *"_ivl_12", 0 0, L_0x560b0bd79460;  1 drivers
v0x560b0bd485f0_0 .net *"_ivl_17", 0 0, L_0x560b0bd79a20;  1 drivers
v0x560b0bd486d0_0 .net *"_ivl_18", 4 0, L_0x560b0bd79ac0;  1 drivers
v0x560b0bd48800_0 .net *"_ivl_21", 16 0, L_0x560b0bd79c90;  1 drivers
v0x560b0bd488e0_0 .net *"_ivl_25", 0 0, L_0x560b0bd7a260;  1 drivers
v0x560b0bd489c0_0 .net *"_ivl_26", 4 0, L_0x560b0bd7a300;  1 drivers
v0x560b0bd48aa0_0 .net *"_ivl_29", 16 0, L_0x560b0bd7a460;  1 drivers
v0x560b0bd48b80_0 .net *"_ivl_3", 0 0, L_0x560b0bd78fe0;  1 drivers
v0x560b0bd48c60_0 .net *"_ivl_4", 0 0, L_0x560b0bd77b80;  1 drivers
v0x560b0bd48d40_0 .net *"_ivl_7", 0 0, L_0x560b0bd79110;  1 drivers
L_0x7f8c29442378 .functor BUFT 1, C4<00000001010001011101100>, C4<0>, C4<0>, C4<0>;
v0x560b0bd48e20_0 .net "ain", 22 0, L_0x7f8c29442378;  1 drivers
v0x560b0bd48ee0_0 .net "clk", 0 0, v0x560b0bd5dae0_0;  alias, 1 drivers
v0x560b0bd48f80_0 .net "control", 0 0, L_0x560b0bd794d0;  1 drivers
v0x560b0bd49020_0 .var "control_h", 0 0;
v0x560b0bd490c0_0 .net "control_l", 0 0, L_0x560b0bd79240;  1 drivers
v0x560b0bd49290_0 .net "opin", 1 0, v0x560b0bd45770_0;  alias, 1 drivers
v0x560b0bd49350_0 .var "opout", 1 0;
v0x560b0bd49410_0 .net "xin", 21 0, v0x560b0bd45940_0;  alias, 1 drivers
v0x560b0bd49520_0 .var "xout", 21 0;
v0x560b0bd49600_0 .net "xv", 21 0, L_0x560b0bd79850;  1 drivers
v0x560b0bd496c0_0 .net "yin", 21 0, v0x560b0bd45bd0_0;  alias, 1 drivers
v0x560b0bd497b0_0 .var "yout", 21 0;
v0x560b0bd49890_0 .net "yv", 21 0, L_0x560b0bd7a0d0;  1 drivers
v0x560b0bd49950_0 .net "zin", 22 0, v0x560b0bd45e60_0;  alias, 1 drivers
v0x560b0bd49a40_0 .var "zout", 22 0;
v0x560b0bd49b20_0 .net "zv", 22 0, L_0x560b0bd7a850;  1 drivers
L_0x560b0bd78f40 .part v0x560b0bd45770_0, 0, 1;
L_0x560b0bd78fe0 .part v0x560b0bd45bd0_0, 21, 1;
L_0x560b0bd79110 .part v0x560b0bd45e60_0, 22, 1;
L_0x560b0bd79240 .functor MUXZ 1, L_0x560b0bd79110, L_0x560b0bd77b80, L_0x560b0bd78f40, C4<>;
L_0x560b0bd79330 .part v0x560b0bd45770_0, 1, 1;
L_0x560b0bd794d0 .functor MUXZ 1, L_0x560b0bd79240, L_0x560b0bd79460, L_0x560b0bd79330, C4<>;
L_0x560b0bd79a20 .part v0x560b0bd45bd0_0, 21, 1;
LS_0x560b0bd79ac0_0_0 .concat [ 1 1 1 1], L_0x560b0bd79a20, L_0x560b0bd79a20, L_0x560b0bd79a20, L_0x560b0bd79a20;
LS_0x560b0bd79ac0_0_4 .concat [ 1 0 0 0], L_0x560b0bd79a20;
L_0x560b0bd79ac0 .concat [ 4 1 0 0], LS_0x560b0bd79ac0_0_0, LS_0x560b0bd79ac0_0_4;
L_0x560b0bd79c90 .part v0x560b0bd45bd0_0, 5, 17;
L_0x560b0bd79d30 .concat [ 17 5 0 0], L_0x560b0bd79c90, L_0x560b0bd79ac0;
L_0x560b0bd7a260 .part v0x560b0bd45940_0, 21, 1;
LS_0x560b0bd7a300_0_0 .concat [ 1 1 1 1], L_0x560b0bd7a260, L_0x560b0bd7a260, L_0x560b0bd7a260, L_0x560b0bd7a260;
LS_0x560b0bd7a300_0_4 .concat [ 1 0 0 0], L_0x560b0bd7a260;
L_0x560b0bd7a300 .concat [ 4 1 0 0], LS_0x560b0bd7a300_0_0, LS_0x560b0bd7a300_0_4;
L_0x560b0bd7a460 .part v0x560b0bd45940_0, 5, 17;
L_0x560b0bd7a500 .concat [ 17 5 0 0], L_0x560b0bd7a460, L_0x560b0bd7a300;
S_0x560b0bd46770 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x560b0bd46180;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd46970 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd46ae0_0 .net *"_ivl_0", 21 0, L_0x560b0bd79610;  1 drivers
v0x560b0bd46be0_0 .net *"_ivl_2", 21 0, L_0x560b0bd797b0;  1 drivers
v0x560b0bd46cc0_0 .net "a", 21 0, v0x560b0bd45940_0;  alias, 1 drivers
v0x560b0bd46dc0_0 .net "b", 21 0, L_0x560b0bd79d30;  1 drivers
v0x560b0bd46e80_0 .net "control", 0 0, L_0x560b0bd794d0;  alias, 1 drivers
v0x560b0bd46f90_0 .net "sum", 21 0, L_0x560b0bd79850;  alias, 1 drivers
L_0x560b0bd79610 .arith/sum 22, v0x560b0bd45940_0, L_0x560b0bd79d30;
L_0x560b0bd797b0 .arith/sub 22, v0x560b0bd45940_0, L_0x560b0bd79d30;
L_0x560b0bd79850 .functor MUXZ 22, L_0x560b0bd797b0, L_0x560b0bd79610, L_0x560b0bd794d0, C4<>;
S_0x560b0bd470f0 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x560b0bd46180;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd472f0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd47430_0 .net *"_ivl_0", 21 0, L_0x560b0bd79e80;  1 drivers
v0x560b0bd47510_0 .net *"_ivl_2", 21 0, L_0x560b0bd79f20;  1 drivers
v0x560b0bd475f0_0 .net "a", 21 0, v0x560b0bd45bd0_0;  alias, 1 drivers
v0x560b0bd476f0_0 .net "b", 21 0, L_0x560b0bd7a500;  1 drivers
v0x560b0bd477b0_0 .net "control", 0 0, L_0x560b0bd7a3f0;  1 drivers
v0x560b0bd478c0_0 .net "sum", 21 0, L_0x560b0bd7a0d0;  alias, 1 drivers
L_0x560b0bd79e80 .arith/sum 22, v0x560b0bd45bd0_0, L_0x560b0bd7a500;
L_0x560b0bd79f20 .arith/sub 22, v0x560b0bd45bd0_0, L_0x560b0bd7a500;
L_0x560b0bd7a0d0 .functor MUXZ 22, L_0x560b0bd79f20, L_0x560b0bd79e80, L_0x560b0bd7a3f0, C4<>;
S_0x560b0bd47a20 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x560b0bd46180;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd47c00 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x560b0bd47d70_0 .net *"_ivl_0", 22 0, L_0x560b0bd7a6c0;  1 drivers
v0x560b0bd47e50_0 .net *"_ivl_2", 22 0, L_0x560b0bd7a7b0;  1 drivers
v0x560b0bd47f30_0 .net "a", 22 0, v0x560b0bd45e60_0;  alias, 1 drivers
v0x560b0bd48030_0 .net "b", 22 0, L_0x7f8c29442378;  alias, 1 drivers
v0x560b0bd480f0_0 .net "control", 0 0, L_0x560b0bd794d0;  alias, 1 drivers
v0x560b0bd481e0_0 .net "sum", 22 0, L_0x560b0bd7a850;  alias, 1 drivers
L_0x560b0bd7a6c0 .arith/sum 23, v0x560b0bd45e60_0, L_0x7f8c29442378;
L_0x560b0bd7a7b0 .arith/sub 23, v0x560b0bd45e60_0, L_0x7f8c29442378;
L_0x560b0bd7a850 .functor MUXZ 23, L_0x560b0bd7a7b0, L_0x560b0bd7a6c0, L_0x560b0bd794d0, C4<>;
S_0x560b0bd49d60 .scope module, "cs6" "cstageg" 3 82, 5 3 0, S_0x560b0bc2d7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x560b0bd49f40 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x560b0bd49f80 .param/l "shift" 0 5 4, +C4<00000000000000000000000000000110>;
P_0x560b0bd49fc0 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x560b0bd4a000 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x560b0bd796b0 .functor NOT 1, L_0x560b0bd7ab10, C4<0>, C4<0>, C4<0>;
L_0x560b0bd7af90 .functor NOT 1, v0x560b0bd4ce10_0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd7bec0 .functor NOT 1, L_0x560b0bd7b000, C4<0>, C4<0>, C4<0>;
v0x560b0bd4bf30_0 .net *"_ivl_1", 0 0, L_0x560b0bd7aa70;  1 drivers
v0x560b0bd4c030_0 .net *"_ivl_11", 0 0, L_0x560b0bd7ae60;  1 drivers
v0x560b0bd4c110_0 .net *"_ivl_12", 0 0, L_0x560b0bd7af90;  1 drivers
v0x560b0bd4c1d0_0 .net *"_ivl_17", 0 0, L_0x560b0bd7b550;  1 drivers
v0x560b0bd4c2b0_0 .net *"_ivl_18", 5 0, L_0x560b0bd7b5f0;  1 drivers
v0x560b0bd4c3e0_0 .net *"_ivl_21", 15 0, L_0x560b0bd7b7c0;  1 drivers
v0x560b0bd4c4c0_0 .net *"_ivl_25", 0 0, L_0x560b0bd7bd30;  1 drivers
v0x560b0bd4c5a0_0 .net *"_ivl_26", 5 0, L_0x560b0bd7bdd0;  1 drivers
v0x560b0bd4c680_0 .net *"_ivl_29", 15 0, L_0x560b0bd7bf30;  1 drivers
v0x560b0bd4c760_0 .net *"_ivl_3", 0 0, L_0x560b0bd7ab10;  1 drivers
v0x560b0bd4c840_0 .net *"_ivl_4", 0 0, L_0x560b0bd796b0;  1 drivers
v0x560b0bd4c920_0 .net *"_ivl_7", 0 0, L_0x560b0bd7ac40;  1 drivers
L_0x7f8c294423c0 .functor BUFT 1, C4<00000000101000101111011>, C4<0>, C4<0>, C4<0>;
v0x560b0bd4ca00_0 .net "ain", 22 0, L_0x7f8c294423c0;  1 drivers
v0x560b0bd4cac0_0 .net "clk", 0 0, v0x560b0bd5dae0_0;  alias, 1 drivers
v0x560b0bd4cd70_0 .net "control", 0 0, L_0x560b0bd7b000;  1 drivers
v0x560b0bd4ce10_0 .var "control_h", 0 0;
v0x560b0bd4ceb0_0 .net "control_l", 0 0, L_0x560b0bd7ad70;  1 drivers
v0x560b0bd4cf70_0 .net "opin", 1 0, v0x560b0bd49350_0;  alias, 1 drivers
v0x560b0bd4d030_0 .var "opout", 1 0;
v0x560b0bd4d0f0_0 .net "xin", 21 0, v0x560b0bd49520_0;  alias, 1 drivers
v0x560b0bd4d200_0 .var "xout", 21 0;
v0x560b0bd4d2e0_0 .net "xv", 21 0, L_0x560b0bd7b380;  1 drivers
v0x560b0bd4d3a0_0 .net "yin", 21 0, v0x560b0bd497b0_0;  alias, 1 drivers
v0x560b0bd4d490_0 .var "yout", 21 0;
v0x560b0bd4d570_0 .net "yv", 21 0, L_0x560b0bd7bba0;  1 drivers
v0x560b0bd4d630_0 .net "zin", 22 0, v0x560b0bd49a40_0;  alias, 1 drivers
v0x560b0bd4d720_0 .var "zout", 22 0;
v0x560b0bd4d800_0 .net "zv", 22 0, L_0x560b0bd7c320;  1 drivers
L_0x560b0bd7aa70 .part v0x560b0bd49350_0, 0, 1;
L_0x560b0bd7ab10 .part v0x560b0bd497b0_0, 21, 1;
L_0x560b0bd7ac40 .part v0x560b0bd49a40_0, 22, 1;
L_0x560b0bd7ad70 .functor MUXZ 1, L_0x560b0bd7ac40, L_0x560b0bd796b0, L_0x560b0bd7aa70, C4<>;
L_0x560b0bd7ae60 .part v0x560b0bd49350_0, 1, 1;
L_0x560b0bd7b000 .functor MUXZ 1, L_0x560b0bd7ad70, L_0x560b0bd7af90, L_0x560b0bd7ae60, C4<>;
L_0x560b0bd7b550 .part v0x560b0bd497b0_0, 21, 1;
LS_0x560b0bd7b5f0_0_0 .concat [ 1 1 1 1], L_0x560b0bd7b550, L_0x560b0bd7b550, L_0x560b0bd7b550, L_0x560b0bd7b550;
LS_0x560b0bd7b5f0_0_4 .concat [ 1 1 0 0], L_0x560b0bd7b550, L_0x560b0bd7b550;
L_0x560b0bd7b5f0 .concat [ 4 2 0 0], LS_0x560b0bd7b5f0_0_0, LS_0x560b0bd7b5f0_0_4;
L_0x560b0bd7b7c0 .part v0x560b0bd497b0_0, 6, 16;
L_0x560b0bd7b860 .concat [ 16 6 0 0], L_0x560b0bd7b7c0, L_0x560b0bd7b5f0;
L_0x560b0bd7bd30 .part v0x560b0bd49520_0, 21, 1;
LS_0x560b0bd7bdd0_0_0 .concat [ 1 1 1 1], L_0x560b0bd7bd30, L_0x560b0bd7bd30, L_0x560b0bd7bd30, L_0x560b0bd7bd30;
LS_0x560b0bd7bdd0_0_4 .concat [ 1 1 0 0], L_0x560b0bd7bd30, L_0x560b0bd7bd30;
L_0x560b0bd7bdd0 .concat [ 4 2 0 0], LS_0x560b0bd7bdd0_0_0, LS_0x560b0bd7bdd0_0_4;
L_0x560b0bd7bf30 .part v0x560b0bd49520_0, 6, 16;
L_0x560b0bd7bfd0 .concat [ 16 6 0 0], L_0x560b0bd7bf30, L_0x560b0bd7bdd0;
S_0x560b0bd4a350 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x560b0bd49d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd4a550 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd4a6c0_0 .net *"_ivl_0", 21 0, L_0x560b0bd7b140;  1 drivers
v0x560b0bd4a7c0_0 .net *"_ivl_2", 21 0, L_0x560b0bd7b2e0;  1 drivers
v0x560b0bd4a8a0_0 .net "a", 21 0, v0x560b0bd49520_0;  alias, 1 drivers
v0x560b0bd4a9a0_0 .net "b", 21 0, L_0x560b0bd7b860;  1 drivers
v0x560b0bd4aa60_0 .net "control", 0 0, L_0x560b0bd7b000;  alias, 1 drivers
v0x560b0bd4ab70_0 .net "sum", 21 0, L_0x560b0bd7b380;  alias, 1 drivers
L_0x560b0bd7b140 .arith/sum 22, v0x560b0bd49520_0, L_0x560b0bd7b860;
L_0x560b0bd7b2e0 .arith/sub 22, v0x560b0bd49520_0, L_0x560b0bd7b860;
L_0x560b0bd7b380 .functor MUXZ 22, L_0x560b0bd7b2e0, L_0x560b0bd7b140, L_0x560b0bd7b000, C4<>;
S_0x560b0bd4acd0 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x560b0bd49d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd4aed0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd4b010_0 .net *"_ivl_0", 21 0, L_0x560b0bd7b950;  1 drivers
v0x560b0bd4b0f0_0 .net *"_ivl_2", 21 0, L_0x560b0bd7b9f0;  1 drivers
v0x560b0bd4b1d0_0 .net "a", 21 0, v0x560b0bd497b0_0;  alias, 1 drivers
v0x560b0bd4b2d0_0 .net "b", 21 0, L_0x560b0bd7bfd0;  1 drivers
v0x560b0bd4b390_0 .net "control", 0 0, L_0x560b0bd7bec0;  1 drivers
v0x560b0bd4b4a0_0 .net "sum", 21 0, L_0x560b0bd7bba0;  alias, 1 drivers
L_0x560b0bd7b950 .arith/sum 22, v0x560b0bd497b0_0, L_0x560b0bd7bfd0;
L_0x560b0bd7b9f0 .arith/sub 22, v0x560b0bd497b0_0, L_0x560b0bd7bfd0;
L_0x560b0bd7bba0 .functor MUXZ 22, L_0x560b0bd7b9f0, L_0x560b0bd7b950, L_0x560b0bd7bec0, C4<>;
S_0x560b0bd4b600 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x560b0bd49d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd4b7e0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x560b0bd4b950_0 .net *"_ivl_0", 22 0, L_0x560b0bd7c190;  1 drivers
v0x560b0bd4ba30_0 .net *"_ivl_2", 22 0, L_0x560b0bd7c280;  1 drivers
v0x560b0bd4bb10_0 .net "a", 22 0, v0x560b0bd49a40_0;  alias, 1 drivers
v0x560b0bd4bc10_0 .net "b", 22 0, L_0x7f8c294423c0;  alias, 1 drivers
v0x560b0bd4bcd0_0 .net "control", 0 0, L_0x560b0bd7b000;  alias, 1 drivers
v0x560b0bd4bdc0_0 .net "sum", 22 0, L_0x560b0bd7c320;  alias, 1 drivers
L_0x560b0bd7c190 .arith/sum 23, v0x560b0bd49a40_0, L_0x7f8c294423c0;
L_0x560b0bd7c280 .arith/sub 23, v0x560b0bd49a40_0, L_0x7f8c294423c0;
L_0x560b0bd7c320 .functor MUXZ 23, L_0x560b0bd7c280, L_0x560b0bd7c190, L_0x560b0bd7b000, C4<>;
S_0x560b0bd4da40 .scope module, "cs7" "cstageg" 3 83, 5 3 0, S_0x560b0bc2d7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x560b0bd4dc20 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x560b0bd4dc60 .param/l "shift" 0 5 4, +C4<00000000000000000000000000000111>;
P_0x560b0bd4dca0 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x560b0bd4dce0 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x560b0bd7b1e0 .functor NOT 1, L_0x560b0bd7c5e0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd7ca60 .functor NOT 1, v0x560b0bd508e0_0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd7dc90 .functor NOT 1, L_0x560b0bd7cad0, C4<0>, C4<0>, C4<0>;
v0x560b0bd4fc10_0 .net *"_ivl_1", 0 0, L_0x560b0bd7c540;  1 drivers
v0x560b0bd4fd10_0 .net *"_ivl_11", 0 0, L_0x560b0bd7c930;  1 drivers
v0x560b0bd4fdf0_0 .net *"_ivl_12", 0 0, L_0x560b0bd7ca60;  1 drivers
v0x560b0bd4feb0_0 .net *"_ivl_17", 0 0, L_0x560b0bd7d060;  1 drivers
v0x560b0bd4ff90_0 .net *"_ivl_18", 6 0, L_0x560b0bd7d100;  1 drivers
v0x560b0bd500c0_0 .net *"_ivl_21", 14 0, L_0x560b0bd7d430;  1 drivers
v0x560b0bd501a0_0 .net *"_ivl_25", 0 0, L_0x560b0bd7d9a0;  1 drivers
v0x560b0bd50280_0 .net *"_ivl_26", 6 0, L_0x560b0bd7da40;  1 drivers
v0x560b0bd50360_0 .net *"_ivl_29", 14 0, L_0x560b0bd7dd00;  1 drivers
v0x560b0bd50440_0 .net *"_ivl_3", 0 0, L_0x560b0bd7c5e0;  1 drivers
v0x560b0bd50520_0 .net *"_ivl_4", 0 0, L_0x560b0bd7b1e0;  1 drivers
v0x560b0bd50600_0 .net *"_ivl_7", 0 0, L_0x560b0bd7c710;  1 drivers
L_0x7f8c29442408 .functor BUFT 1, C4<00000000010100010111110>, C4<0>, C4<0>, C4<0>;
v0x560b0bd506e0_0 .net "ain", 22 0, L_0x7f8c29442408;  1 drivers
v0x560b0bd507a0_0 .net "clk", 0 0, v0x560b0bd5dae0_0;  alias, 1 drivers
v0x560b0bd50840_0 .net "control", 0 0, L_0x560b0bd7cad0;  1 drivers
v0x560b0bd508e0_0 .var "control_h", 0 0;
v0x560b0bd50980_0 .net "control_l", 0 0, L_0x560b0bd7c840;  1 drivers
v0x560b0bd50b50_0 .net "opin", 1 0, v0x560b0bd4d030_0;  alias, 1 drivers
v0x560b0bd50c10_0 .var "opout", 1 0;
v0x560b0bd50cd0_0 .net "xin", 21 0, v0x560b0bd4d200_0;  alias, 1 drivers
v0x560b0bd50de0_0 .var "xout", 21 0;
v0x560b0bd50ec0_0 .net "xv", 21 0, L_0x560b0bd7ce90;  1 drivers
v0x560b0bd50f80_0 .net "yin", 21 0, v0x560b0bd4d490_0;  alias, 1 drivers
v0x560b0bd51070_0 .var "yout", 21 0;
v0x560b0bd51150_0 .net "yv", 21 0, L_0x560b0bd7d810;  1 drivers
v0x560b0bd51210_0 .net "zin", 22 0, v0x560b0bd4d720_0;  alias, 1 drivers
v0x560b0bd51300_0 .var "zout", 22 0;
v0x560b0bd513e0_0 .net "zv", 22 0, L_0x560b0bd7e0f0;  1 drivers
L_0x560b0bd7c540 .part v0x560b0bd4d030_0, 0, 1;
L_0x560b0bd7c5e0 .part v0x560b0bd4d490_0, 21, 1;
L_0x560b0bd7c710 .part v0x560b0bd4d720_0, 22, 1;
L_0x560b0bd7c840 .functor MUXZ 1, L_0x560b0bd7c710, L_0x560b0bd7b1e0, L_0x560b0bd7c540, C4<>;
L_0x560b0bd7c930 .part v0x560b0bd4d030_0, 1, 1;
L_0x560b0bd7cad0 .functor MUXZ 1, L_0x560b0bd7c840, L_0x560b0bd7ca60, L_0x560b0bd7c930, C4<>;
L_0x560b0bd7d060 .part v0x560b0bd4d490_0, 21, 1;
LS_0x560b0bd7d100_0_0 .concat [ 1 1 1 1], L_0x560b0bd7d060, L_0x560b0bd7d060, L_0x560b0bd7d060, L_0x560b0bd7d060;
LS_0x560b0bd7d100_0_4 .concat [ 1 1 1 0], L_0x560b0bd7d060, L_0x560b0bd7d060, L_0x560b0bd7d060;
L_0x560b0bd7d100 .concat [ 4 3 0 0], LS_0x560b0bd7d100_0_0, LS_0x560b0bd7d100_0_4;
L_0x560b0bd7d430 .part v0x560b0bd4d490_0, 7, 15;
L_0x560b0bd7d4d0 .concat [ 15 7 0 0], L_0x560b0bd7d430, L_0x560b0bd7d100;
L_0x560b0bd7d9a0 .part v0x560b0bd4d200_0, 21, 1;
LS_0x560b0bd7da40_0_0 .concat [ 1 1 1 1], L_0x560b0bd7d9a0, L_0x560b0bd7d9a0, L_0x560b0bd7d9a0, L_0x560b0bd7d9a0;
LS_0x560b0bd7da40_0_4 .concat [ 1 1 1 0], L_0x560b0bd7d9a0, L_0x560b0bd7d9a0, L_0x560b0bd7d9a0;
L_0x560b0bd7da40 .concat [ 4 3 0 0], LS_0x560b0bd7da40_0_0, LS_0x560b0bd7da40_0_4;
L_0x560b0bd7dd00 .part v0x560b0bd4d200_0, 7, 15;
L_0x560b0bd7dda0 .concat [ 15 7 0 0], L_0x560b0bd7dd00, L_0x560b0bd7da40;
S_0x560b0bd4e030 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x560b0bd4da40;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd4e230 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd4e3a0_0 .net *"_ivl_0", 21 0, L_0x560b0bd7cc50;  1 drivers
v0x560b0bd4e4a0_0 .net *"_ivl_2", 21 0, L_0x560b0bd7cdf0;  1 drivers
v0x560b0bd4e580_0 .net "a", 21 0, v0x560b0bd4d200_0;  alias, 1 drivers
v0x560b0bd4e680_0 .net "b", 21 0, L_0x560b0bd7d4d0;  1 drivers
v0x560b0bd4e740_0 .net "control", 0 0, L_0x560b0bd7cad0;  alias, 1 drivers
v0x560b0bd4e850_0 .net "sum", 21 0, L_0x560b0bd7ce90;  alias, 1 drivers
L_0x560b0bd7cc50 .arith/sum 22, v0x560b0bd4d200_0, L_0x560b0bd7d4d0;
L_0x560b0bd7cdf0 .arith/sub 22, v0x560b0bd4d200_0, L_0x560b0bd7d4d0;
L_0x560b0bd7ce90 .functor MUXZ 22, L_0x560b0bd7cdf0, L_0x560b0bd7cc50, L_0x560b0bd7cad0, C4<>;
S_0x560b0bd4e9b0 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x560b0bd4da40;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd4ebb0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd4ecf0_0 .net *"_ivl_0", 21 0, L_0x560b0bd7d5c0;  1 drivers
v0x560b0bd4edd0_0 .net *"_ivl_2", 21 0, L_0x560b0bd7d660;  1 drivers
v0x560b0bd4eeb0_0 .net "a", 21 0, v0x560b0bd4d490_0;  alias, 1 drivers
v0x560b0bd4efb0_0 .net "b", 21 0, L_0x560b0bd7dda0;  1 drivers
v0x560b0bd4f070_0 .net "control", 0 0, L_0x560b0bd7dc90;  1 drivers
v0x560b0bd4f180_0 .net "sum", 21 0, L_0x560b0bd7d810;  alias, 1 drivers
L_0x560b0bd7d5c0 .arith/sum 22, v0x560b0bd4d490_0, L_0x560b0bd7dda0;
L_0x560b0bd7d660 .arith/sub 22, v0x560b0bd4d490_0, L_0x560b0bd7dda0;
L_0x560b0bd7d810 .functor MUXZ 22, L_0x560b0bd7d660, L_0x560b0bd7d5c0, L_0x560b0bd7dc90, C4<>;
S_0x560b0bd4f2e0 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x560b0bd4da40;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd4f4c0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x560b0bd4f630_0 .net *"_ivl_0", 22 0, L_0x560b0bd7df60;  1 drivers
v0x560b0bd4f710_0 .net *"_ivl_2", 22 0, L_0x560b0bd7e050;  1 drivers
v0x560b0bd4f7f0_0 .net "a", 22 0, v0x560b0bd4d720_0;  alias, 1 drivers
v0x560b0bd4f8f0_0 .net "b", 22 0, L_0x7f8c29442408;  alias, 1 drivers
v0x560b0bd4f9b0_0 .net "control", 0 0, L_0x560b0bd7cad0;  alias, 1 drivers
v0x560b0bd4faa0_0 .net "sum", 22 0, L_0x560b0bd7e0f0;  alias, 1 drivers
L_0x560b0bd7df60 .arith/sum 23, v0x560b0bd4d720_0, L_0x7f8c29442408;
L_0x560b0bd7e050 .arith/sub 23, v0x560b0bd4d720_0, L_0x7f8c29442408;
L_0x560b0bd7e0f0 .functor MUXZ 23, L_0x560b0bd7e050, L_0x560b0bd7df60, L_0x560b0bd7cad0, C4<>;
S_0x560b0bd51620 .scope module, "cs8" "cstageg" 3 84, 5 3 0, S_0x560b0bc2d7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x560b0bd51800 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x560b0bd51840 .param/l "shift" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x560b0bd51880 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x560b0bd518c0 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x560b0bd7ccf0 .functor NOT 1, L_0x560b0bd7e320, C4<0>, C4<0>, C4<0>;
L_0x560b0bd7e710 .functor NOT 1, v0x560b0bd544c0_0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd7f940 .functor NOT 1, L_0x560b0bd7e780, C4<0>, C4<0>, C4<0>;
v0x560b0bd537f0_0 .net *"_ivl_1", 0 0, L_0x560b0bd7e280;  1 drivers
v0x560b0bd538f0_0 .net *"_ivl_11", 0 0, L_0x560b0bd7e5e0;  1 drivers
v0x560b0bd539d0_0 .net *"_ivl_12", 0 0, L_0x560b0bd7e710;  1 drivers
v0x560b0bd53a90_0 .net *"_ivl_17", 0 0, L_0x560b0bd7ed10;  1 drivers
v0x560b0bd53b70_0 .net *"_ivl_18", 7 0, L_0x560b0bd7edb0;  1 drivers
v0x560b0bd53ca0_0 .net *"_ivl_21", 13 0, L_0x560b0bd7f0e0;  1 drivers
v0x560b0bd53d80_0 .net *"_ivl_25", 0 0, L_0x560b0bd7f650;  1 drivers
v0x560b0bd53e60_0 .net *"_ivl_26", 7 0, L_0x560b0bd7f6f0;  1 drivers
v0x560b0bd53f40_0 .net *"_ivl_29", 13 0, L_0x560b0bd7f9b0;  1 drivers
v0x560b0bd54020_0 .net *"_ivl_3", 0 0, L_0x560b0bd7e320;  1 drivers
v0x560b0bd54100_0 .net *"_ivl_4", 0 0, L_0x560b0bd7ccf0;  1 drivers
v0x560b0bd541e0_0 .net *"_ivl_7", 0 0, L_0x560b0bd7e3c0;  1 drivers
L_0x7f8c29442450 .functor BUFT 1, C4<00000000001010001011111>, C4<0>, C4<0>, C4<0>;
v0x560b0bd542c0_0 .net "ain", 22 0, L_0x7f8c29442450;  1 drivers
v0x560b0bd54380_0 .net "clk", 0 0, v0x560b0bd5dae0_0;  alias, 1 drivers
v0x560b0bd54420_0 .net "control", 0 0, L_0x560b0bd7e780;  1 drivers
v0x560b0bd544c0_0 .var "control_h", 0 0;
v0x560b0bd54560_0 .net "control_l", 0 0, L_0x560b0bd7e4f0;  1 drivers
v0x560b0bd54730_0 .net "opin", 1 0, v0x560b0bd50c10_0;  alias, 1 drivers
v0x560b0bd547f0_0 .var "opout", 1 0;
v0x560b0bd548b0_0 .net "xin", 21 0, v0x560b0bd50de0_0;  alias, 1 drivers
v0x560b0bd549c0_0 .var "xout", 21 0;
v0x560b0bd54aa0_0 .net "xv", 21 0, L_0x560b0bd7eb40;  1 drivers
v0x560b0bd54b60_0 .net "yin", 21 0, v0x560b0bd51070_0;  alias, 1 drivers
v0x560b0bd54c50_0 .var "yout", 21 0;
v0x560b0bd54d30_0 .net "yv", 21 0, L_0x560b0bd7f4c0;  1 drivers
v0x560b0bd54df0_0 .net "zin", 22 0, v0x560b0bd51300_0;  alias, 1 drivers
v0x560b0bd54ee0_0 .var "zout", 22 0;
v0x560b0bd54fc0_0 .net "zv", 22 0, L_0x560b0bd7fda0;  1 drivers
L_0x560b0bd7e280 .part v0x560b0bd50c10_0, 0, 1;
L_0x560b0bd7e320 .part v0x560b0bd51070_0, 21, 1;
L_0x560b0bd7e3c0 .part v0x560b0bd51300_0, 22, 1;
L_0x560b0bd7e4f0 .functor MUXZ 1, L_0x560b0bd7e3c0, L_0x560b0bd7ccf0, L_0x560b0bd7e280, C4<>;
L_0x560b0bd7e5e0 .part v0x560b0bd50c10_0, 1, 1;
L_0x560b0bd7e780 .functor MUXZ 1, L_0x560b0bd7e4f0, L_0x560b0bd7e710, L_0x560b0bd7e5e0, C4<>;
L_0x560b0bd7ed10 .part v0x560b0bd51070_0, 21, 1;
LS_0x560b0bd7edb0_0_0 .concat [ 1 1 1 1], L_0x560b0bd7ed10, L_0x560b0bd7ed10, L_0x560b0bd7ed10, L_0x560b0bd7ed10;
LS_0x560b0bd7edb0_0_4 .concat [ 1 1 1 1], L_0x560b0bd7ed10, L_0x560b0bd7ed10, L_0x560b0bd7ed10, L_0x560b0bd7ed10;
L_0x560b0bd7edb0 .concat [ 4 4 0 0], LS_0x560b0bd7edb0_0_0, LS_0x560b0bd7edb0_0_4;
L_0x560b0bd7f0e0 .part v0x560b0bd51070_0, 8, 14;
L_0x560b0bd7f180 .concat [ 14 8 0 0], L_0x560b0bd7f0e0, L_0x560b0bd7edb0;
L_0x560b0bd7f650 .part v0x560b0bd50de0_0, 21, 1;
LS_0x560b0bd7f6f0_0_0 .concat [ 1 1 1 1], L_0x560b0bd7f650, L_0x560b0bd7f650, L_0x560b0bd7f650, L_0x560b0bd7f650;
LS_0x560b0bd7f6f0_0_4 .concat [ 1 1 1 1], L_0x560b0bd7f650, L_0x560b0bd7f650, L_0x560b0bd7f650, L_0x560b0bd7f650;
L_0x560b0bd7f6f0 .concat [ 4 4 0 0], LS_0x560b0bd7f6f0_0_0, LS_0x560b0bd7f6f0_0_4;
L_0x560b0bd7f9b0 .part v0x560b0bd50de0_0, 8, 14;
L_0x560b0bd7fa50 .concat [ 14 8 0 0], L_0x560b0bd7f9b0, L_0x560b0bd7f6f0;
S_0x560b0bd51c10 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x560b0bd51620;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd51e10 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd51f80_0 .net *"_ivl_0", 21 0, L_0x560b0bd7e900;  1 drivers
v0x560b0bd52080_0 .net *"_ivl_2", 21 0, L_0x560b0bd7eaa0;  1 drivers
v0x560b0bd52160_0 .net "a", 21 0, v0x560b0bd50de0_0;  alias, 1 drivers
v0x560b0bd52260_0 .net "b", 21 0, L_0x560b0bd7f180;  1 drivers
v0x560b0bd52320_0 .net "control", 0 0, L_0x560b0bd7e780;  alias, 1 drivers
v0x560b0bd52430_0 .net "sum", 21 0, L_0x560b0bd7eb40;  alias, 1 drivers
L_0x560b0bd7e900 .arith/sum 22, v0x560b0bd50de0_0, L_0x560b0bd7f180;
L_0x560b0bd7eaa0 .arith/sub 22, v0x560b0bd50de0_0, L_0x560b0bd7f180;
L_0x560b0bd7eb40 .functor MUXZ 22, L_0x560b0bd7eaa0, L_0x560b0bd7e900, L_0x560b0bd7e780, C4<>;
S_0x560b0bd52590 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x560b0bd51620;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd52790 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd528d0_0 .net *"_ivl_0", 21 0, L_0x560b0bd7f270;  1 drivers
v0x560b0bd529b0_0 .net *"_ivl_2", 21 0, L_0x560b0bd7f310;  1 drivers
v0x560b0bd52a90_0 .net "a", 21 0, v0x560b0bd51070_0;  alias, 1 drivers
v0x560b0bd52b90_0 .net "b", 21 0, L_0x560b0bd7fa50;  1 drivers
v0x560b0bd52c50_0 .net "control", 0 0, L_0x560b0bd7f940;  1 drivers
v0x560b0bd52d60_0 .net "sum", 21 0, L_0x560b0bd7f4c0;  alias, 1 drivers
L_0x560b0bd7f270 .arith/sum 22, v0x560b0bd51070_0, L_0x560b0bd7fa50;
L_0x560b0bd7f310 .arith/sub 22, v0x560b0bd51070_0, L_0x560b0bd7fa50;
L_0x560b0bd7f4c0 .functor MUXZ 22, L_0x560b0bd7f310, L_0x560b0bd7f270, L_0x560b0bd7f940, C4<>;
S_0x560b0bd52ec0 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x560b0bd51620;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd530a0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x560b0bd53210_0 .net *"_ivl_0", 22 0, L_0x560b0bd7fc10;  1 drivers
v0x560b0bd532f0_0 .net *"_ivl_2", 22 0, L_0x560b0bd7fd00;  1 drivers
v0x560b0bd533d0_0 .net "a", 22 0, v0x560b0bd51300_0;  alias, 1 drivers
v0x560b0bd534d0_0 .net "b", 22 0, L_0x7f8c29442450;  alias, 1 drivers
v0x560b0bd53590_0 .net "control", 0 0, L_0x560b0bd7e780;  alias, 1 drivers
v0x560b0bd53680_0 .net "sum", 22 0, L_0x560b0bd7fda0;  alias, 1 drivers
L_0x560b0bd7fc10 .arith/sum 23, v0x560b0bd51300_0, L_0x7f8c29442450;
L_0x560b0bd7fd00 .arith/sub 23, v0x560b0bd51300_0, L_0x7f8c29442450;
L_0x560b0bd7fda0 .functor MUXZ 23, L_0x560b0bd7fd00, L_0x560b0bd7fc10, L_0x560b0bd7e780, C4<>;
S_0x560b0bd55200 .scope module, "cs9" "cstageg" 3 85, 5 3 0, S_0x560b0bc2d7b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "opin";
    .port_info 2 /INPUT 22 "xin";
    .port_info 3 /INPUT 22 "yin";
    .port_info 4 /INPUT 23 "zin";
    .port_info 5 /INPUT 23 "ain";
    .port_info 6 /OUTPUT 2 "opout";
    .port_info 7 /OUTPUT 22 "xout";
    .port_info 8 /OUTPUT 22 "yout";
    .port_info 9 /OUTPUT 23 "zout";
P_0x560b0bd553e0 .param/l "def_op" 0 5 7, +C4<00000000000000000000000000000000>;
P_0x560b0bd55420 .param/l "shift" 0 5 4, +C4<00000000000000000000000000001001>;
P_0x560b0bd55460 .param/l "width" 0 5 6, +C4<00000000000000000000000000010110>;
P_0x560b0bd554a0 .param/l "zwidth" 0 5 5, +C4<00000000000000000000000000010111>;
L_0x560b0bd7e9a0 .functor NOT 1, L_0x560b0bd7ffd0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd803c0 .functor NOT 1, v0x560b0bd580a0_0, C4<0>, C4<0>, C4<0>;
L_0x560b0bd81550 .functor NOT 1, L_0x560b0bd80430, C4<0>, C4<0>, C4<0>;
v0x560b0bd573d0_0 .net *"_ivl_1", 0 0, L_0x560b0bd7ff30;  1 drivers
v0x560b0bd574d0_0 .net *"_ivl_11", 0 0, L_0x560b0bd80290;  1 drivers
v0x560b0bd575b0_0 .net *"_ivl_12", 0 0, L_0x560b0bd803c0;  1 drivers
v0x560b0bd57670_0 .net *"_ivl_17", 0 0, L_0x560b0bd809c0;  1 drivers
v0x560b0bd57750_0 .net *"_ivl_18", 8 0, L_0x560b0bd80a60;  1 drivers
v0x560b0bd57880_0 .net *"_ivl_21", 12 0, L_0x560b0bd80d40;  1 drivers
v0x560b0bd57960_0 .net *"_ivl_25", 0 0, L_0x560b0bd812b0;  1 drivers
v0x560b0bd57a40_0 .net *"_ivl_26", 8 0, L_0x560b0bd81350;  1 drivers
v0x560b0bd57b20_0 .net *"_ivl_29", 12 0, L_0x560b0bd815c0;  1 drivers
v0x560b0bd57c00_0 .net *"_ivl_3", 0 0, L_0x560b0bd7ffd0;  1 drivers
v0x560b0bd57ce0_0 .net *"_ivl_4", 0 0, L_0x560b0bd7e9a0;  1 drivers
v0x560b0bd57dc0_0 .net *"_ivl_7", 0 0, L_0x560b0bd80070;  1 drivers
L_0x7f8c29442498 .functor BUFT 1, C4<00000000000101000110000>, C4<0>, C4<0>, C4<0>;
v0x560b0bd57ea0_0 .net "ain", 22 0, L_0x7f8c29442498;  1 drivers
v0x560b0bd57f60_0 .net "clk", 0 0, v0x560b0bd5dae0_0;  alias, 1 drivers
v0x560b0bd58000_0 .net "control", 0 0, L_0x560b0bd80430;  1 drivers
v0x560b0bd580a0_0 .var "control_h", 0 0;
v0x560b0bd58140_0 .net "control_l", 0 0, L_0x560b0bd801a0;  1 drivers
v0x560b0bd58310_0 .net "opin", 1 0, v0x560b0bd547f0_0;  alias, 1 drivers
v0x560b0bd583d0_0 .var "opout", 1 0;
v0x560b0bd584a0_0 .net "xin", 21 0, v0x560b0bd549c0_0;  alias, 1 drivers
v0x560b0bd58590_0 .var "xout", 21 0;
v0x560b0bd586a0_0 .net "xv", 21 0, L_0x560b0bd807f0;  1 drivers
v0x560b0bd58760_0 .net "yin", 21 0, v0x560b0bd54c50_0;  alias, 1 drivers
v0x560b0bd58850_0 .var "yout", 21 0;
v0x560b0bd58960_0 .net "yv", 21 0, L_0x560b0bd81120;  1 drivers
v0x560b0bd58a20_0 .net "zin", 22 0, v0x560b0bd54ee0_0;  alias, 1 drivers
v0x560b0bd58b10_0 .var "zout", 22 0;
v0x560b0bd58c20_0 .net "zv", 22 0, L_0x560b0bd819b0;  1 drivers
L_0x560b0bd7ff30 .part v0x560b0bd547f0_0, 0, 1;
L_0x560b0bd7ffd0 .part v0x560b0bd54c50_0, 21, 1;
L_0x560b0bd80070 .part v0x560b0bd54ee0_0, 22, 1;
L_0x560b0bd801a0 .functor MUXZ 1, L_0x560b0bd80070, L_0x560b0bd7e9a0, L_0x560b0bd7ff30, C4<>;
L_0x560b0bd80290 .part v0x560b0bd547f0_0, 1, 1;
L_0x560b0bd80430 .functor MUXZ 1, L_0x560b0bd801a0, L_0x560b0bd803c0, L_0x560b0bd80290, C4<>;
L_0x560b0bd809c0 .part v0x560b0bd54c50_0, 21, 1;
LS_0x560b0bd80a60_0_0 .concat [ 1 1 1 1], L_0x560b0bd809c0, L_0x560b0bd809c0, L_0x560b0bd809c0, L_0x560b0bd809c0;
LS_0x560b0bd80a60_0_4 .concat [ 1 1 1 1], L_0x560b0bd809c0, L_0x560b0bd809c0, L_0x560b0bd809c0, L_0x560b0bd809c0;
LS_0x560b0bd80a60_0_8 .concat [ 1 0 0 0], L_0x560b0bd809c0;
L_0x560b0bd80a60 .concat [ 4 4 1 0], LS_0x560b0bd80a60_0_0, LS_0x560b0bd80a60_0_4, LS_0x560b0bd80a60_0_8;
L_0x560b0bd80d40 .part v0x560b0bd54c50_0, 9, 13;
L_0x560b0bd80de0 .concat [ 13 9 0 0], L_0x560b0bd80d40, L_0x560b0bd80a60;
L_0x560b0bd812b0 .part v0x560b0bd549c0_0, 21, 1;
LS_0x560b0bd81350_0_0 .concat [ 1 1 1 1], L_0x560b0bd812b0, L_0x560b0bd812b0, L_0x560b0bd812b0, L_0x560b0bd812b0;
LS_0x560b0bd81350_0_4 .concat [ 1 1 1 1], L_0x560b0bd812b0, L_0x560b0bd812b0, L_0x560b0bd812b0, L_0x560b0bd812b0;
LS_0x560b0bd81350_0_8 .concat [ 1 0 0 0], L_0x560b0bd812b0;
L_0x560b0bd81350 .concat [ 4 4 1 0], LS_0x560b0bd81350_0_0, LS_0x560b0bd81350_0_4, LS_0x560b0bd81350_0_8;
L_0x560b0bd815c0 .part v0x560b0bd549c0_0, 9, 13;
L_0x560b0bd81660 .concat [ 13 9 0 0], L_0x560b0bd815c0, L_0x560b0bd81350;
S_0x560b0bd557f0 .scope module, "ax" "addsubg" 5 25, 4 3 0, S_0x560b0bd55200;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd559f0 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd55b60_0 .net *"_ivl_0", 21 0, L_0x560b0bd805b0;  1 drivers
v0x560b0bd55c60_0 .net *"_ivl_2", 21 0, L_0x560b0bd80750;  1 drivers
v0x560b0bd55d40_0 .net "a", 21 0, v0x560b0bd549c0_0;  alias, 1 drivers
v0x560b0bd55e40_0 .net "b", 21 0, L_0x560b0bd80de0;  1 drivers
v0x560b0bd55f00_0 .net "control", 0 0, L_0x560b0bd80430;  alias, 1 drivers
v0x560b0bd56010_0 .net "sum", 21 0, L_0x560b0bd807f0;  alias, 1 drivers
L_0x560b0bd805b0 .arith/sum 22, v0x560b0bd549c0_0, L_0x560b0bd80de0;
L_0x560b0bd80750 .arith/sub 22, v0x560b0bd549c0_0, L_0x560b0bd80de0;
L_0x560b0bd807f0 .functor MUXZ 22, L_0x560b0bd80750, L_0x560b0bd805b0, L_0x560b0bd80430, C4<>;
S_0x560b0bd56170 .scope module, "ay" "addsubg" 5 26, 4 3 0, S_0x560b0bd55200;
 .timescale -9 -9;
    .port_info 0 /INPUT 22 "a";
    .port_info 1 /INPUT 22 "b";
    .port_info 2 /OUTPUT 22 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd56370 .param/l "size" 0 4 4, +C4<00000000000000000000000000010110>;
v0x560b0bd564b0_0 .net *"_ivl_0", 21 0, L_0x560b0bd80ed0;  1 drivers
v0x560b0bd56590_0 .net *"_ivl_2", 21 0, L_0x560b0bd80f70;  1 drivers
v0x560b0bd56670_0 .net "a", 21 0, v0x560b0bd54c50_0;  alias, 1 drivers
v0x560b0bd56770_0 .net "b", 21 0, L_0x560b0bd81660;  1 drivers
v0x560b0bd56830_0 .net "control", 0 0, L_0x560b0bd81550;  1 drivers
v0x560b0bd56940_0 .net "sum", 21 0, L_0x560b0bd81120;  alias, 1 drivers
L_0x560b0bd80ed0 .arith/sum 22, v0x560b0bd54c50_0, L_0x560b0bd81660;
L_0x560b0bd80f70 .arith/sub 22, v0x560b0bd54c50_0, L_0x560b0bd81660;
L_0x560b0bd81120 .functor MUXZ 22, L_0x560b0bd80f70, L_0x560b0bd80ed0, L_0x560b0bd81550, C4<>;
S_0x560b0bd56aa0 .scope module, "az" "addsubg" 5 27, 4 3 0, S_0x560b0bd55200;
 .timescale -9 -9;
    .port_info 0 /INPUT 23 "a";
    .port_info 1 /INPUT 23 "b";
    .port_info 2 /OUTPUT 23 "sum";
    .port_info 3 /INPUT 1 "control";
P_0x560b0bd56c80 .param/l "size" 0 4 4, +C4<00000000000000000000000000010111>;
v0x560b0bd56df0_0 .net *"_ivl_0", 22 0, L_0x560b0bd81820;  1 drivers
v0x560b0bd56ed0_0 .net *"_ivl_2", 22 0, L_0x560b0bd81910;  1 drivers
v0x560b0bd56fb0_0 .net "a", 22 0, v0x560b0bd54ee0_0;  alias, 1 drivers
v0x560b0bd570b0_0 .net "b", 22 0, L_0x7f8c29442498;  alias, 1 drivers
v0x560b0bd57170_0 .net "control", 0 0, L_0x560b0bd80430;  alias, 1 drivers
v0x560b0bd57260_0 .net "sum", 22 0, L_0x560b0bd819b0;  alias, 1 drivers
L_0x560b0bd81820 .arith/sum 23, v0x560b0bd54ee0_0, L_0x7f8c29442498;
L_0x560b0bd81910 .arith/sub 23, v0x560b0bd54ee0_0, L_0x7f8c29442498;
L_0x560b0bd819b0 .functor MUXZ 23, L_0x560b0bd81910, L_0x560b0bd81820, L_0x560b0bd80430, C4<>;
    .scope S_0x560b0bc6d190;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bc5b9d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x560b0bc6d190;
T_1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b0bc5e910_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bc61210_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bc51ac0_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x560b0bc56790_0, 0, 23;
    %end;
    .thread T_1;
    .scope S_0x560b0bc6d190;
T_2 ;
    %wait E_0x560b0bbca780;
    %load/vec4 v0x560b0bc5e830_0;
    %assign/vec4 v0x560b0bc5e910_0, 0;
    %load/vec4 v0x560b0bc5d2a0_0;
    %assign/vec4 v0x560b0bc61210_0, 0;
    %load/vec4 v0x560b0bc51b80_0;
    %assign/vec4 v0x560b0bc51ac0_0, 0;
    %load/vec4 v0x560b0bc54920_0;
    %assign/vec4 v0x560b0bc56790_0, 0;
    %load/vec4 v0x560b0bc5ba90_0;
    %assign/vec4 v0x560b0bc5b9d0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x560b0bd370f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bd3a0a0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x560b0bd370f0;
T_4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b0bd3a3d0_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd3a5a0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd3a830_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x560b0bd3aac0_0, 0, 23;
    %end;
    .thread T_4;
    .scope S_0x560b0bd370f0;
T_5 ;
    %wait E_0x560b0bbca780;
    %load/vec4 v0x560b0bd3a310_0;
    %assign/vec4 v0x560b0bd3a3d0_0, 0;
    %load/vec4 v0x560b0bd3a680_0;
    %assign/vec4 v0x560b0bd3a5a0_0, 0;
    %load/vec4 v0x560b0bd3a910_0;
    %assign/vec4 v0x560b0bd3a830_0, 0;
    %load/vec4 v0x560b0bd3aba0_0;
    %assign/vec4 v0x560b0bd3aac0_0, 0;
    %load/vec4 v0x560b0bd3a140_0;
    %assign/vec4 v0x560b0bd3a0a0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560b0bd3e9c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bd41860_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x560b0bd3e9c0;
T_7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b0bd41b90_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd41d60_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd41ff0_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x560b0bd42280_0, 0, 23;
    %end;
    .thread T_7;
    .scope S_0x560b0bd3e9c0;
T_8 ;
    %wait E_0x560b0bbca780;
    %load/vec4 v0x560b0bd41ad0_0;
    %assign/vec4 v0x560b0bd41b90_0, 0;
    %load/vec4 v0x560b0bd41e40_0;
    %assign/vec4 v0x560b0bd41d60_0, 0;
    %load/vec4 v0x560b0bd420d0_0;
    %assign/vec4 v0x560b0bd41ff0_0, 0;
    %load/vec4 v0x560b0bd42360_0;
    %assign/vec4 v0x560b0bd42280_0, 0;
    %load/vec4 v0x560b0bd41900_0;
    %assign/vec4 v0x560b0bd41860_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x560b0bd425a0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bd45440_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x560b0bd425a0;
T_10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b0bd45770_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd45940_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd45bd0_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x560b0bd45e60_0, 0, 23;
    %end;
    .thread T_10;
    .scope S_0x560b0bd425a0;
T_11 ;
    %wait E_0x560b0bbca780;
    %load/vec4 v0x560b0bd456b0_0;
    %assign/vec4 v0x560b0bd45770_0, 0;
    %load/vec4 v0x560b0bd45a20_0;
    %assign/vec4 v0x560b0bd45940_0, 0;
    %load/vec4 v0x560b0bd45cb0_0;
    %assign/vec4 v0x560b0bd45bd0_0, 0;
    %load/vec4 v0x560b0bd45f40_0;
    %assign/vec4 v0x560b0bd45e60_0, 0;
    %load/vec4 v0x560b0bd454e0_0;
    %assign/vec4 v0x560b0bd45440_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x560b0bd46180;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bd49020_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x560b0bd46180;
T_13 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b0bd49350_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd49520_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd497b0_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x560b0bd49a40_0, 0, 23;
    %end;
    .thread T_13;
    .scope S_0x560b0bd46180;
T_14 ;
    %wait E_0x560b0bbca780;
    %load/vec4 v0x560b0bd49290_0;
    %assign/vec4 v0x560b0bd49350_0, 0;
    %load/vec4 v0x560b0bd49600_0;
    %assign/vec4 v0x560b0bd49520_0, 0;
    %load/vec4 v0x560b0bd49890_0;
    %assign/vec4 v0x560b0bd497b0_0, 0;
    %load/vec4 v0x560b0bd49b20_0;
    %assign/vec4 v0x560b0bd49a40_0, 0;
    %load/vec4 v0x560b0bd490c0_0;
    %assign/vec4 v0x560b0bd49020_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x560b0bd49d60;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bd4ce10_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x560b0bd49d60;
T_16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b0bd4d030_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd4d200_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd4d490_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x560b0bd4d720_0, 0, 23;
    %end;
    .thread T_16;
    .scope S_0x560b0bd49d60;
T_17 ;
    %wait E_0x560b0bbca780;
    %load/vec4 v0x560b0bd4cf70_0;
    %assign/vec4 v0x560b0bd4d030_0, 0;
    %load/vec4 v0x560b0bd4d2e0_0;
    %assign/vec4 v0x560b0bd4d200_0, 0;
    %load/vec4 v0x560b0bd4d570_0;
    %assign/vec4 v0x560b0bd4d490_0, 0;
    %load/vec4 v0x560b0bd4d800_0;
    %assign/vec4 v0x560b0bd4d720_0, 0;
    %load/vec4 v0x560b0bd4ceb0_0;
    %assign/vec4 v0x560b0bd4ce10_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x560b0bd4da40;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bd508e0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x560b0bd4da40;
T_19 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b0bd50c10_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd50de0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd51070_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x560b0bd51300_0, 0, 23;
    %end;
    .thread T_19;
    .scope S_0x560b0bd4da40;
T_20 ;
    %wait E_0x560b0bbca780;
    %load/vec4 v0x560b0bd50b50_0;
    %assign/vec4 v0x560b0bd50c10_0, 0;
    %load/vec4 v0x560b0bd50ec0_0;
    %assign/vec4 v0x560b0bd50de0_0, 0;
    %load/vec4 v0x560b0bd51150_0;
    %assign/vec4 v0x560b0bd51070_0, 0;
    %load/vec4 v0x560b0bd513e0_0;
    %assign/vec4 v0x560b0bd51300_0, 0;
    %load/vec4 v0x560b0bd50980_0;
    %assign/vec4 v0x560b0bd508e0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x560b0bd51620;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bd544c0_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x560b0bd51620;
T_22 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b0bd547f0_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd549c0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd54c50_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x560b0bd54ee0_0, 0, 23;
    %end;
    .thread T_22;
    .scope S_0x560b0bd51620;
T_23 ;
    %wait E_0x560b0bbca780;
    %load/vec4 v0x560b0bd54730_0;
    %assign/vec4 v0x560b0bd547f0_0, 0;
    %load/vec4 v0x560b0bd54aa0_0;
    %assign/vec4 v0x560b0bd549c0_0, 0;
    %load/vec4 v0x560b0bd54d30_0;
    %assign/vec4 v0x560b0bd54c50_0, 0;
    %load/vec4 v0x560b0bd54fc0_0;
    %assign/vec4 v0x560b0bd54ee0_0, 0;
    %load/vec4 v0x560b0bd54560_0;
    %assign/vec4 v0x560b0bd544c0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x560b0bd55200;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bd580a0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x560b0bd55200;
T_25 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b0bd583d0_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd58590_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd58850_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x560b0bd58b10_0, 0, 23;
    %end;
    .thread T_25;
    .scope S_0x560b0bd55200;
T_26 ;
    %wait E_0x560b0bbca780;
    %load/vec4 v0x560b0bd58310_0;
    %assign/vec4 v0x560b0bd583d0_0, 0;
    %load/vec4 v0x560b0bd586a0_0;
    %assign/vec4 v0x560b0bd58590_0, 0;
    %load/vec4 v0x560b0bd58960_0;
    %assign/vec4 v0x560b0bd58850_0, 0;
    %load/vec4 v0x560b0bd58c20_0;
    %assign/vec4 v0x560b0bd58b10_0, 0;
    %load/vec4 v0x560b0bd58140_0;
    %assign/vec4 v0x560b0bd580a0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x560b0bc57240;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bcd6e20_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x560b0bc57240;
T_28 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b0bcc9ae0_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bccea70_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bcccc20_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x560b0bccb3b0_0, 0, 23;
    %end;
    .thread T_28;
    .scope S_0x560b0bc57240;
T_29 ;
    %wait E_0x560b0bbca780;
    %load/vec4 v0x560b0bcd98e0_0;
    %assign/vec4 v0x560b0bcc9ae0_0, 0;
    %load/vec4 v0x560b0bcceb10_0;
    %assign/vec4 v0x560b0bccea70_0, 0;
    %load/vec4 v0x560b0bccf5f0_0;
    %assign/vec4 v0x560b0bcccc20_0, 0;
    %load/vec4 v0x560b0bccb470_0;
    %assign/vec4 v0x560b0bccb3b0_0, 0;
    %load/vec4 v0x560b0bcd9840_0;
    %assign/vec4 v0x560b0bcd6e20_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x560b0bcc4860;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bd09040_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x560b0bcc4860;
T_31 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b0bd05a90_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd05c40_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bb98340_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x560b0bb46db0_0, 0, 23;
    %end;
    .thread T_31;
    .scope S_0x560b0bcc4860;
T_32 ;
    %wait E_0x560b0bbca780;
    %load/vec4 v0x560b0bd07cc0_0;
    %assign/vec4 v0x560b0bd05a90_0, 0;
    %load/vec4 v0x560b0bb98190_0;
    %assign/vec4 v0x560b0bd05c40_0, 0;
    %load/vec4 v0x560b0bb98420_0;
    %assign/vec4 v0x560b0bb98340_0, 0;
    %load/vec4 v0x560b0bb46e90_0;
    %assign/vec4 v0x560b0bb46db0_0, 0;
    %load/vec4 v0x560b0bd090e0_0;
    %assign/vec4 v0x560b0bd09040_0, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_0x560b0bb470d0;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bd1bfe0_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x560b0bb470d0;
T_34 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b0bd1c310_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd1c4e0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd1c7a0_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x560b0bd1ca30_0, 0, 23;
    %end;
    .thread T_34;
    .scope S_0x560b0bb470d0;
T_35 ;
    %wait E_0x560b0bbca780;
    %load/vec4 v0x560b0bd1c250_0;
    %assign/vec4 v0x560b0bd1c310_0, 0;
    %load/vec4 v0x560b0bd1c5c0_0;
    %assign/vec4 v0x560b0bd1c4e0_0, 0;
    %load/vec4 v0x560b0bd1c880_0;
    %assign/vec4 v0x560b0bd1c7a0_0, 0;
    %load/vec4 v0x560b0bd1cb10_0;
    %assign/vec4 v0x560b0bd1ca30_0, 0;
    %load/vec4 v0x560b0bd1c080_0;
    %assign/vec4 v0x560b0bd1bfe0_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0x560b0bd1cd50;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bd1fbf0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x560b0bd1cd50;
T_37 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b0bd1ff20_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd200a0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd20330_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x560b0bd205c0_0, 0, 23;
    %end;
    .thread T_37;
    .scope S_0x560b0bd1cd50;
T_38 ;
    %wait E_0x560b0bbca780;
    %load/vec4 v0x560b0bd1fe60_0;
    %assign/vec4 v0x560b0bd1ff20_0, 0;
    %load/vec4 v0x560b0bd20180_0;
    %assign/vec4 v0x560b0bd200a0_0, 0;
    %load/vec4 v0x560b0bd20410_0;
    %assign/vec4 v0x560b0bd20330_0, 0;
    %load/vec4 v0x560b0bd206a0_0;
    %assign/vec4 v0x560b0bd205c0_0, 0;
    %load/vec4 v0x560b0bd1fc90_0;
    %assign/vec4 v0x560b0bd1fbf0_0, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_0x560b0bd208e0;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bd23780_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x560b0bd208e0;
T_40 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b0bd23ab0_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd23c80_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd23f10_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x560b0bd241a0_0, 0, 23;
    %end;
    .thread T_40;
    .scope S_0x560b0bd208e0;
T_41 ;
    %wait E_0x560b0bbca780;
    %load/vec4 v0x560b0bd239f0_0;
    %assign/vec4 v0x560b0bd23ab0_0, 0;
    %load/vec4 v0x560b0bd23d60_0;
    %assign/vec4 v0x560b0bd23c80_0, 0;
    %load/vec4 v0x560b0bd23ff0_0;
    %assign/vec4 v0x560b0bd23f10_0, 0;
    %load/vec4 v0x560b0bd24280_0;
    %assign/vec4 v0x560b0bd241a0_0, 0;
    %load/vec4 v0x560b0bd23820_0;
    %assign/vec4 v0x560b0bd23780_0, 0;
    %jmp T_41;
    .thread T_41;
    .scope S_0x560b0bd244c0;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bd27360_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0x560b0bd244c0;
T_43 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b0bd27690_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd27860_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd27af0_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x560b0bd27d80_0, 0, 23;
    %end;
    .thread T_43;
    .scope S_0x560b0bd244c0;
T_44 ;
    %wait E_0x560b0bbca780;
    %load/vec4 v0x560b0bd275d0_0;
    %assign/vec4 v0x560b0bd27690_0, 0;
    %load/vec4 v0x560b0bd27940_0;
    %assign/vec4 v0x560b0bd27860_0, 0;
    %load/vec4 v0x560b0bd27bd0_0;
    %assign/vec4 v0x560b0bd27af0_0, 0;
    %load/vec4 v0x560b0bd27e60_0;
    %assign/vec4 v0x560b0bd27d80_0, 0;
    %load/vec4 v0x560b0bd27400_0;
    %assign/vec4 v0x560b0bd27360_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x560b0bd280a0;
T_45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bd2af40_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_0x560b0bd280a0;
T_46 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b0bd2b230_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd2b400_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd2b690_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x560b0bd2b920_0, 0, 23;
    %end;
    .thread T_46;
    .scope S_0x560b0bd280a0;
T_47 ;
    %wait E_0x560b0bbca780;
    %load/vec4 v0x560b0bd2b190_0;
    %assign/vec4 v0x560b0bd2b230_0, 0;
    %load/vec4 v0x560b0bd2b4e0_0;
    %assign/vec4 v0x560b0bd2b400_0, 0;
    %load/vec4 v0x560b0bd2b770_0;
    %assign/vec4 v0x560b0bd2b690_0, 0;
    %load/vec4 v0x560b0bd2ba00_0;
    %assign/vec4 v0x560b0bd2b920_0, 0;
    %load/vec4 v0x560b0bd2afe0_0;
    %assign/vec4 v0x560b0bd2af40_0, 0;
    %jmp T_47;
    .thread T_47;
    .scope S_0x560b0bd2bc40;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bd2ebf0_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_0x560b0bd2bc40;
T_49 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b0bd2ef20_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd2f0f0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd2f380_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x560b0bd2f610_0, 0, 23;
    %end;
    .thread T_49;
    .scope S_0x560b0bd2bc40;
T_50 ;
    %wait E_0x560b0bbca780;
    %load/vec4 v0x560b0bd2ee60_0;
    %assign/vec4 v0x560b0bd2ef20_0, 0;
    %load/vec4 v0x560b0bd2f1d0_0;
    %assign/vec4 v0x560b0bd2f0f0_0, 0;
    %load/vec4 v0x560b0bd2f460_0;
    %assign/vec4 v0x560b0bd2f380_0, 0;
    %load/vec4 v0x560b0bd2f6f0_0;
    %assign/vec4 v0x560b0bd2f610_0, 0;
    %load/vec4 v0x560b0bd2ec90_0;
    %assign/vec4 v0x560b0bd2ebf0_0, 0;
    %jmp T_50;
    .thread T_50;
    .scope S_0x560b0bd2f930;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bd327d0_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_0x560b0bd2f930;
T_52 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b0bd32b00_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd32cd0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd32f60_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x560b0bd331f0_0, 0, 23;
    %end;
    .thread T_52;
    .scope S_0x560b0bd2f930;
T_53 ;
    %wait E_0x560b0bbca780;
    %load/vec4 v0x560b0bd32a40_0;
    %assign/vec4 v0x560b0bd32b00_0, 0;
    %load/vec4 v0x560b0bd32db0_0;
    %assign/vec4 v0x560b0bd32cd0_0, 0;
    %load/vec4 v0x560b0bd33040_0;
    %assign/vec4 v0x560b0bd32f60_0, 0;
    %load/vec4 v0x560b0bd332d0_0;
    %assign/vec4 v0x560b0bd331f0_0, 0;
    %load/vec4 v0x560b0bd32870_0;
    %assign/vec4 v0x560b0bd327d0_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x560b0bd33510;
T_54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bd363b0_0, 0, 1;
    %end;
    .thread T_54;
    .scope S_0x560b0bd33510;
T_55 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b0bd366e0_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd368b0_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd36b40_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x560b0bd36dd0_0, 0, 23;
    %end;
    .thread T_55;
    .scope S_0x560b0bd33510;
T_56 ;
    %wait E_0x560b0bbca780;
    %load/vec4 v0x560b0bd36620_0;
    %assign/vec4 v0x560b0bd366e0_0, 0;
    %load/vec4 v0x560b0bd36990_0;
    %assign/vec4 v0x560b0bd368b0_0, 0;
    %load/vec4 v0x560b0bd36c20_0;
    %assign/vec4 v0x560b0bd36b40_0, 0;
    %load/vec4 v0x560b0bd36eb0_0;
    %assign/vec4 v0x560b0bd36dd0_0, 0;
    %load/vec4 v0x560b0bd36450_0;
    %assign/vec4 v0x560b0bd363b0_0, 0;
    %jmp T_56;
    .thread T_56;
    .scope S_0x560b0bd3ade0;
T_57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bd3dc80_0, 0, 1;
    %end;
    .thread T_57;
    .scope S_0x560b0bd3ade0;
T_58 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b0bd3dfb0_0, 0, 2;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd3e180_0, 0, 22;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0x560b0bd3e410_0, 0, 22;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0x560b0bd3e6a0_0, 0, 23;
    %end;
    .thread T_58;
    .scope S_0x560b0bd3ade0;
T_59 ;
    %wait E_0x560b0bbca780;
    %load/vec4 v0x560b0bd3def0_0;
    %assign/vec4 v0x560b0bd3dfb0_0, 0;
    %load/vec4 v0x560b0bd3e260_0;
    %assign/vec4 v0x560b0bd3e180_0, 0;
    %load/vec4 v0x560b0bd3e4f0_0;
    %assign/vec4 v0x560b0bd3e410_0, 0;
    %load/vec4 v0x560b0bd3e780_0;
    %assign/vec4 v0x560b0bd3e6a0_0, 0;
    %load/vec4 v0x560b0bd3dd20_0;
    %assign/vec4 v0x560b0bd3dc80_0, 0;
    %jmp T_59;
    .thread T_59;
    .scope S_0x560b0bc2d7b0;
T_60 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b0bd5b3b0_0, 0, 2;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x560b0bd5c070_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x560b0bd5c880_0, 0, 18;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x560b0bd5bbe0_0, 0, 19;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b0bd5b110_0, 0, 2;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x560b0bd5bda0_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x560b0bd5c5d0_0, 0, 18;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x560b0bd5cde0_0, 0, 19;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bd5ab60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b0bd5b1f0_0, 0, 2;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x560b0bd5c390_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x560b0bd5cba0_0, 0, 18;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x560b0bd5d4d0_0, 0, 19;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bd5af90_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0x560b0bc2d7b0;
T_61 ;
    %wait E_0x560b0bbca780;
    %load/vec4 v0x560b0bd5b2d0_0;
    %assign/vec4 v0x560b0bd5b3b0_0, 0;
    %load/vec4 v0x560b0bd5bf90_0;
    %assign/vec4 v0x560b0bd5c070_0, 0;
    %load/vec4 v0x560b0bd5c7a0_0;
    %assign/vec4 v0x560b0bd5c880_0, 0;
    %load/vec4 v0x560b0bd5bb40_0;
    %assign/vec4 v0x560b0bd5bbe0_0, 0;
    %jmp T_61;
    .thread T_61;
    .scope S_0x560b0bc2d7b0;
T_62 ;
    %wait E_0x560b0bbca780;
    %load/vec4 v0x560b0bd5b3b0_0;
    %assign/vec4 v0x560b0bd5b110_0, 0;
    %load/vec4 v0x560b0bd5c470_0;
    %assign/vec4 v0x560b0bd5bda0_0, 0;
    %load/vec4 v0x560b0bd5cc80_0;
    %assign/vec4 v0x560b0bd5c5d0_0, 0;
    %load/vec4 v0x560b0bd5d570_0;
    %assign/vec4 v0x560b0bd5cde0_0, 0;
    %load/vec4 v0x560b0bd5ae30_0;
    %assign/vec4 v0x560b0bd5ab60_0, 0;
    %jmp T_62;
    .thread T_62;
    .scope S_0x560b0bc2d7b0;
T_63 ;
    %wait E_0x560b0bbca780;
    %load/vec4 v0x560b0bd5b110_0;
    %assign/vec4 v0x560b0bd5b1f0_0, 0;
    %load/vec4 v0x560b0bd5c530_0;
    %assign/vec4 v0x560b0bd5c390_0, 0;
    %load/vec4 v0x560b0bd5cd40_0;
    %assign/vec4 v0x560b0bd5cba0_0, 0;
    %load/vec4 v0x560b0bd5d610_0;
    %assign/vec4 v0x560b0bd5d4d0_0, 0;
    %load/vec4 v0x560b0bd5b050_0;
    %assign/vec4 v0x560b0bd5af90_0, 0;
    %jmp T_63;
    .thread T_63;
    .scope S_0x560b0bc2e2a0;
T_64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bd5eeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bd5edf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b0bd5df30_0, 0, 2;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x560b0bd5f050_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x560b0bd5f410_0, 0, 18;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x560b0bd5e270_0, 0, 19;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x560b0bd5e630_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bd5dcb0_0, 0, 1;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x560b0bd5e550_0, 0, 19;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x560b0bd5f250_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x560b0bd5f610_0, 0, 18;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b0bd5dd70_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560b0bd5e330_0, 0, 5;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x560b0bd5e190_0, 0, 19;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x560b0bd5ef70_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x560b0bd5f330_0, 0, 18;
    %end;
    .thread T_64;
    .scope S_0x560b0bc2e2a0;
T_65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bd5dae0_0, 0, 1;
    %end;
    .thread T_65;
    .scope S_0x560b0bc2e2a0;
T_66 ;
    %vpi_func 2 30 "$test$plusargs" 32, "vcd" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_66.0, 4;
    %vpi_call 2 31 "$dumpfile", "cordic.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000101, S_0x560b0bc2e2a0 {0 0 0};
T_66.0 ;
    %vpi_func 2 34 "$value$plusargs" 32, "of=%s", v0x560b0bd5dbd0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_66.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b0bd5eeb0_0, 0, 1;
    %vpi_func 2 36 "$fopen" 32, v0x560b0bd5dbd0_0, "w" {0 0 0};
    %store/vec4 v0x560b0bd5e0d0_0, 0, 32;
    %vpi_call 2 37 "$display", "Recording output to file: %20s", v0x560b0bd5dbd0_0 {0 0 0};
    %vpi_call 2 38 "$fwrite", v0x560b0bd5e0d0_0, "%8s, %8s, %8s, %8s, %8s, %8s, %8s\012", "T [ns]", "phasein", "xin", "yin", "xout", "yout", "phaseout" {0 0 0};
T_66.2 ;
    %vpi_call 2 41 "$display", "width = %4d, nstg = %4d", P_0x560b0bd11140, P_0x560b0bd11100 {0 0 0};
    %vpi_func 2 42 "$value$plusargs" 32, "rmix=%d", v0x560b0bd5edf0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bd5edf0_0, 0, 1;
T_66.4 ;
    %vpi_func 2 43 "$value$plusargs" 32, "op=%d", v0x560b0bd5df30_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.6, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x560b0bd5df30_0, 0, 2;
T_66.6 ;
    %load/vec4 v0x560b0bd5df30_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_66.8, 4;
    %pushi/vec4 78336, 0, 18;
    %store/vec4 v0x560b0bd5f050_0, 0, 18;
    %jmp T_66.9;
T_66.8 ;
    %load/vec4 v0x560b0bd5df30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_66.10, 4;
    %pushi/vec4 78336, 0, 18;
    %store/vec4 v0x560b0bd5f050_0, 0, 18;
    %jmp T_66.11;
T_66.10 ;
    %pushi/vec4 54272, 0, 18;
    %store/vec4 v0x560b0bd5f050_0, 0, 18;
T_66.11 ;
T_66.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b0bd5da00_0, 0, 32;
T_66.12 ;
    %load/vec4 v0x560b0bd5da00_0;
    %cmpi/s 8000, 0, 32;
    %jmp/0xz T_66.13, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b0bd5dae0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b0bd5dae0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x560b0bd5da00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b0bd5da00_0, 0, 32;
    %jmp T_66.12;
T_66.13 ;
    %end;
    .thread T_66;
    .scope S_0x560b0bc2e2a0;
T_67 ;
    %wait E_0x560b0bbca780;
    %load/vec4 v0x560b0bd5edf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %vpi_func 2 62 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 1;
    %store/vec4 v0x560b0bd5ed30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x560b0bd5ec70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x560b0bd5ebb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x560b0bd5eaf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x560b0bd5ea30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x560b0bd5e970_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x560b0bd5e8b0_0, 0, 1;
    %store/vec4 v0x560b0bd5e7f0_0, 0, 1;
    %load/vec4 v0x560b0bd5e7f0_0;
    %pad/u 18;
    %load/vec4 v0x560b0bd5e8b0_0;
    %pad/u 18;
    %add;
    %load/vec4 v0x560b0bd5e970_0;
    %pad/u 18;
    %add;
    %load/vec4 v0x560b0bd5ea30_0;
    %pad/u 18;
    %add;
    %load/vec4 v0x560b0bd5eaf0_0;
    %pad/u 18;
    %add;
    %load/vec4 v0x560b0bd5ebb0_0;
    %pad/u 18;
    %add;
    %load/vec4 v0x560b0bd5ec70_0;
    %pad/u 18;
    %add;
    %load/vec4 v0x560b0bd5ed30_0;
    %pad/u 18;
    %add;
    %addi 30, 0, 18;
    %assign/vec4 v0x560b0bd5f050_0, 0;
    %load/vec4 v0x560b0bd5e710_0;
    %pad/u 32;
    %load/vec4 v0x560b0bd5e710_0;
    %pad/u 32;
    %cmpi/u 61, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_67.2, 8;
    %pushi/vec4 61, 0, 32;
    %jmp/1 T_67.3, 8;
T_67.2 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_67.3, 8;
 ; End of false expr.
    %blend;
T_67.3;
    %sub;
    %pad/u 7;
    %assign/vec4 v0x560b0bd5e630_0, 0;
    %load/vec4 v0x560b0bd5e630_0;
    %pad/u 19;
    %muli 8595, 0, 19;
    %assign/vec4 v0x560b0bd5e270_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x560b0bd5df30_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_67.4, 4;
    %load/vec4 v0x560b0bd5dcb0_0;
    %inv;
    %assign/vec4 v0x560b0bd5dcb0_0, 0;
    %load/vec4 v0x560b0bd5dcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.6, 8;
    %load/vec4 v0x560b0bd5da00_0;
    %muli 9, 0, 32;
    %pad/s 18;
    %assign/vec4 v0x560b0bd5f410_0, 0;
    %pushi/vec4 5000, 0, 18;
    %assign/vec4 v0x560b0bd5f050_0, 0;
    %load/vec4 v0x560b0bd5da00_0;
    %cmpi/s 4000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_67.8, 5;
    %pushi/vec4 5000, 0, 32;
    %load/vec4 v0x560b0bd5da00_0;
    %muli 3, 0, 32;
    %sub;
    %pad/s 18;
    %assign/vec4 v0x560b0bd5f050_0, 0;
T_67.8 ;
    %jmp T_67.7;
T_67.6 ;
    %pushi/vec4 10000, 0, 18;
    %assign/vec4 v0x560b0bd5f050_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x560b0bd5f410_0, 0;
T_67.7 ;
    %jmp T_67.5;
T_67.4 ;
    %load/vec4 v0x560b0bd5df30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_67.10, 4;
    %load/vec4 v0x560b0bd5f410_0;
    %load/vec4 v0x560b0bd5f050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %add;
    %load/vec4 v0x560b0bd5f410_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %sub;
    %assign/vec4 v0x560b0bd5f410_0, 0;
    %load/vec4 v0x560b0bd5f050_0;
    %load/vec4 v0x560b0bd5f410_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %sub;
    %load/vec4 v0x560b0bd5f050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %sub;
    %assign/vec4 v0x560b0bd5f050_0, 0;
    %jmp T_67.11;
T_67.10 ;
    %load/vec4 v0x560b0bd5e270_0;
    %addi 53, 0, 19;
    %assign/vec4 v0x560b0bd5e270_0, 0;
    %load/vec4 v0x560b0bd5da00_0;
    %cmpi/s 30, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_67.12, 5;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x560b0bd5f410_0, 0;
T_67.12 ;
T_67.11 ;
T_67.5 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x560b0bc2e2a0;
T_68 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b0bd5dd70_0, 0, 32;
T_68.0 ;
    %load/vec4 v0x560b0bd5dd70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_68.1, 5;
    %pushi/vec4 0, 0, 19;
    %ix/getv/s 4, v0x560b0bd5dd70_0;
    %store/vec4a v0x560b0bd5e4b0, 4, 0;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 4, v0x560b0bd5dd70_0;
    %store/vec4a v0x560b0bd5f1b0, 4, 0;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 4, v0x560b0bd5dd70_0;
    %store/vec4a v0x560b0bd5f570, 4, 0;
    %load/vec4 v0x560b0bd5dd70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560b0bd5dd70_0, 0, 32;
    %jmp T_68.0;
T_68.1 ;
    %end;
    .thread T_68;
    .scope S_0x560b0bc2e2a0;
T_69 ;
    %wait E_0x560b0bbca780;
    %load/vec4 v0x560b0bd5f110_0;
    %store/vec4 v0x560b0bd5f250_0, 0, 18;
    %load/vec4 v0x560b0bd5f4d0_0;
    %store/vec4 v0x560b0bd5f610_0, 0, 18;
    %load/vec4 v0x560b0bd5e3f0_0;
    %store/vec4 v0x560b0bd5e550_0, 0, 19;
    %load/vec4 v0x560b0bd5e270_0;
    %load/vec4 v0x560b0bd5e330_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560b0bd5e4b0, 0, 4;
    %load/vec4 v0x560b0bd5f050_0;
    %load/vec4 v0x560b0bd5e330_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560b0bd5f1b0, 0, 4;
    %load/vec4 v0x560b0bd5f410_0;
    %load/vec4 v0x560b0bd5e330_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560b0bd5f570, 0, 4;
    %load/vec4 v0x560b0bd5e330_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x560b0bd5e4b0, 4;
    %assign/vec4 v0x560b0bd5e190_0, 0;
    %load/vec4 v0x560b0bd5e330_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x560b0bd5f1b0, 4;
    %assign/vec4 v0x560b0bd5ef70_0, 0;
    %load/vec4 v0x560b0bd5e330_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x560b0bd5f570, 4;
    %assign/vec4 v0x560b0bd5f330_0, 0;
    %load/vec4 v0x560b0bd5e010_0;
    %assign/vec4 v0x560b0bd5de50_0, 0;
    %load/vec4 v0x560b0bd5e330_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_69.0, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_69.1, 8;
T_69.0 ; End of true expr.
    %load/vec4 v0x560b0bd5e330_0;
    %addi 1, 0, 5;
    %jmp/0 T_69.1, 8;
 ; End of false expr.
    %blend;
T_69.1;
    %assign/vec4 v0x560b0bd5e330_0, 0;
    %load/vec4 v0x560b0bd5eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %vpi_call 2 127 "$fwrite", v0x560b0bd5e0d0_0, "%8d, %8d, %8d, %8d, %8d, %8d, %8d\012", $time, v0x560b0bd5e190_0, v0x560b0bd5ef70_0, v0x560b0bd5f330_0, v0x560b0bd5f250_0, v0x560b0bd5f610_0, v0x560b0bd5e550_0 {0 0 0};
T_69.2 ;
    %jmp T_69;
    .thread T_69;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cordicg_tb.v";
    "cordicg_b22.v";
    "addsubg.v";
    "cstageg.v";
