// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of ent_c
//
// Generated
//  by:  wig
//  on:  Fri Jul 15 13:03:59 2005
//  cmd: h:/work/eclipse/mix/mix_0.pl -strip -nodelta ../configuration.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: ent_c.v,v 1.1 2005/07/15 16:20:07 wig Exp $
// $Date: 2005/07/15 16:20:07 $
// $Log: ent_c.v,v $
// Revision 1.1  2005/07/15 16:20:07  wig
// Update all testcases; still problems though
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.55 2005/07/13 15:38:34 wig Exp 
//
// Generator: mix_0.pl Revision: 1.36 , wilfried.gaensheimer@micronas.com
// (C) 2003 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns / 1ps

//
//
// Start of Generated Module rtl of ent_c
//

	// No `defines in this module
// Generated include statements
`include "include.h" // some include test
`define some_var somevalue
`include "include2.h"


module ent_c
	//
	// Generated module inst_c
	//
		(
		);
		// End of generated module header


    // Internal signals

		//
		// Generated Signal List
		//
			wire		sig_14; 
		//
		// End of Generated Signal List
		//


    // %COMPILER_OPTS%

	// Generated Signal Assignments




    //
    // Generated Instances
    // wiring ...

	// Generated Instances and Port Mappings
		// Generated Instance Port Map for inst_ca
		ent_ca inst_ca (

			.sig_14(sig_14) // Create connection for inst_c
		);
		// End of Generated Instance Port Map for inst_ca

		// Generated Instance Port Map for inst_cb
		ent_cb inst_cb (
			.sig_14(sig_14) // Create connection for inst_c
		);
		// End of Generated Instance Port Map for inst_cb



endmodule
//
// End of Generated Module rtl of ent_c
//
//
//!End of Module/s
// --------------------------------------------------------------
