# Reading pref.tcl
# do DAC_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/quartusprojects/DAC/DAC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:48:45 on Mar 12,2024
# vcom -reportprogress 300 -93 -work work D:/quartusprojects/DAC/DAC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity DAC
# -- Compiling architecture behavioral of DAC
# End time: 00:48:45 on Mar 12,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.dac
# vsim work.dac 
# Start time: 00:48:48 on Mar 12,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.dac(behavioral)
# End time: 00:50:00 on Mar 12,2024, Elapsed time: 0:01:12
# Errors: 0, Warnings: 0
