Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Apr 24 15:36:44 2024
| Host         : WFXA4BB6DB88619 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file equalizer_wrapper_control_sets_placed.rpt
| Design       : equalizer_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   272 |
|    Minimum number of control sets                        |   272 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   811 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   272 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |    60 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |    23 |
| >= 10 to < 12      |    16 |
| >= 12 to < 14      |    17 |
| >= 14 to < 16      |     9 |
| >= 16              |   117 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             387 |          167 |
| No           | No                    | Yes                    |              42 |           13 |
| No           | Yes                   | No                     |             519 |          213 |
| Yes          | No                    | No                     |            1784 |          508 |
| Yes          | No                    | Yes                    |              60 |           14 |
| Yes          | Yes                   | No                     |            2813 |          776 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                                                                                                                         Enable Signal                                                                                                                         |                                                                                                                                Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                                                                               | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                  | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop_0                                                                                                                                                                               | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                             | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                1 |              1 |         1.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                 |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                     |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                1 |              3 |         3.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                     |                2 |              3 |         1.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              3 |         3.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                                     |                1 |              3 |         3.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_3                                                                                                                                                               | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              4 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_3                                                                                                                                                                | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_4                                                                                                                                                                             | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                               | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                |                2 |              4 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_3                                                                                                                                                                             | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                             | equalizer_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                    |                4 |              4 |         1.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/regslice_both_input_r_V_keep_V_U/B_V_data_1_payload_A[3]_i_1__2_n_3                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/regslice_both_input_r_V_keep_V_U/B_V_data_1_load_B                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                         | equalizer_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                    | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/flow_control_loop_pipe_sequential_init_U/push_0                                                                                                                                    | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/regslice_both_output_r_V_keep_V_U/B_V_data_1_load_B                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                                                                                                                      | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/regslice_both_output_r_V_keep_V_U/B_V_data_1_payload_A[3]_i_1__0_n_3                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                3 |              4 |         1.33 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__0_n_3                                                                                                                                                                           | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                             | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                                                                                                               | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1__3_n_3                                                                                                                                                                          | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                     | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |         1.33 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                            | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_3                                                                                                                                                                             | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                                                                                | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                            | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                      | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                        | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/E[0]                                                                                                                                           | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                  | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[1][0]                                                                                                           | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                                                                                           | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                       | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                                                                                    | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                2 |              5 |         2.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                                                                                                    | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                            | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                                                             |                2 |              5 |         2.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                             | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_3                                                                                                                                                             | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_3                                                                                                                                                                            | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_3                                                                                                                                                                           | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                              | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_3                                                                                                                                                              | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                             | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                         | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_3                                                                                                                                                                           | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                      | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                          | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | equalizer_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                   | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/fifo_burst/ap_rst_n_2[0]                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/flow_control_loop_pipe_sequential_init_U/grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg_reg                                                                |                                                                                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                |                                                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                            | equalizer_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                            | equalizer_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                   | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                4 |              7 |         1.75 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/flow_control_loop_pipe_sequential_init_U/grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg_0[0]                                                                       | equalizer_i/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                      |                2 |              7 |         3.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                         |                2 |              8 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                        | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/store_unit/user_resp/dout_vld_reg_1[0]                                                                                                                                                                              | equalizer_i/equalizer_0/inst/regslice_both_input_r_V_data_V_U/SR[0]                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                   | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                            |                2 |              8 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                                                                                              | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                           | equalizer_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_1[0]                                                                                                                                                            |                1 |              8 |         8.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                        | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                           | equalizer_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                 | equalizer_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                                 |                2 |              8 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/full_n_reg                                                                                                                                                                          | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_3                                                                                                                                                                             | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                5 |              9 |         1.80 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo           |                                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                     | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              9 |         3.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                               | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                2 |              9 |         4.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                          | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                  |                3 |              9 |         3.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                3 |              9 |         3.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                        | equalizer_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                4 |             10 |         2.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                5 |             10 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                          | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/fifo_burst/p_14_in                                                                                                                                                                                        | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/fifo_burst/ap_rst_n_3[0]                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                    | equalizer_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                                                                                                   |                4 |             10 |         2.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce                                                                                                          | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/flow_control_loop_pipe_sequential_init_U/grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce                                                                             | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |         3.33 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                       |                3 |             10 |         3.33 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                          | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                2 |             12 |         6.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                          | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                5 |             12 |         2.40 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |         3.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             12 |         6.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/fifo_burst/p_14_in                                                                                                                                                                                        | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                6 |             12 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |         3.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                           | equalizer_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                               |                                                                                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                           | equalizer_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                         | equalizer_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                    |                3 |             13 |         4.33 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                     | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                4 |             13 |         3.25 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                            |                6 |             13 |         2.17 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                5 |             13 |         2.60 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                               |                                                                                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                |                2 |             14 |         7.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                     | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0[0]                                                        |                3 |             14 |         4.67 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                       |                7 |             14 |         2.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                |                2 |             14 |         7.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                3 |             15 |         5.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                     | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                3 |             15 |         5.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                5 |             15 |         3.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                |                4 |             15 |         3.75 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                   | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                3 |             15 |         5.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                         | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             16 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                5 |             16 |         3.20 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                         | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                4 |             16 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                      |                                                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                      | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                4 |             16 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[2][0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                5 |             17 |         3.40 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                   | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                           |                5 |             18 |         3.60 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                     |                                                                                                                                                                                                                                                                                |                3 |             18 |         6.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        |                                                                                                                                                                                                                                                                                |                9 |             20 |         2.22 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                               |                                                                                                                                                                                                                                                                                |                3 |             20 |         6.67 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      |                                                                                                                                                                                                                                                                                |                7 |             21 |         3.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                6 |             22 |         3.67 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                       | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                6 |             22 |         3.67 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                         | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             23 |         3.83 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                               | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                |                6 |             23 |         3.83 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               13 |             24 |         1.85 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                7 |             25 |         3.57 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                9 |             25 |         2.78 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                   | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                7 |             25 |         3.57 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                           | equalizer_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                       |                6 |             26 |         4.33 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[1]                                                                                                                                           | equalizer_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                       |                4 |             26 |         6.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                   | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                7 |             26 |         3.71 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                |                6 |             28 |         4.67 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                |                5 |             28 |         5.60 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                           |                                                                                                                                                                                                                                                                                |                4 |             29 |         7.25 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                           |                                                                                                                                                                                                                                                                                |                5 |             29 |         5.80 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               12 |             30 |         2.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                  | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                5 |             31 |         6.20 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                    |               18 |             31 |         1.72 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                   | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                        |                9 |             31 |         3.44 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                              | equalizer_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                            | equalizer_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                         |                                                                                                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                             |                                                                                                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                        | equalizer_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                    |                5 |             32 |         6.40 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                          | equalizer_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                      |                5 |             32 |         6.40 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                         |                                                                                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_payload_A[31]_i_1__0_n_3                                                                                                                                                             |                                                                                                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                   |                                                                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                              |                                                                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/regslice_both_output_r_V_data_V_U/B_V_data_1_payload_A[31]_i_1_n_3                                                                                                                                                               |                                                                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/regslice_both_input_r_V_data_V_U/ap_NS_fsm[1]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |               19 |             32 |         1.68 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/ap_CS_fsm_state14                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/ap_CS_fsm_state13                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/accumulate_fu_66                                                                                                                                                             | equalizer_i/equalizer_0/inst/grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                                                                               |                8 |             32 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID                                                                                                       |                                                                                                                                                                                                                                                                                |                8 |             32 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                       |                                                                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                            | equalizer_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                         |               17 |             32 |         1.88 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                              | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |                8 |             33 |         4.13 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg           | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                                                             |                6 |             33 |         5.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/regslice_both_input_r_V_data_V_U/B_V_data_1_state_reg[0]_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                |                8 |             33 |         4.13 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |                8 |             33 |         4.13 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |               10 |             33 |         3.30 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               11 |             34 |         3.09 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                   | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                   |               10 |             35 |         3.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                |                9 |             35 |         3.89 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0][0]                                                                                                                              |                                                                                                                                                                                                                                                                                |                8 |             35 |         4.38 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                9 |             35 |         3.89 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/regslice_both_output_r_V_data_V_U/tmp_strb_V_1_reg_342                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |               15 |             36 |         2.40 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/regslice_both_output_r_V_data_V_U/state_fu_1841                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                9 |             36 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                       | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                                       |               10 |             36 |         3.60 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                  | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                           |               13 |             37 |         2.85 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                             | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                |               14 |             37 |         2.64 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                   |                                                                                                                                                                                                                                                                                |                5 |             37 |         7.40 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                    | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                5 |             37 |         7.40 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               12 |             37 |         3.08 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                            | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |                9 |             37 |         4.11 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               11 |             39 |         3.55 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                        | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               13 |             41 |         3.15 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                    | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               14 |             41 |         2.93 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                            |               12 |             41 |         3.42 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                     | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                        |               12 |             42 |         3.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                       |                                                                                                                                                                                                                                                                                |                6 |             43 |         7.17 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                       |                                                                                                                                                                                                                                                                                |                6 |             43 |         7.17 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               11 |             44 |         4.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                            | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                         |               14 |             44 |         3.14 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                |               10 |             45 |         4.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | equalizer_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               11 |             45 |         4.09 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                |               12 |             45 |         3.75 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                    | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                    |               10 |             46 |         4.60 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                              | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                    |                8 |             46 |         5.75 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                |                                                                                                                                                                                                                                                                                |               15 |             47 |         3.13 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/flow_control_loop_pipe_sequential_init_U/push                                                                                                                                      |                                                                                                                                                                                                                                                                                |               14 |             48 |         3.43 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                  | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |               14 |             48 |         3.43 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/flow_control_loop_pipe_sequential_init_U/push_1                                                                                                                                    |                                                                                                                                                                                                                                                                                |               15 |             48 |         3.20 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |               15 |             48 |         3.20 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                |               22 |             49 |         2.23 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                |               20 |             49 |         2.45 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/full_n_reg_0[0]                                                                                                                                                                                | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |               20 |             49 |         2.45 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                |               16 |             49 |         3.06 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/load_unit/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                |               14 |             49 |         3.50 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                            | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |               18 |             49 |         2.72 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/fifo_burst/wreq_handling_reg[0]                                                                                                                                                                           | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |               11 |             52 |         4.73 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                   | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                          |               14 |             52 |         3.71 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                             | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |                9 |             52 |         5.78 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               23 |             54 |         2.35 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/coefs_2_we01                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                |               17 |             55 |         3.24 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                   | equalizer_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                            |               14 |             59 |         4.21 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                      | equalizer_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                            |               12 |             59 |         4.92 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                     | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               10 |             60 |         6.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                          | equalizer_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                     |               12 |             60 |         5.00 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               16 |             62 |         3.88 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | equalizer_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               15 |             63 |         4.20 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                |               25 |             79 |         3.16 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                                                                                                                      | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |               29 |            102 |         3.52 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                        | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |               23 |            102 |         4.43 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | equalizer_i/equalizer_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                    |               55 |            126 |         2.29 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce                                                                                                          |                                                                                                                                                                                                                                                                                |               21 |            137 |         6.52 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 | equalizer_i/equalizer_0/inst/grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/flow_control_loop_pipe_sequential_init_U/grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce                                                                             |                                                                                                                                                                                                                                                                                |               32 |            228 |         7.13 |
|  equalizer_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                |              168 |            391 |         2.33 |
+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


