/dts-v1/;
#include "mt7981.dtsi"
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	model = "ZBT-Z8119AX";
	compatible = "zbtlink,z8119ax", "mediatek,mt7981-spim-snand-rfb";

	chosen {
		bootargs = "console=ttyS0,115200n1 loglevel=8 earlycon=uart8250,mmio32,0x11002000 ipv6.disable=1";
	};

	memory {
		/* 原厂定义的 256MB 内存 */
		reg = <0 0x40000000 0 0x10000000>;
	};

	gpio-keys {
		compatible = "gpio-keys";
		reset {
			label = "reset";
			linux,code = <KEY_RESTART>;
			gpios = <&pio 1 GPIO_ACTIVE_LOW>;
		};
	};

	gpio-leds {
		compatible = "gpio-leds";
		led-4g {
			label = "green:4g";
			gpios = <&pio 8 GPIO_ACTIVE_LOW>;
		};
		led-4g2 {
			label = "green:4g2";
			gpios = <&pio 13 GPIO_ACTIVE_LOW>;
		};
		led-net {
			label = "green:net";
			gpios = <&pio 11 GPIO_ACTIVE_LOW>;
		};
	};

	gpio-export {
		compatible = "gpio-export";
		#size-cells = <0>;
		4g {
			gpio-export,name = "4g";
			gpio-export,output = <1>;
			gpios = <&pio 4 GPIO_ACTIVE_HIGH>;
		};
		4g2 {
			gpio-export,name = "4g2";
			gpio-export,output = <1>;
			gpios = <&pio 5 GPIO_ACTIVE_HIGH>;
		};
		usb3 {
			gpio-export,name = "usb3";
			gpio-export,output = <1>;
			gpios = <&pio 3 GPIO_ACTIVE_HIGH>;
		};
		sim {
			gpio-export,name = "sim";
			gpio-export,output = <1>;
			gpios = <&pio 6 GPIO_ACTIVE_HIGH>;
		};
		sim2 {
			gpio-export,name = "sim2";
			gpio-export,output = <1>;
			gpios = <&pio 7 GPIO_ACTIVE_HIGH>;
		};
		wdg {
			gpio-export,name = "wdg";
			gpio-export,output = <1>;
			gpios = <&pio 2 GPIO_ACTIVE_HIGH>;
		};
	};
};

&uart0 {
	status = "okay";
};

&watchdog {
	status = "okay";
};

/* --- WiFi 核心配置 --- */
&wifi {
	status = "okay";
	/* 引用 Factory 分区的校准数据和 MAC 地址 */
	nvmem-cells = <&eeprom_factory_0>, <&macaddr_factory_4>;
	nvmem-cell-names = "eeprom", "mac-address";
};

/* --- PCIe 配置 (MT7976 芯片通道) --- */
&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pcie_pins>;
	status = "okay";
};

&spi0 {
	pinctrl-names = "default";
	pinctrl-0 = <&spi0_flash_pins>;
	status = "okay";

	spi_nand: spi_nand@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "spi-nand";
		reg = <0>;
		spi-max-frequency = <52000000>;
		spi-tx-bus-width = <4>;
		spi-rx-bus-width = <4>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "BL2";
				reg = <0x00000 0x0100000>;
				read-only;
			};

			partition@100000 {
				label = "u-boot-env";
				reg = <0x0100000 0x0080000>;
			};

			/* --- Factory 分区及 NVMEM 映射 --- */
			factory: partition@180000 {
				label = "Factory";
				reg = <0x180000 0x0200000>;
				read-only;
				compatible = "nvmem-cells";
				#address-cells = <1>;
				#size-cells = <1>;

				/* 0x0000: WiFi 校准数据 (4KB) */
				eeprom_factory_0: eeprom@0 {
					reg = <0x0 0x1000>;
				};

				/* 0x0004: WiFi MAC (f8:5e:3c:46:e7:ee) */
				macaddr_factory_4: macaddr@4 {
					reg = <0x4 0x6>;
				};

				/* 0x0024: LAN MAC (f8:5e:3c:46:e7:f1) */
				macaddr_factory_24: macaddr@24 {
					reg = <0x24 0x6>;
				};

				/* 0x002a: WAN MAC (f8:5e:3c:46:e7:f0) */
				macaddr_factory_2a: macaddr@2a {
					reg = <0x2a 0x6>;
				};

				/* 0x0400: Switch/PHY 校准数据 */
				phy_calibration: cal@400 {
					reg = <0x400 0x100>;
				};
			};

			partition@380000 {
				label = "FIP";
				reg = <0x380000 0x0200000>;
				read-only;
			};

			/* 限制为 112MB 以解决重启问题 */
			partition@580000 {
				label = "ubi";
				reg = <0x580000 0x7000000>;
			};
		};
	};
};

/* PHY 校准引用 */
&phy0 {
	nvmem-cells = <&phy_calibration>;
	nvmem-cell-names = "phy-cal-data";
};

&eth {
	status = "okay";

	/* WAN口 (2.5G) - 绑定 macaddr@2a (...e7:f0) */
	gmac0: mac@0 {
		compatible = "mediatek,eth-mac";
		reg = <0>;
		phy-mode = "2500base-x";
		nvmem-cells = <&macaddr_factory_2a>;
		nvmem-cell-names = "mac-address";

		fixed-link {
			speed = <2500>;
			full-duplex;
			pause;
		};
	};

	/* LAN口 - 绑定 macaddr@24 (...e7:f1) */
	gmac1: mac@1 {
		compatible = "mediatek,eth-mac";
		reg = <1>;
		phy-mode = "gmii";
		phy-handle = <&phy0>;
		nvmem-cells = <&macaddr_factory_24>;
		nvmem-cell-names = "mac-address";
	};

	mdio: mdio-bus {
		#address-cells = <1>;
		#size-cells = <0>;

		phy0: ethernet-phy@0 {
			compatible = "ethernet-phy-id03a2.9461";
			reg = <0>;
			phy-mode = "gmii";
			nvmem-cells = <&phy_calibration>;
			nvmem-cell-names = "phy-cal-data";
		};

		switch@1f {
			compatible = "mediatek,mt7531";
			reg = <31>;
			reset-gpios = <&pio 39 0>;

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					label = "lan1";
				};

				port@1 {
					reg = <1>;
					label = "lan2";
				};

				port@2 {
					reg = <2>;
					label = "lan3";
				};

				port@3 {
					reg = <3>;
					label = "lan4";
				};

				port@6 {
					reg = <6>;
					label = "cpu";
					ethernet = <&gmac0>;
					phy-mode = "2500base-x";

					fixed-link {
						speed = <2500>;
						full-duplex;
						pause;
					};
				};
			};
		};
	};
};

&xhci {
	mediatek,u3p-dis-msk = <0x0>;
	phys = <&u2port0 PHY_TYPE_USB2>,
	       <&u3port0 PHY_TYPE_USB3>;
	status = "okay";
};

&pio {
	spi0_flash_pins: spi0-pins {
		mux {
			function = "spi";
			groups = "spi0", "spi0_wp_hold";
		};
		conf-pu {
			pins = "SPI0_CS", "SPI0_HOLD", "SPI0_WP";
			drive-strength = <MTK_DRIVE_8mA>;
			bias-pull-up = <MTK_PUPD_SET_R1R0_11>;
		};
		conf-pd {
			pins = "SPI0_CLK", "SPI0_MOSI", "SPI0_MISO";
			drive-strength = <MTK_DRIVE_8mA>;
			bias-pull-down = <MTK_PUPD_SET_R1R0_11>;
		};
	};

	/* PCIe 引脚定义 - 必不可少 */
	pcie_pins: pcie-pins {
		mux {
			function = "pcie";
			groups = "pcie_clk", "pcie_wake", "pcie_reset";
		};
	};
};
