feed,title,long_url,short_url
ArXiv,Python-based DSL for generating Verilog model of Synchronous Digital Circuits,https://arxiv.org/abs/2406.09208,
