read -sv run_verilog_mid/adder_32b_8_85_8150d3d272414f71943ffebd74b3a0b6.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_85_8150d3d272414f71943ffebd74b3a0b6_yosys.v
