Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Nov  3 13:59:10 2024
| Host         : XoiXoi running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 7 -file ./report/LeNet_wrapper_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                                        Instance                                       |                                                       Module                                                      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| bd_0_wrapper                                                                          |                                                                                                             (top) |      31352 |      30303 |     984 |   65 | 10516 |    123 |     15 |         85 |
|   bd_0_i                                                                              |                                                                                                              bd_0 |      31352 |      30303 |     984 |   65 | 10516 |    123 |     15 |         85 |
|     hls_inst                                                                          |                                                                                                   bd_0_hls_inst_0 |      31352 |      30303 |     984 |   65 | 10516 |    123 |     15 |         85 |
|       (hls_inst)                                                                      |                                                                                                   bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       inst                                                                            |                                                                                     bd_0_hls_inst_0_LeNet_wrapper |      31352 |      30303 |     984 |   65 | 10516 |    123 |     15 |         85 |
|         (inst)                                                                        |                                                                                     bd_0_hls_inst_0_LeNet_wrapper |         77 |         77 |       0 |    0 |     0 |      0 |      0 |          0 |
|         AXI_DMA_MASTER_U0                                                             |                                                                      bd_0_hls_inst_0_LeNet_wrapper_AXI_DMA_MASTER |       4023 |       4023 |       0 |    0 |   579 |      0 |      0 |          0 |
|           (AXI_DMA_MASTER_U0)                                                         |                                                                      bd_0_hls_inst_0_LeNet_wrapper_AXI_DMA_MASTER |       3833 |       3833 |       0 |    0 |   437 |      0 |      0 |          0 |
|           grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1_fu_77                           |                                             bd_0_hls_inst_0_LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 |         77 |         77 |       0 |    0 |    36 |      0 |      0 |          0 |
|             (grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1_fu_77)                       |                                             bd_0_hls_inst_0_LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_58_1 |          3 |          3 |       0 |    0 |    34 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                          bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_156 |         74 |         74 |       0 |    0 |     2 |      0 |      0 |          0 |
|           grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2_fu_67                           |                                             bd_0_hls_inst_0_LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 |         74 |         74 |       0 |    0 |    36 |      0 |      0 |          0 |
|             (grp_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2_fu_67)                       |                                             bd_0_hls_inst_0_LeNet_wrapper_AXI_DMA_MASTER_Pipeline_VITIS_LOOP_74_2 |          0 |          0 |       0 |    0 |    34 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                          bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_155 |         74 |         74 |       0 |    0 |     2 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U403                                                     |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_148 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U404                                                     |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_149 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U405                                                     |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_150 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U406                                                     |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_151 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U407                                                     |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_152 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U408                                                     |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_153 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           regslice_both_out_stream_U                                                  |                                                                   bd_0_hls_inst_0_LeNet_wrapper_regslice_both_154 |         33 |         33 |       0 |    0 |    70 |      0 |      0 |          0 |
|         AXI_DMA_SLAVE_U0                                                              |                                                                       bd_0_hls_inst_0_LeNet_wrapper_AXI_DMA_SLAVE |       3976 |       3976 |       0 |    0 |   573 |      0 |      0 |          0 |
|           (AXI_DMA_SLAVE_U0)                                                          |                                                                       bd_0_hls_inst_0_LeNet_wrapper_AXI_DMA_SLAVE |       3768 |       3768 |       0 |    0 |   371 |      0 |      0 |          0 |
|           grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1_fu_76                            |                                              bd_0_hls_inst_0_LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 |         66 |         66 |       0 |    0 |    67 |      0 |      0 |          0 |
|             (grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1_fu_76)                        |                                              bd_0_hls_inst_0_LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_49_1 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                          bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_147 |         66 |         66 |       0 |    0 |     2 |      0 |      0 |          0 |
|           grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2_fu_67                            |                                              bd_0_hls_inst_0_LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 |         64 |         64 |       0 |    0 |    67 |      0 |      0 |          0 |
|             (grp_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2_fu_67)                        |                                              bd_0_hls_inst_0_LeNet_wrapper_AXI_DMA_SLAVE_Pipeline_VITIS_LOOP_63_2 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                          bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_146 |         64 |         64 |       0 |    0 |     2 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U10                                                      |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_140 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U11                                                      |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_141 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U12                                                      |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_142 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U7                                                       |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_143 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U8                                                       |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_144 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U9                                                       |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_145 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           regslice_both_in_stream_U                                                   |                                                                       bd_0_hls_inst_0_LeNet_wrapper_regslice_both |         72 |         72 |       0 |    0 |    68 |      0 |      0 |          0 |
|         FC_1u_500u_10u_U0                                                             |                                                                    bd_0_hls_inst_0_LeNet_wrapper_FC_1u_500u_10u_s |       2393 |       2393 |       0 |    0 |   789 |      0 |      0 |         10 |
|           (FC_1u_500u_10u_U0)                                                         |                                                                    bd_0_hls_inst_0_LeNet_wrapper_FC_1u_500u_10u_s |       1973 |       1973 |       0 |    0 |   608 |      0 |      0 |          0 |
|           grp_FC_1u_500u_10u_Pipeline_L2_fu_89                                        |                                                          bd_0_hls_inst_0_LeNet_wrapper_FC_1u_500u_10u_Pipeline_L2 |         62 |         62 |       0 |    0 |    35 |      0 |      0 |          0 |
|             (grp_FC_1u_500u_10u_Pipeline_L2_fu_89)                                    |                                                          bd_0_hls_inst_0_LeNet_wrapper_FC_1u_500u_10u_Pipeline_L2 |          1 |          1 |       0 |    0 |    33 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                          bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_139 |         61 |         61 |       0 |    0 |     2 |      0 |      0 |          0 |
|           grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7_fu_106                         |                                            bd_0_hls_inst_0_LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 |         69 |         69 |       0 |    0 |    35 |      0 |      0 |          0 |
|             (grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7_fu_106)                     |                                            bd_0_hls_inst_0_LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_136_7 |          3 |          3 |       0 |    0 |    33 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                          bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_138 |         66 |         66 |       0 |    0 |     2 |      0 |      0 |          0 |
|           grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_96           |                             bd_0_hls_inst_0_LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 |        101 |        101 |       0 |    0 |    30 |      0 |      0 |          0 |
|             (grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_96)       |                             bd_0_hls_inst_0_LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 |         29 |         29 |       0 |    0 |    28 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                          bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_137 |         72 |         72 |       0 |    0 |     2 |      0 |      0 |          0 |
|           grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6_fu_82                           |                                             bd_0_hls_inst_0_LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6 |         38 |         38 |       0 |    0 |    13 |      0 |      0 |          0 |
|             (grp_FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6_fu_82)                       |                                             bd_0_hls_inst_0_LeNet_wrapper_FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6 |         13 |         13 |       0 |    0 |    11 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                          bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_136 |         25 |         25 |       0 |    0 |     2 |      0 |      0 |          0 |
|           mul_32ns_32ns_64_2_1_U387                                                   |                                                            bd_0_hls_inst_0_LeNet_wrapper_mul_32ns_32ns_64_2_1_130 |         49 |         49 |       0 |    0 |    34 |      0 |      0 |          4 |
|           mul_32s_32s_32_1_1_U390                                                     |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_131 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U391                                                     |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_132 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U392                                                     |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_133 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_2_1_U388                                                     |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_2_1_134 |         80 |         80 |       0 |    0 |    17 |      0 |      0 |          3 |
|           mul_32s_32s_32_2_1_U389                                                     |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_2_1_135 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |          3 |
|         FC_1u_800u_500u_U0                                                            |                                                                   bd_0_hls_inst_0_LeNet_wrapper_FC_1u_800u_500u_s |       2602 |       2598 |       0 |    4 |  1034 |    104 |      1 |         13 |
|           (FC_1u_800u_500u_U0)                                                        |                                                                   bd_0_hls_inst_0_LeNet_wrapper_FC_1u_800u_500u_s |       1958 |       1958 |       0 |    0 |   646 |      0 |      0 |          0 |
|           A_U                                                                         |                                               bd_0_hls_inst_0_LeNet_wrapper_FC_1u_800u_500u_s_A_RAM_S2P_BRAM_1R1W |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|           B_U                                                                         |                                               bd_0_hls_inst_0_LeNet_wrapper_FC_1u_800u_500u_s_B_RAM_S2P_BRAM_1R1W |         25 |         25 |       0 |    0 |     4 |    104 |      0 |          0 |
|           grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_103                                   |                                                      bd_0_hls_inst_0_LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3 |        119 |        116 |       0 |    3 |   142 |      0 |      0 |          2 |
|             (grp_FC_1u_800u_500u_Pipeline_L2_L3_fu_103)                               |                                                      bd_0_hls_inst_0_LeNet_wrapper_FC_1u_800u_500u_Pipeline_L2_L3 |         53 |         50 |       0 |    3 |   140 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                          bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_129 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|             mac_muladd_19s_10ns_10ns_19_4_1_U346                                      |                                                     bd_0_hls_inst_0_LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1 |         10 |         10 |       0 |    0 |     0 |      0 |      0 |          1 |
|               LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1_DSP48_5_U                 |                                             bd_0_hls_inst_0_LeNet_wrapper_mac_muladd_19s_10ns_10ns_19_4_1_DSP48_5 |         10 |         10 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mac_muladd_8s_8s_16ns_16_4_1_U347                                         |                                                        bd_0_hls_inst_0_LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1 |         51 |         51 |       0 |    0 |     0 |      0 |      0 |          1 |
|               LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6_U                    |                                                bd_0_hls_inst_0_LeNet_wrapper_mac_muladd_8s_8s_16ns_16_4_1_DSP48_6 |         51 |         51 |       0 |    0 |     0 |      0 |      0 |          1 |
|           grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7_fu_126                        |                                           bd_0_hls_inst_0_LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7 |         66 |         66 |       0 |    0 |    35 |      0 |      0 |          0 |
|             (grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7_fu_126)                    |                                           bd_0_hls_inst_0_LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_136_7 |          3 |          3 |       0 |    0 |    33 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                          bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_128 |         63 |         63 |       0 |    0 |     2 |      0 |      0 |          0 |
|           grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_114         |                            bd_0_hls_inst_0_LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 |        181 |        180 |       0 |    1 |    57 |      0 |      0 |          1 |
|             (grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_114)     |                            bd_0_hls_inst_0_LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2 |         60 |         59 |       0 |    1 |    55 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                          bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_127 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|             mac_muladd_9ns_10ns_10ns_19_4_1_U354                                      |                                                     bd_0_hls_inst_0_LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1 |        112 |        112 |       0 |    0 |     0 |      0 |      0 |          1 |
|               LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1_DSP48_7_U                 |                                             bd_0_hls_inst_0_LeNet_wrapper_mac_muladd_9ns_10ns_10ns_19_4_1_DSP48_7 |        112 |        112 |       0 |    0 |     0 |      0 |      0 |          1 |
|           grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6_fu_94                          |                                            bd_0_hls_inst_0_LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6 |         52 |         52 |       0 |    0 |    45 |      0 |      0 |          0 |
|             (grp_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6_fu_94)                      |                                            bd_0_hls_inst_0_LeNet_wrapper_FC_1u_800u_500u_Pipeline_VITIS_LOOP_99_6 |         18 |         18 |       0 |    0 |    43 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                          bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_126 |         34 |         34 |       0 |    0 |     2 |      0 |      0 |          0 |
|           mul_32ns_11ns_42_2_1_U365                                                   |                                                                bd_0_hls_inst_0_LeNet_wrapper_mul_32ns_11ns_42_2_1 |         51 |         51 |       0 |    0 |    37 |      0 |      0 |          0 |
|           mul_32ns_32ns_64_2_1_U364                                                   |                                                            bd_0_hls_inst_0_LeNet_wrapper_mul_32ns_32ns_64_2_1_120 |         49 |         49 |       0 |    0 |    34 |      0 |      0 |          4 |
|           mul_32s_32s_32_1_1_U368                                                     |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_121 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U369                                                     |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_122 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U370                                                     |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_123 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_2_1_U366                                                     |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_2_1_124 |         80 |         80 |       0 |    0 |    17 |      0 |      0 |          3 |
|           mul_32s_32s_32_2_1_U367                                                     |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_2_1_125 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |          3 |
|         SCIG_5u_1u_28u_20u_24u_0u_U0                                                  |                                                         bd_0_hls_inst_0_LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_s |       2267 |       2266 |       0 |    1 |   642 |      4 |      0 |          0 |
|           (SCIG_5u_1u_28u_20u_24u_0u_U0)                                              |                                                         bd_0_hls_inst_0_LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_s |       1896 |       1896 |       0 |    0 |   268 |      0 |      0 |          0 |
|           grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67               |                                 bd_0_hls_inst_0_LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1 |        224 |        223 |       0 |    1 |   310 |      4 |      0 |          0 |
|             (grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_fu_67)           |                                 bd_0_hls_inst_0_LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1 |        168 |        167 |       0 |    1 |   308 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                          bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_119 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |          0 |
|             inputBuf_U                                                                |          bd_0_hls_inst_0_LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W |         43 |         43 |       0 |    0 |     0 |      4 |      0 |          0 |
|           grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6_fu_58               |                                 bd_0_hls_inst_0_LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6 |         64 |         64 |       0 |    0 |    35 |      0 |      0 |          0 |
|             (grp_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6_fu_58)           |                                 bd_0_hls_inst_0_LeNet_wrapper_SCIG_5u_1u_28u_20u_24u_0u_Pipeline_VITIS_LOOP_189_6 |          1 |          1 |       0 |    0 |    33 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                          bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_118 |         63 |         63 |       0 |    0 |     2 |      0 |      0 |          0 |
|           mul_32s_15ns_32_2_1_U24                                                     |                                                                 bd_0_hls_inst_0_LeNet_wrapper_mul_32s_15ns_32_2_1 |         80 |         80 |       0 |    0 |    29 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U25                                                      |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_115 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U26                                                      |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_116 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U27                                                      |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_117 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|         SCIG_5u_20u_12u_50u_8u_0u_U0                                                  |                                                         bd_0_hls_inst_0_LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s |       2726 |       2714 |      12 |    0 |   880 |      4 |      0 |          0 |
|           (SCIG_5u_20u_12u_50u_8u_0u_U0)                                              |                                                         bd_0_hls_inst_0_LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s |       1895 |       1895 |       0 |    0 |   268 |      0 |      0 |          0 |
|           grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79               |                                 bd_0_hls_inst_0_LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1 |        717 |        717 |       0 |    0 |   540 |      4 |      0 |          0 |
|             (grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_fu_79)           |                                 bd_0_hls_inst_0_LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1 |        353 |        353 |       0 |    0 |   538 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                          bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_114 |         12 |         12 |       0 |    0 |     2 |      0 |      0 |          0 |
|             inputBuf_U                                                                |          bd_0_hls_inst_0_LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_123_1_inputBuf_RAM_AUTO_1R1W |        352 |        352 |       0 |    0 |     0 |      4 |      0 |          0 |
|           grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6_fu_70               |                                 bd_0_hls_inst_0_LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6 |         65 |         65 |       0 |    0 |    35 |      0 |      0 |          0 |
|             (grp_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6_fu_70)           |                                 bd_0_hls_inst_0_LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_Pipeline_VITIS_LOOP_189_6 |          1 |          1 |       0 |    0 |    33 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                          bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_113 |         64 |         64 |       0 |    0 |     2 |      0 |      0 |          0 |
|           inElem_U                                                                    |                              bd_0_hls_inst_0_LeNet_wrapper_SCIG_5u_20u_12u_50u_8u_0u_s_inElem_RAM_S2P_LUTRAM_1R1W |         12 |          0 |      12 |    0 |     8 |      0 |      0 |          0 |
|           mul_32s_12ns_32_2_1_U187                                                    |                                                                 bd_0_hls_inst_0_LeNet_wrapper_mul_32s_12ns_32_2_1 |         34 |         34 |       0 |    0 |    29 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U188                                                     |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_110 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U189                                                     |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_111 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U190                                                     |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_112 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|         SMM_1u_25u_20u_U0                                                             |                                                                    bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_25u_20u_s |       2738 |       2662 |      56 |   20 |  1021 |      0 |      7 |         16 |
|           (SMM_1u_25u_20u_U0)                                                         |                                                                    bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_25u_20u_s |       1938 |       1938 |       0 |    0 |   608 |      0 |      0 |          0 |
|           grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141                                    |                                                       bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2_L3 |        330 |        327 |       0 |    3 |   168 |      0 |      0 |          6 |
|             (grp_SMM_1u_25u_20u_Pipeline_L2_L3_fu_141)                                |                                                       bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_25u_20u_Pipeline_L2_L3 |        232 |        229 |       0 |    3 |   166 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                           bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_97 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|             mac_muladd_8s_8s_16s_17_4_1_U58                                           |                                                      bd_0_hls_inst_0_LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_98 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          2 |
|               LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U                     |                                             bd_0_hls_inst_0_LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_109 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |          2 |
|             mac_muladd_8s_8s_16s_17_4_1_U59                                           |                                                      bd_0_hls_inst_0_LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_99 |         17 |         17 |       0 |    0 |     0 |      0 |      0 |          2 |
|               LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U                     |                                             bd_0_hls_inst_0_LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_108 |         17 |         17 |       0 |    0 |     0 |      0 |      0 |          2 |
|             mac_muladd_8s_8s_17s_17_4_1_U60                                           |                                                     bd_0_hls_inst_0_LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_100 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          1 |
|               LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U                     |                                             bd_0_hls_inst_0_LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_107 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mac_muladd_8s_8s_17s_17_4_1_U61                                           |                                                     bd_0_hls_inst_0_LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_101 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          1 |
|               LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U                     |                                             bd_0_hls_inst_0_LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_106 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_4ns_6ns_9_1_1_U41                                                     |                                                                   bd_0_hls_inst_0_LeNet_wrapper_mul_4ns_6ns_9_1_1 |         12 |         12 |       0 |    0 |     0 |      0 |      0 |          0 |
|             mul_4ns_6ns_9_1_1_U42                                                     |                                                               bd_0_hls_inst_0_LeNet_wrapper_mul_4ns_6ns_9_1_1_102 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             mul_5ns_7ns_11_1_1_U43                                                    |                                                              bd_0_hls_inst_0_LeNet_wrapper_mul_5ns_7ns_11_1_1_103 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             sparsemux_9_2_8_1_1_U50                                                   |                                                                 bd_0_hls_inst_0_LeNet_wrapper_sparsemux_9_2_8_1_1 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|             sparsemux_9_2_8_1_1_U51                                                   |                                                 bd_0_hls_inst_0_LeNet_wrapper_sparsemux_9_2_8_1_1__parameterized0 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|             sparsemux_9_2_8_1_1_U52                                                   |                                                             bd_0_hls_inst_0_LeNet_wrapper_sparsemux_9_2_8_1_1_104 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|             sparsemux_9_2_8_1_1_U53                                                   |                                                 bd_0_hls_inst_0_LeNet_wrapper_sparsemux_9_2_8_1_1__parameterized1 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|             sparsemux_9_2_8_1_1_U54                                                   |                                                             bd_0_hls_inst_0_LeNet_wrapper_sparsemux_9_2_8_1_1_105 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|             sparsemux_9_2_8_1_1_U55                                                   |                                                 bd_0_hls_inst_0_LeNet_wrapper_sparsemux_9_2_8_1_1__parameterized2 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|           grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120                         |                                            bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6 |         70 |         70 |       0 |    0 |    27 |      0 |      0 |          0 |
|             (grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6_fu_120)                     |                                            bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_105_6 |         47 |         47 |       0 |    0 |    25 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                           bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_96 |         23 |         23 |       0 |    0 |     2 |      0 |      0 |          0 |
|           grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200                         |                                            bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7 |         70 |         70 |       0 |    0 |    35 |      0 |      0 |          0 |
|             (grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7_fu_200)                     |                                            bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_149_7 |          4 |          4 |       0 |    0 |    33 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                           bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_95 |         66 |         66 |       0 |    0 |     2 |      0 |      0 |          0 |
|           grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176          |                             bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 |        124 |        107 |       0 |   17 |    59 |      0 |      0 |          0 |
|             (grp_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_176)      |                             bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_25u_20u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 |         64 |         55 |       0 |    9 |    45 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                           bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_94 |         45 |         45 |       0 |    0 |     2 |      0 |      0 |          0 |
|             mul_5ns_7ns_11_1_1_U87                                                    |                                                                  bd_0_hls_inst_0_LeNet_wrapper_mul_5ns_7ns_11_1_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             urem_5ns_4ns_3_9_1_U88                                                    |                                                                  bd_0_hls_inst_0_LeNet_wrapper_urem_5ns_4ns_3_9_1 |         15 |          7 |       0 |    8 |    12 |      0 |      0 |          0 |
|               (urem_5ns_4ns_3_9_1_U88)                                                |                                                                  bd_0_hls_inst_0_LeNet_wrapper_urem_5ns_4ns_3_9_1 |          3 |          0 |       0 |    3 |     0 |      0 |      0 |          0 |
|               LeNet_wrapper_urem_5ns_4ns_3_9_1_divider_u                              |                                                          bd_0_hls_inst_0_LeNet_wrapper_urem_5ns_4ns_3_9_1_divider |         12 |          7 |       0 |    5 |    12 |      0 |      0 |          0 |
|           mul_32ns_32ns_64_2_1_U104                                                   |                                                             bd_0_hls_inst_0_LeNet_wrapper_mul_32ns_32ns_64_2_1_76 |         49 |         49 |       0 |    0 |    34 |      0 |      0 |          4 |
|           mul_32s_32s_32_1_1_U107                                                     |                                                               bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_77 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U108                                                     |                                                               bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_78 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U109                                                     |                                                               bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_79 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_2_1_U105                                                     |                                                               bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_2_1_80 |         80 |         80 |       0 |    0 |    17 |      0 |      0 |          3 |
|           mul_32s_32s_32_2_1_U106                                                     |                                                               bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_2_1_81 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |          3 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_10_U     |    bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs |          8 |          0 |       8 |    0 |     8 |      0 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_11_U     | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs_82 |          8 |          0 |       8 |    0 |     8 |      0 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_12_U     | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs_83 |          8 |          0 |       8 |    0 |     8 |      0 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_13_U     | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs_84 |          8 |          0 |       8 |    0 |     8 |      0 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_14_U     | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs_85 |          8 |          0 |       8 |    0 |     8 |      0 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_15_U     | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs_86 |          8 |          0 |       8 |    0 |     8 |      0 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_16_U     | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intibs_87 |          8 |          0 |       8 |    0 |     8 |      0 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_10_U     |    bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_11_U     | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb_88 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_12_U     | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb_89 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_13_U     | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb_90 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_14_U     | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb_91 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_15_U     | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb_92 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_16_U     | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_25u_20u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_intbkb_93 |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|         SMM_1u_500u_50u_U0                                                            |                                                                   bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_s |       3655 |       3483 |     132 |   40 |  1232 |     11 |      0 |         30 |
|           (SMM_1u_500u_50u_U0)                                                        |                                                                   bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_s |       1940 |       1940 |       0 |    0 |   615 |      0 |      0 |          0 |
|           grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165                                   |                                                      bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3 |       1022 |       1005 |       0 |   17 |   243 |      0 |      0 |         18 |
|             (grp_SMM_1u_500u_50u_Pipeline_L2_L3_fu_165)                               |                                                      bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_Pipeline_L2_L3 |        539 |        526 |       0 |   13 |   226 |      0 |      0 |          9 |
|             am_addmul_7ns_7ns_9ns_17_4_1_U229                                         |                                                        bd_0_hls_inst_0_LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1 |         65 |         65 |       0 |    0 |     0 |      0 |      0 |          1 |
|               LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_3_U                    |                                                bd_0_hls_inst_0_LeNet_wrapper_am_addmul_7ns_7ns_9ns_17_4_1_DSP48_3 |         65 |         65 |       0 |    0 |     0 |      0 |      0 |          1 |
|             am_addmul_7ns_8ns_10ns_19_4_1_U228                                        |                                                       bd_0_hls_inst_0_LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1 |         34 |         34 |       0 |    0 |     0 |      0 |      0 |          1 |
|               LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_2_U                   |                                               bd_0_hls_inst_0_LeNet_wrapper_am_addmul_7ns_8ns_10ns_19_4_1_DSP48_2 |         34 |         34 |       0 |    0 |     0 |      0 |      0 |          1 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                           bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_71 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|             mac_muladd_8s_8s_16s_17_4_1_U230                                          |                                                         bd_0_hls_inst_0_LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1 |        120 |        120 |       0 |    0 |     0 |      0 |      0 |          2 |
|               LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U                     |                                              bd_0_hls_inst_0_LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_75 |        120 |        120 |       0 |    0 |     0 |      0 |      0 |          2 |
|             mac_muladd_8s_8s_16s_17_4_1_U231                                          |                                                      bd_0_hls_inst_0_LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_72 |        128 |        128 |       0 |    0 |     0 |      0 |      0 |          2 |
|               LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0_U                     |                                                 bd_0_hls_inst_0_LeNet_wrapper_mac_muladd_8s_8s_16s_17_4_1_DSP48_0 |        128 |        128 |       0 |    0 |     0 |      0 |      0 |          2 |
|             mac_muladd_8s_8s_17s_17_4_1_U232                                          |                                                         bd_0_hls_inst_0_LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |          1 |
|               LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U                     |                                              bd_0_hls_inst_0_LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_74 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mac_muladd_8s_8s_17s_17_4_1_U233                                          |                                                      bd_0_hls_inst_0_LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_73 |         41 |         41 |       0 |    0 |     0 |      0 |      0 |          1 |
|               LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1_U                     |                                                 bd_0_hls_inst_0_LeNet_wrapper_mac_muladd_8s_8s_17s_17_4_1_DSP48_1 |         41 |         41 |       0 |    0 |     0 |      0 |      0 |          1 |
|             mul_9ns_11ns_19_1_1_U213                                                  |                                                                 bd_0_hls_inst_0_LeNet_wrapper_mul_9ns_11ns_19_1_1 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |          1 |
|             urem_7ns_5ns_4_11_1_U208                                                  |                                                                 bd_0_hls_inst_0_LeNet_wrapper_urem_7ns_5ns_4_11_1 |         25 |         21 |       0 |    4 |    15 |      0 |      0 |          0 |
|               (urem_7ns_5ns_4_11_1_U208)                                              |                                                                 bd_0_hls_inst_0_LeNet_wrapper_urem_7ns_5ns_4_11_1 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|               LeNet_wrapper_urem_7ns_5ns_4_11_1_divider_u                             |                                                         bd_0_hls_inst_0_LeNet_wrapper_urem_7ns_5ns_4_11_1_divider |         21 |         21 |       0 |    0 |    15 |      0 |      0 |          0 |
|           grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136                        |                                           bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6 |         85 |         85 |       0 |    0 |    45 |      0 |      0 |          0 |
|             (grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6_fu_136)                    |                                           bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_105_6 |         39 |         39 |       0 |    0 |    43 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                           bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_70 |         46 |         46 |       0 |    0 |     2 |      0 |      0 |          0 |
|           grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7_fu_248                        |                                           bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7 |         63 |         63 |       0 |    0 |    35 |      0 |      0 |          0 |
|             (grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7_fu_248)                    |                                           bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_149_7 |          0 |          0 |       0 |    0 |    33 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                           bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_69 |         63 |         63 |       0 |    0 |     2 |      0 |      0 |          0 |
|           grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216         |                            bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 |        178 |        155 |       0 |   23 |    99 |      0 |      0 |          2 |
|             (grp_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2_fu_216)     |                            bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 |         58 |         48 |       0 |   10 |    58 |      0 |      0 |          1 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                           bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_68 |         59 |         59 |       0 |    0 |     2 |      0 |      0 |          0 |
|             mac_muladd_6ns_6ns_6ns_12_4_1_U273                                        |                                                       bd_0_hls_inst_0_LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |          1 |
|               LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_4_U                   |                                               bd_0_hls_inst_0_LeNet_wrapper_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_4 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |          1 |
|             urem_9ns_5ns_4_13_1_U271                                                  |                                                                 bd_0_hls_inst_0_LeNet_wrapper_urem_9ns_5ns_4_13_1 |         54 |         41 |       0 |   13 |    39 |      0 |      0 |          0 |
|               (urem_9ns_5ns_4_13_1_U271)                                              |                                                                 bd_0_hls_inst_0_LeNet_wrapper_urem_9ns_5ns_4_13_1 |          4 |          0 |       0 |    4 |     0 |      0 |      0 |          0 |
|               LeNet_wrapper_urem_9ns_5ns_4_13_1_divider_u                             |                                                         bd_0_hls_inst_0_LeNet_wrapper_urem_9ns_5ns_4_13_1_divider |         50 |         41 |       0 |    9 |    39 |      0 |      0 |          0 |
|           mul_32ns_32ns_64_2_1_U294                                                   |                                                                bd_0_hls_inst_0_LeNet_wrapper_mul_32ns_32ns_64_2_1 |         49 |         49 |       0 |    0 |    34 |      0 |      0 |          4 |
|           mul_32ns_8ns_39_2_1_U295                                                    |                                                                 bd_0_hls_inst_0_LeNet_wrapper_mul_32ns_8ns_39_2_1 |         69 |         69 |       0 |    0 |    39 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U298                                                     |                                                               bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_44 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U299                                                     |                                                               bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_45 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U300                                                     |                                                               bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_46 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_2_1_U296                                                     |                                                                  bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_2_1 |         80 |         80 |       0 |    0 |    17 |      0 |      0 |          3 |
|           mul_32s_32s_32_2_1_U297                                                     |                                                               bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_2_1_47 |         18 |         18 |       0 |    0 |    17 |      0 |      0 |          3 |
|           p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_U  |    bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem |         12 |          0 |      12 |    0 |     8 |      0 |      0 |          0 |
|           p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_U  |    bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_U      | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem_48 |         16 |          4 |      12 |    0 |     8 |      0 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_U      | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem_49 |         12 |          0 |      12 |    0 |     8 |      0 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_U      | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem_50 |         16 |          4 |      12 |    0 |     8 |      0 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_U      | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem_51 |         12 |          0 |      12 |    0 |     8 |      0 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_U      | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem_52 |         12 |          0 |      12 |    0 |     8 |      0 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_U      | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem_53 |         12 |          0 |      12 |    0 |     8 |      0 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_U      | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem_54 |         12 |          0 |      12 |    0 |     8 |      0 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_U      | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem_55 |         12 |          0 |      12 |    0 |     8 |      0 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_U      | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem_56 |         16 |          4 |      12 |    0 |     8 |      0 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_U        | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inAem_57 |         16 |          4 |      12 |    0 |     8 |      0 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_U      | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA_58 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_U      | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA_59 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_U      | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA_60 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_U      | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA_61 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_U      | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA_62 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_U      | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA_63 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_U      | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA_64 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_U      | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA_65 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_U      | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA_66 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|           void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_U        | bd_0_hls_inst_0_LeNet_wrapper_SMM_1u_500u_50u_s_void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_inpcA_67 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|         connect_0_U                                                                   |                                                                      bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d50_A |         47 |         47 |       0 |    0 |    29 |      0 |      1 |          0 |
|           (connect_0_U)                                                               |                                                                      bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d50_A |         35 |         35 |       0 |    0 |    29 |      0 |      0 |          0 |
|           U_LeNet_wrapper_fifo_w32_d50_A_ram                                          |                                                               bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d50_A_ram_43 |         12 |         12 |       0 |    0 |     0 |      0 |      1 |          0 |
|         connect_1_U                                                                   |                                                                    bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d50_A_0 |         43 |         43 |       0 |    0 |    29 |      0 |      1 |          0 |
|           (connect_1_U)                                                               |                                                                    bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d50_A_0 |         34 |         34 |       0 |    0 |    29 |      0 |      0 |          0 |
|           U_LeNet_wrapper_fifo_w32_d50_A_ram                                          |                                                               bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d50_A_ram_42 |          9 |          9 |       0 |    0 |     0 |      0 |      1 |          0 |
|         connect_2_U                                                                   |                                                                       bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d2_S |         39 |         39 |       0 |    0 |    69 |      0 |      0 |          0 |
|           (connect_2_U)                                                               |                                                                       bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d2_S |          7 |          7 |       0 |    0 |     5 |      0 |      0 |          0 |
|           U_LeNet_wrapper_fifo_w32_d2_S_ShiftReg                                      |                                                           bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d2_S_ShiftReg_41 |         32 |         32 |       0 |    0 |    64 |      0 |      0 |          0 |
|         connect_3_U                                                                   |                                                                    bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d50_A_1 |         44 |         44 |       0 |    0 |    29 |      0 |      1 |          0 |
|           (connect_3_U)                                                               |                                                                    bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d50_A_1 |         34 |         34 |       0 |    0 |    29 |      0 |      0 |          0 |
|           U_LeNet_wrapper_fifo_w32_d50_A_ram                                          |                                                               bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d50_A_ram_40 |         10 |         10 |       0 |    0 |     0 |      0 |      1 |          0 |
|         connect_4_U                                                                   |                                                                    bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d50_A_2 |         43 |         43 |       0 |    0 |    29 |      0 |      1 |          0 |
|           (connect_4_U)                                                               |                                                                    bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d50_A_2 |         34 |         34 |       0 |    0 |    29 |      0 |      0 |          0 |
|           U_LeNet_wrapper_fifo_w32_d50_A_ram                                          |                                                               bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d50_A_ram_39 |          9 |          9 |       0 |    0 |     0 |      0 |      1 |          0 |
|         connect_5_U                                                                   |                                                                     bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d2_S_3 |         40 |         40 |       0 |    0 |    69 |      0 |      0 |          0 |
|           (connect_5_U)                                                               |                                                                     bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d2_S_3 |          7 |          7 |       0 |    0 |     5 |      0 |      0 |          0 |
|           U_LeNet_wrapper_fifo_w32_d2_S_ShiftReg                                      |                                                              bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d2_S_ShiftReg |         33 |         33 |       0 |    0 |    64 |      0 |      0 |          0 |
|         connect_6_U                                                                   |                                                                    bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d50_A_4 |         43 |         43 |       0 |    0 |    29 |      0 |      1 |          0 |
|           (connect_6_U)                                                               |                                                                    bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d50_A_4 |         34 |         34 |       0 |    0 |    29 |      0 |      0 |          0 |
|           U_LeNet_wrapper_fifo_w32_d50_A_ram                                          |                                                               bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d50_A_ram_38 |          9 |          9 |       0 |    0 |     0 |      0 |      1 |          0 |
|         connect_7_U                                                                   |                                                                    bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d50_A_5 |         35 |         35 |       0 |    0 |    29 |      0 |      1 |          0 |
|           (connect_7_U)                                                               |                                                                    bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d50_A_5 |         34 |         34 |       0 |    0 |    29 |      0 |      0 |          0 |
|           U_LeNet_wrapper_fifo_w32_d50_A_ram                                          |                                                               bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d50_A_ram_37 |          1 |          1 |       0 |    0 |     0 |      0 |      1 |          0 |
|         connect_8_U                                                                   |                                                                    bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d50_A_6 |         45 |         45 |       0 |    0 |    29 |      0 |      1 |          0 |
|           (connect_8_U)                                                               |                                                                    bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d50_A_6 |         34 |         34 |       0 |    0 |    29 |      0 |      0 |          0 |
|           U_LeNet_wrapper_fifo_w32_d50_A_ram                                          |                                                                  bd_0_hls_inst_0_LeNet_wrapper_fifo_w32_d50_A_ram |         11 |         11 |       0 |    0 |     0 |      0 |      1 |          0 |
|         pool_2u_20u_24u_U0                                                            |                                                                   bd_0_hls_inst_0_LeNet_wrapper_pool_2u_20u_24u_s |       3331 |       2915 |     416 |    0 |  1807 |      0 |      0 |          8 |
|           (pool_2u_20u_24u_U0)                                                        |                                                                   bd_0_hls_inst_0_LeNet_wrapper_pool_2u_20u_24u_s |       1982 |       1982 |       0 |    0 |   839 |      0 |      0 |          0 |
|           acc_U                                                                       |                                            bd_0_hls_inst_0_LeNet_wrapper_pool_2u_20u_24u_s_acc_RAM_2P_LUTRAM_1R1W |        177 |         49 |     128 |    0 |    64 |      0 |      0 |          0 |
|           buf_10_U                                                                    |                                            bd_0_hls_inst_0_LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W |         25 |          1 |      24 |    0 |    32 |      0 |      0 |          0 |
|           buf_11_U                                                                    |                                         bd_0_hls_inst_0_LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W_16 |         72 |         48 |      24 |    0 |    32 |      0 |      0 |          0 |
|           buf_1_U                                                                     |                                         bd_0_hls_inst_0_LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W_17 |         24 |          0 |      24 |    0 |    32 |      0 |      0 |          0 |
|           buf_2_U                                                                     |                                         bd_0_hls_inst_0_LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W_18 |         24 |          0 |      24 |    0 |    32 |      0 |      0 |          0 |
|           buf_3_U                                                                     |                                         bd_0_hls_inst_0_LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W_19 |         61 |         37 |      24 |    0 |    32 |      0 |      0 |          0 |
|           buf_4_U                                                                     |                                         bd_0_hls_inst_0_LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W_20 |         24 |          0 |      24 |    0 |    32 |      0 |      0 |          0 |
|           buf_5_U                                                                     |                                         bd_0_hls_inst_0_LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W_21 |         24 |          0 |      24 |    0 |    32 |      0 |      0 |          0 |
|           buf_6_U                                                                     |                                         bd_0_hls_inst_0_LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W_22 |         24 |          0 |      24 |    0 |    32 |      0 |      0 |          0 |
|           buf_7_U                                                                     |                                         bd_0_hls_inst_0_LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W_23 |         69 |         45 |      24 |    0 |    32 |      0 |      0 |          0 |
|           buf_8_U                                                                     |                                         bd_0_hls_inst_0_LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W_24 |         25 |          1 |      24 |    0 |    32 |      0 |      0 |          0 |
|           buf_9_U                                                                     |                                         bd_0_hls_inst_0_LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W_25 |         27 |          3 |      24 |    0 |    32 |      0 |      0 |          0 |
|           buf_U                                                                       |                                         bd_0_hls_inst_0_LeNet_wrapper_pool_2u_20u_24u_s_buf_RAM_2P_LUTRAM_1R1W_26 |         25 |          1 |      24 |    0 |    32 |      0 |      0 |          0 |
|           grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384                        |                                           bd_0_hls_inst_0_LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1 |         17 |         17 |       0 |    0 |     7 |      0 |      0 |          0 |
|             (grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1_fu_384)                    |                                           bd_0_hls_inst_0_LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_123_1 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                           bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_36 |         17 |         17 |       0 |    0 |     2 |      0 |      0 |          0 |
|           grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409       |                          bd_0_hls_inst_0_LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 |        207 |        207 |       0 |    0 |   180 |      0 |      0 |          0 |
|             (grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_409)   |                          bd_0_hls_inst_0_LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 |        201 |        201 |       0 |    0 |   178 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                           bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_35 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |          0 |
|           grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439                       |                                          bd_0_hls_inst_0_LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10 |         76 |         76 |       0 |    0 |    84 |      0 |      0 |          0 |
|             (grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10_fu_439)                   |                                          bd_0_hls_inst_0_LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_153_10 |         57 |         57 |       0 |    0 |    82 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                           bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_34 |         19 |         19 |       0 |    0 |     2 |      0 |      0 |          0 |
|           grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418     |                        bd_0_hls_inst_0_LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 |        274 |        274 |       0 |    0 |   146 |      0 |      0 |          0 |
|             (grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_418) |                        bd_0_hls_inst_0_LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 |        269 |        269 |       0 |    0 |   144 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                           bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_33 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|           grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400                       |                                          bd_0_hls_inst_0_LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13 |         68 |         68 |       0 |    0 |    35 |      0 |      0 |          0 |
|             (grp_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13_fu_400)                   |                                          bd_0_hls_inst_0_LeNet_wrapper_pool_2u_20u_24u_Pipeline_VITIS_LOOP_194_13 |          3 |          3 |       0 |    0 |    33 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                           bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_32 |         65 |         65 |       0 |    0 |     2 |      0 |      0 |          0 |
|           mul_31ns_32ns_63_2_1_U168                                                   |                                                             bd_0_hls_inst_0_LeNet_wrapper_mul_31ns_32ns_63_2_1_27 |         56 |         56 |       0 |    0 |    34 |      0 |      0 |          4 |
|           mul_32ns_31ns_63_2_1_U169                                                   |                                                             bd_0_hls_inst_0_LeNet_wrapper_mul_32ns_31ns_63_2_1_28 |         47 |         47 |       0 |    0 |    34 |      0 |      0 |          4 |
|           mul_32s_32s_32_1_1_U170                                                     |                                                               bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_29 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U171                                                     |                                                               bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_30 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U172                                                     |                                                               bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_31 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|         pool_2u_50u_8u_U0                                                             |                                                                    bd_0_hls_inst_0_LeNet_wrapper_pool_2u_50u_8u_s |       3141 |       2773 |     368 |    0 |  1582 |      0 |      0 |          8 |
|           (pool_2u_50u_8u_U0)                                                         |                                                                    bd_0_hls_inst_0_LeNet_wrapper_pool_2u_50u_8u_s |       1983 |       1983 |       0 |    0 |   867 |      0 |      0 |          0 |
|           acc_U                                                                       |                                             bd_0_hls_inst_0_LeNet_wrapper_pool_2u_50u_8u_s_acc_RAM_2P_LUTRAM_1R1W |        306 |        114 |     192 |    0 |    64 |      0 |      0 |          0 |
|           buf_1_U                                                                     |                                             bd_0_hls_inst_0_LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W |         52 |          8 |      44 |    0 |    32 |      0 |      0 |          0 |
|           buf_2_U                                                                     |                                           bd_0_hls_inst_0_LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W_7 |         44 |          0 |      44 |    0 |    32 |      0 |      0 |          0 |
|           buf_3_U                                                                     |                                           bd_0_hls_inst_0_LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W_8 |         44 |          0 |      44 |    0 |    32 |      0 |      0 |          0 |
|           buf_U                                                                       |                                           bd_0_hls_inst_0_LeNet_wrapper_pool_2u_50u_8u_s_buf_RAM_2P_LUTRAM_1R1W_9 |         68 |         24 |      44 |    0 |    32 |      0 |      0 |          0 |
|           grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1_fu_652                         |                                            bd_0_hls_inst_0_LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1 |         19 |         19 |       0 |    0 |     8 |      0 |      0 |          0 |
|             (grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1_fu_652)                     |                                            bd_0_hls_inst_0_LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_123_1 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                           bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_15 |         19 |         19 |       0 |    0 |     2 |      0 |      0 |          0 |
|           grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_669        |                           bd_0_hls_inst_0_LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 |        208 |        208 |       0 |    0 |   182 |      0 |      0 |          0 |
|             (grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9_fu_669)    |                           bd_0_hls_inst_0_LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9 |        202 |        202 |       0 |    0 |   180 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                           bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_14 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |          0 |
|           grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691                        |                                           bd_0_hls_inst_0_LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10 |         74 |         74 |       0 |    0 |    87 |      0 |      0 |          0 |
|             (grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10_fu_691)                    |                                           bd_0_hls_inst_0_LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_153_10 |         49 |         49 |       0 |    0 |    85 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                           bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_13 |         25 |         25 |       0 |    0 |     2 |      0 |      0 |          0 |
|           grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_678      |                         bd_0_hls_inst_0_LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 |        168 |        168 |       0 |    0 |   143 |      0 |      0 |          0 |
|             (grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12_fu_678)  |                         bd_0_hls_inst_0_LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12 |        163 |        163 |       0 |    0 |   141 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                           bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init_12 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|           grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13_fu_660                        |                                           bd_0_hls_inst_0_LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13 |         68 |         68 |       0 |    0 |    35 |      0 |      0 |          0 |
|             (grp_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13_fu_660)                    |                                           bd_0_hls_inst_0_LeNet_wrapper_pool_2u_50u_8u_Pipeline_VITIS_LOOP_194_13 |          3 |          3 |       0 |    0 |    33 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                  |                                              bd_0_hls_inst_0_LeNet_wrapper_flow_control_loop_pipe_sequential_init |         65 |         65 |       0 |    0 |     2 |      0 |      0 |          0 |
|           mul_31ns_32ns_63_2_1_U334                                                   |                                                                bd_0_hls_inst_0_LeNet_wrapper_mul_31ns_32ns_63_2_1 |         57 |         57 |       0 |    0 |    34 |      0 |      0 |          4 |
|           mul_32ns_31ns_63_2_1_U335                                                   |                                                                bd_0_hls_inst_0_LeNet_wrapper_mul_32ns_31ns_63_2_1 |         47 |         47 |       0 |    0 |    34 |      0 |      0 |          4 |
|           mul_32s_32s_32_1_1_U336                                                     |                                                                  bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U337                                                     |                                                               bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_10 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|           mul_32s_32s_32_1_1_U338                                                     |                                                               bd_0_hls_inst_0_LeNet_wrapper_mul_32s_32s_32_1_1_11 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|         start_for_AXI_DMA_MASTER_U0_U                                                 |                                                         bd_0_hls_inst_0_LeNet_wrapper_start_for_AXI_DMA_MASTER_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|         start_for_FC_1u_500u_10u_U0_U                                                 |                                                         bd_0_hls_inst_0_LeNet_wrapper_start_for_FC_1u_500u_10u_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|         start_for_FC_1u_800u_500u_U0_U                                                |                                                        bd_0_hls_inst_0_LeNet_wrapper_start_for_FC_1u_800u_500u_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|         start_for_SCIG_5u_1u_28u_20u_24u_0u_U0_U                                      |                                              bd_0_hls_inst_0_LeNet_wrapper_start_for_SCIG_5u_1u_28u_20u_24u_0u_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|         start_for_SCIG_5u_20u_12u_50u_8u_0u_U0_U                                      |                                              bd_0_hls_inst_0_LeNet_wrapper_start_for_SCIG_5u_20u_12u_50u_8u_0u_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|         start_for_SMM_1u_25u_20u_U0_U                                                 |                                                         bd_0_hls_inst_0_LeNet_wrapper_start_for_SMM_1u_25u_20u_U0 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|         start_for_SMM_1u_500u_50u_U0_U                                                |                                                        bd_0_hls_inst_0_LeNet_wrapper_start_for_SMM_1u_500u_50u_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|         start_for_pool_2u_20u_24u_U0_U                                                |                                                        bd_0_hls_inst_0_LeNet_wrapper_start_for_pool_2u_20u_24u_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|         start_for_pool_2u_50u_8u_U0_U                                                 |                                                         bd_0_hls_inst_0_LeNet_wrapper_start_for_pool_2u_50u_8u_U0 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+


