// Seed: 152995672
module module_0 (
    input wand id_0,
    input supply0 id_1,
    output wor id_2,
    input tri0 id_3,
    output tri0 id_4,
    input wand id_5,
    input tri1 id_6,
    input tri1 id_7,
    input wand id_8,
    input wor id_9,
    input tri0 id_10
    , id_13,
    input supply0 id_11
);
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    output tri0  id_0,
    inout  tri   id_1,
    input  wire  id_2,
    output logic id_3,
    input  wire  id_4,
    output uwire id_5,
    input  wor   id_6,
    output tri0  id_7,
    output uwire id_8
);
  always @(posedge 1 or posedge 1) begin
    id_3 <= 1'b0;
  end
  module_0(
      id_4, id_1, id_1, id_1, id_5, id_1, id_6, id_1, id_6, id_2, id_4, id_4
  );
endmodule
