Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Oct 23 16:08:30 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MCU_control_sets_placed.rpt
| Design       : MCU
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |             219 |           72 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |            5 |
| Yes          | No                    | Yes                    |             167 |           46 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                      Enable Signal                     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                        |                  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | U_RV32I/U_ControlUnit/FSM_sequential_state[3]_i_1_n_0  | reset_IBUF       |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | U_RV32I/U_ControlUnit/E[0]                             | reset_IBUF       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | U_APB_Manager/slv_reg0                                 | reset_IBUF       |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | U_APB_Manager/temp_write_reg_reg_0[0]                  |                  |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | U_APB_Manager/temp_addr_reg_reg[2]_0[0]                | reset_IBUF       |                7 |             36 |         5.14 |
|  clk_IBUF_BUFG | U_RV32I/U_ControlUnit/FSM_sequential_state_reg[1]_0[0] | reset_IBUF       |               17 |             63 |         3.71 |
|  clk_IBUF_BUFG | U_RV32I/U_ControlUnit/regFileWe                        |                  |               12 |             96 |         8.00 |
|  clk_IBUF_BUFG |                                                        | reset_IBUF       |               72 |            219 |         3.04 |
+----------------+--------------------------------------------------------+------------------+------------------+----------------+--------------+


