/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [19:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  reg [21:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [23:0] celloutsig_0_27z;
  wire [18:0] celloutsig_0_28z;
  wire [6:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  reg [8:0] celloutsig_0_30z;
  wire [11:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  reg [15:0] celloutsig_0_36z;
  wire [2:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [2:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_42z;
  wire [20:0] celloutsig_0_44z;
  wire [6:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [3:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [14:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = celloutsig_0_4z[1] ^ celloutsig_0_3z[2];
  assign celloutsig_0_16z = celloutsig_0_1z[19] ^ celloutsig_0_9z[6];
  assign celloutsig_0_34z = ~(celloutsig_0_1z[13] ^ celloutsig_0_29z[5]);
  assign celloutsig_0_5z = ~(celloutsig_0_1z[17] ^ in_data[39]);
  assign celloutsig_1_5z = ~(in_data[158] ^ celloutsig_1_2z[11]);
  assign celloutsig_0_17z = ~(celloutsig_0_7z[0] ^ celloutsig_0_1z[19]);
  assign celloutsig_0_18z = ~(celloutsig_0_16z ^ celloutsig_0_0z[0]);
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } + { in_data[148:146], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_8z = in_data[73:61] + { celloutsig_0_1z[15:6], celloutsig_0_3z };
  assign celloutsig_0_9z = celloutsig_0_8z[9:3] + { celloutsig_0_0z[4:1], celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_1z[5], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_11z } + { in_data[87:86], celloutsig_0_0z };
  assign celloutsig_0_3z = { celloutsig_0_1z[9], celloutsig_0_2z, celloutsig_0_2z } + { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_38z = { in_data[69:64], celloutsig_0_13z, celloutsig_0_16z } && { celloutsig_0_27z[21:20], celloutsig_0_37z, celloutsig_0_37z };
  assign celloutsig_0_2z = in_data[36:12] && { celloutsig_0_1z[15:0], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[110] & ~(in_data[154]);
  assign celloutsig_1_15z = celloutsig_1_12z[3] & ~(celloutsig_1_12z[6]);
  assign celloutsig_0_10z = celloutsig_0_8z[2] & ~(celloutsig_0_2z);
  assign celloutsig_0_13z = celloutsig_0_10z & ~(celloutsig_0_8z[6]);
  assign celloutsig_0_21z = celloutsig_0_5z & ~(celloutsig_0_15z);
  assign celloutsig_0_25z = celloutsig_0_0z[6] & ~(celloutsig_0_13z);
  assign celloutsig_0_0z = - in_data[45:37];
  assign celloutsig_1_12z = - { celloutsig_1_4z[9:4], celloutsig_1_5z };
  assign celloutsig_1_16z = - { celloutsig_1_8z[7:4], celloutsig_1_15z, celloutsig_1_15z };
  assign celloutsig_0_1z = - { in_data[76:66], celloutsig_0_0z };
  assign celloutsig_0_11z = - { celloutsig_0_4z[2:1], celloutsig_0_2z };
  assign celloutsig_0_27z = - { in_data[74:59], celloutsig_0_22z };
  assign celloutsig_0_29z = - { celloutsig_0_14z[6:4], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_19z };
  assign celloutsig_0_47z = celloutsig_0_23z[13:7] !== { celloutsig_0_44z[5:0], celloutsig_0_33z };
  assign celloutsig_1_19z = { celloutsig_1_16z[5:4], celloutsig_1_3z } !== { celloutsig_1_4z[8:4], celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_12z = celloutsig_0_8z[8:5] !== celloutsig_0_4z[4:1];
  assign celloutsig_0_19z = { celloutsig_0_1z[7:3], celloutsig_0_10z } !== { celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_17z };
  assign celloutsig_0_20z = celloutsig_0_7z !== { celloutsig_0_1z[17:15], celloutsig_0_10z };
  assign celloutsig_0_24z = celloutsig_0_0z[2:0] !== celloutsig_0_14z[2:0];
  assign celloutsig_0_33z = { in_data[3], celloutsig_0_4z } !== { in_data[10:6], celloutsig_0_12z };
  assign celloutsig_0_4z = { celloutsig_0_1z[10:9], celloutsig_0_3z } >> in_data[15:11];
  assign celloutsig_0_42z = celloutsig_0_36z[8:0] >> celloutsig_0_0z;
  assign celloutsig_0_44z = { celloutsig_0_42z, celloutsig_0_31z } >> { celloutsig_0_14z[5:4], celloutsig_0_4z, celloutsig_0_34z, celloutsig_0_31z, celloutsig_0_25z };
  assign celloutsig_1_2z = in_data[166:155] >> in_data[126:115];
  assign celloutsig_1_3z = { in_data[101:98], celloutsig_1_2z } >> { celloutsig_1_2z[10:1], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_22z = celloutsig_0_14z[9:2] >> celloutsig_0_0z[8:1];
  assign celloutsig_0_28z = { celloutsig_0_27z[23:10], celloutsig_0_5z, celloutsig_0_7z } >> { celloutsig_0_27z[20:14], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_21z };
  assign celloutsig_0_37z = celloutsig_0_28z[17:15] - celloutsig_0_27z[23:21];
  assign celloutsig_0_46z = { celloutsig_0_27z[14:9], celloutsig_0_19z } - { celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_38z };
  assign celloutsig_1_4z = celloutsig_1_3z[12:1] - { celloutsig_1_2z[9:5], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_18z = celloutsig_1_12z[5:1] - celloutsig_1_4z[6:2];
  assign celloutsig_0_7z = { celloutsig_0_1z[2:0], celloutsig_0_5z } - celloutsig_0_4z[3:0];
  assign celloutsig_0_31z = { celloutsig_0_22z[4:3], celloutsig_0_15z, celloutsig_0_0z } - { celloutsig_0_28z[8:6], celloutsig_0_25z, celloutsig_0_29z, celloutsig_0_20z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_36z = 16'h0000;
    else if (!clkin_data[0]) celloutsig_0_36z = { celloutsig_0_30z[5:2], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_18z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_8z = 15'h0000;
    else if (clkin_data[64]) celloutsig_1_8z = celloutsig_1_3z[15:1];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_6z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_6z = { in_data[63:61], celloutsig_0_5z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_23z = 22'h000000;
    else if (clkin_data[32]) celloutsig_0_23z = { in_data[65:53], celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_13z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_30z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_30z = celloutsig_0_28z[16:8];
  assign { out_data[132:128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
