Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Apr 19 13:10:14 2022
| Host         : DESKTOP-MDDE28I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hexcalc_timing_summary_routed.rpt -pb hexcalc_timing_summary_routed.pb -rpx hexcalc_timing_summary_routed.rpx -warn_on_violation
| Design       : hexcalc
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    55          
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (55)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (138)
5. checking no_input_delay (7)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (55)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: cnt_reg[15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cnt_reg[20]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (138)
--------------------------------------------------
 There are 138 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.650        0.000                      0                   21        0.324        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.650        0.000                      0                   21        0.324        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.650ns  (required time - arrival time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.923ns (27.338%)  route 2.453ns (72.662%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.568     5.120    clk_50MHz_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  cnt_reg[20]/Q
                         net (fo=1, routed)           0.729     6.305    sm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.401 r  sm_clk_BUFG_inst/O
                         net (fo=36, routed)          1.725     8.125    sm_clk_BUFG
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     8.496 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.496    cnt_reg[20]_i_1_n_7
    SLICE_X36Y49         FDRE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.449    14.821    clk_50MHz_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.299    15.120    
                         clock uncertainty           -0.035    15.084    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.062    15.146    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -8.496    
  -------------------------------------------------------------------
                         slack                                  6.650    

Slack (MET) :             7.485ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 1.806ns (71.723%)  route 0.712ns (28.277%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.567     5.119    clk_50MHz_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.712     6.287    cnt_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.961 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    cnt_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    cnt_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.189    cnt_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    cnt_reg[12]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.637 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.637    cnt_reg[16]_i_1_n_6
    SLICE_X36Y48         FDRE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.449    14.821    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.062    15.121    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                  7.485    

Slack (MET) :             7.506ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.497ns  (logic 1.785ns (71.486%)  route 0.712ns (28.514%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.567     5.119    clk_50MHz_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.712     6.287    cnt_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.961 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    cnt_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    cnt_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.189    cnt_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    cnt_reg[12]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.616 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.616    cnt_reg[16]_i_1_n_4
    SLICE_X36Y48         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.449    14.821    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.062    15.121    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  7.506    

Slack (MET) :             7.580ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.711ns (70.615%)  route 0.712ns (29.385%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.567     5.119    clk_50MHz_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.712     6.287    cnt_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.961 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    cnt_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    cnt_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.189    cnt_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    cnt_reg[12]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.542 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.542    cnt_reg[16]_i_1_n_5
    SLICE_X36Y48         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.449    14.821    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.062    15.121    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                  7.580    

Slack (MET) :             7.596ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 1.695ns (70.419%)  route 0.712ns (29.581%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.567     5.119    clk_50MHz_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.712     6.287    cnt_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.961 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    cnt_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    cnt_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.189    cnt_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.303 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    cnt_reg[12]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.526 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.526    cnt_reg[16]_i_1_n_7
    SLICE_X36Y48         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.449    14.821    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.062    15.121    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -7.526    
  -------------------------------------------------------------------
                         slack                                  7.596    

Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 1.692ns (70.382%)  route 0.712ns (29.618%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.567     5.119    clk_50MHz_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.712     6.287    cnt_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.961 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    cnt_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    cnt_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.189    cnt_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.523 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.523    cnt_reg[12]_i_1_n_6
    SLICE_X36Y47         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.449    14.821    clk_50MHz_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.121    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  7.599    

Slack (MET) :             7.620ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 1.671ns (70.121%)  route 0.712ns (29.879%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.567     5.119    clk_50MHz_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.712     6.287    cnt_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.961 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    cnt_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    cnt_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.189    cnt_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.502 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.502    cnt_reg[12]_i_1_n_4
    SLICE_X36Y47         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.449    14.821    clk_50MHz_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.121    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  7.620    

Slack (MET) :             7.694ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 1.597ns (69.164%)  route 0.712ns (30.836%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.567     5.119    clk_50MHz_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.712     6.287    cnt_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.961 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    cnt_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    cnt_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.189    cnt_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.428 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.428    cnt_reg[12]_i_1_n_5
    SLICE_X36Y47         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.449    14.821    clk_50MHz_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.121    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                  7.694    

Slack (MET) :             7.710ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 1.581ns (68.949%)  route 0.712ns (31.051%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 14.821 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.567     5.119    clk_50MHz_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.712     6.287    cnt_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.961 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    cnt_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    cnt_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.189 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.189    cnt_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.412 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.412    cnt_reg[12]_i_1_n_7
    SLICE_X36Y47         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.449    14.821    clk_50MHz_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.274    15.095    
                         clock uncertainty           -0.035    15.059    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.121    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                  7.710    

Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 1.578ns (68.908%)  route 0.712ns (31.092%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.567     5.119    clk_50MHz_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.712     6.287    cnt_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.961 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.961    cnt_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.075 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.075    cnt_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.409 r  cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.409    cnt_reg[8]_i_1_n_6
    SLICE_X36Y46         FDRE                                         r  cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.448    14.820    clk_50MHz_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  cnt_reg[9]/C
                         clock pessimism              0.274    15.094    
                         clock uncertainty           -0.035    15.058    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.120    cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  7.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.478    clk_50MHz_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     1.792    cnt_reg_n_0_[0]
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.837 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.837    cnt[0]_i_2_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.907 r  cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    cnt_reg[0]_i_1_n_7
    SLICE_X36Y44         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.992    clk_50MHz_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.583    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.478    clk_50MHz_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.183     1.802    cnt_reg_n_0_[11]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.910 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    cnt_reg[8]_i_1_n_4
    SLICE_X36Y46         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.992    clk_50MHz_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.583    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.478    clk_50MHz_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.183     1.802    cnt_reg_n_0_[3]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.910 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    cnt_reg[0]_i_1_n_4
    SLICE_X36Y44         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.992    clk_50MHz_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.583    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.479    clk_50MHz_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  cnt_reg[12]/Q
                         net (fo=1, routed)           0.176     1.797    cnt_reg_n_0_[12]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.912 r  cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.912    cnt_reg[12]_i_1_n_7
    SLICE_X36Y47         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     1.993    clk_50MHz_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.584    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.478    clk_50MHz_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  cnt_reg[4]/Q
                         net (fo=1, routed)           0.176     1.796    cnt_reg_n_0_[4]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.911 r  cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.911    cnt_reg[4]_i_1_n_7
    SLICE_X36Y45         FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.992    clk_50MHz_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  cnt_reg[4]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.583    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.478    clk_50MHz_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     1.792    cnt_reg_n_0_[0]
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.837 r  cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     1.837    cnt[0]_i_2_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.943 r  cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.943    cnt_reg[0]_i_1_n_6
    SLICE_X36Y44         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.992    clk_50MHz_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.583    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.479    clk_50MHz_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  cnt_reg[12]/Q
                         net (fo=1, routed)           0.176     1.797    cnt_reg_n_0_[12]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.948 r  cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.948    cnt_reg[12]_i_1_n_6
    SLICE_X36Y47         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     1.993    clk_50MHz_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.584    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.478    clk_50MHz_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  cnt_reg[4]/Q
                         net (fo=1, routed)           0.176     1.796    cnt_reg_n_0_[4]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.947 r  cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.947    cnt_reg[4]_i_1_n_6
    SLICE_X36Y45         FDRE                                         r  cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.992    clk_50MHz_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  cnt_reg[5]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.583    cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.249ns (52.216%)  route 0.228ns (47.784%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.565     1.478    clk_50MHz_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  cnt_reg[7]/Q
                         net (fo=1, routed)           0.228     1.847    cnt_reg_n_0_[7]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.955 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.955    cnt_reg[4]_i_1_n_4
    SLICE_X36Y45         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.834     1.992    clk_50MHz_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.583    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.256ns (53.516%)  route 0.222ns (46.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.479    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  cnt_reg[16]/Q
                         net (fo=1, routed)           0.222     1.843    cnt_reg_n_0_[16]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.958 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.958    cnt_reg[16]_i_1_n_7
    SLICE_X36Y48         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     1.993    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.105     1.584    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.373    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_50MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44    cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47    cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47    cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47    cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47    cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48    cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48    cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44    cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44    cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47    cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47    cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47    cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47    cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44    cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44    cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47    cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47    cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47    cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47    cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           149 Endpoints
Min Delay           149 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kp1/CV2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.662ns  (logic 4.845ns (35.461%)  route 8.817ns (64.539%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE                         0.000     0.000 r  kp1/CV2_reg[1]/C
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  kp1/CV2_reg[1]/Q
                         net (fo=6, routed)           1.118     1.574    kp1/CV2_reg_n_0_[1]
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     1.698 r  kp1/operand[3]_i_2/O
                         net (fo=4, routed)           0.837     2.535    kp1/operand[3]_i_2_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.124     2.659 r  kp1/SEG7_seg_OBUF[6]_inst_i_23/O
                         net (fo=12, routed)          1.314     3.973    kp1/SEG7_seg_OBUF[6]_inst_i_23_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124     4.097 r  kp1/SEG7_seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           1.001     5.097    kp1/SEG7_seg_OBUF[6]_inst_i_22_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.124     5.221 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.043     6.264    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I3_O)        0.154     6.418 r  kp1/SEG7_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.505     9.923    SEG7_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.739    13.662 r  SEG7_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.662    SEG7_seg[5]
    R10                                                               r  SEG7_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.507ns  (logic 4.615ns (34.171%)  route 8.891ns (65.829%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE                         0.000     0.000 r  kp1/CV2_reg[1]/C
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  kp1/CV2_reg[1]/Q
                         net (fo=6, routed)           1.118     1.574    kp1/CV2_reg_n_0_[1]
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     1.698 f  kp1/operand[3]_i_2/O
                         net (fo=4, routed)           0.617     2.315    kp1/operand[3]_i_2_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     2.439 f  kp1/pr_state[2]_i_2/O
                         net (fo=10, routed)          1.436     3.875    kp1/kp_hit
    SLICE_X35Y44         LUT5 (Prop_lut5_I3_O)        0.124     3.999 r  kp1/SEG7_seg_OBUF[6]_inst_i_7/O
                         net (fo=4, routed)           0.889     4.888    kp1/SEG7_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I2_O)        0.124     5.012 r  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.956     5.968    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.092 r  kp1/SEG7_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.876     9.967    SEG7_seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.539    13.507 r  SEG7_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.507    SEG7_seg[6]
    T10                                                               r  SEG7_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.354ns  (logic 4.848ns (36.300%)  route 8.507ns (63.700%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE                         0.000     0.000 r  kp1/CV2_reg[1]/C
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  kp1/CV2_reg[1]/Q
                         net (fo=6, routed)           1.118     1.574    kp1/CV2_reg_n_0_[1]
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     1.698 r  kp1/operand[3]_i_2/O
                         net (fo=4, routed)           0.837     2.535    kp1/operand[3]_i_2_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.124     2.659 r  kp1/SEG7_seg_OBUF[6]_inst_i_23/O
                         net (fo=12, routed)          1.314     3.973    kp1/SEG7_seg_OBUF[6]_inst_i_23_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124     4.097 r  kp1/SEG7_seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           1.001     5.097    kp1/SEG7_seg_OBUF[6]_inst_i_22_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.124     5.221 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.042     6.263    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I1_O)        0.152     6.415 r  kp1/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.195     9.611    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.744    13.354 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.354    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.003ns  (logic 4.612ns (35.473%)  route 8.390ns (64.527%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE                         0.000     0.000 r  kp1/CV2_reg[1]/C
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  kp1/CV2_reg[1]/Q
                         net (fo=6, routed)           1.118     1.574    kp1/CV2_reg_n_0_[1]
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     1.698 r  kp1/operand[3]_i_2/O
                         net (fo=4, routed)           0.837     2.535    kp1/operand[3]_i_2_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.124     2.659 r  kp1/SEG7_seg_OBUF[6]_inst_i_23/O
                         net (fo=12, routed)          1.314     3.973    kp1/SEG7_seg_OBUF[6]_inst_i_23_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124     4.097 r  kp1/SEG7_seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           1.001     5.097    kp1/SEG7_seg_OBUF[6]_inst_i_22_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.124     5.221 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.043     6.264    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.388 r  kp1/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.078     9.466    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.536    13.003 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.003    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.817ns  (logic 4.594ns (35.841%)  route 8.223ns (64.159%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE                         0.000     0.000 r  kp1/CV2_reg[1]/C
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  kp1/CV2_reg[1]/Q
                         net (fo=6, routed)           1.118     1.574    kp1/CV2_reg_n_0_[1]
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     1.698 r  kp1/operand[3]_i_2/O
                         net (fo=4, routed)           0.837     2.535    kp1/operand[3]_i_2_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.124     2.659 r  kp1/SEG7_seg_OBUF[6]_inst_i_23/O
                         net (fo=12, routed)          1.314     3.973    kp1/SEG7_seg_OBUF[6]_inst_i_23_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124     4.097 r  kp1/SEG7_seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           1.001     5.097    kp1/SEG7_seg_OBUF[6]_inst_i_22_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.124     5.221 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.042     6.263    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.387 r  kp1/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.912     9.299    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.518    12.817 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.817    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.562ns  (logic 4.844ns (38.566%)  route 7.717ns (61.434%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE                         0.000     0.000 r  kp1/CV2_reg[1]/C
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  kp1/CV2_reg[1]/Q
                         net (fo=6, routed)           1.118     1.574    kp1/CV2_reg_n_0_[1]
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     1.698 r  kp1/operand[3]_i_2/O
                         net (fo=4, routed)           0.837     2.535    kp1/operand[3]_i_2_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.124     2.659 r  kp1/SEG7_seg_OBUF[6]_inst_i_23/O
                         net (fo=12, routed)          1.314     3.973    kp1/SEG7_seg_OBUF[6]_inst_i_23_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124     4.097 r  kp1/SEG7_seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           1.001     5.097    kp1/SEG7_seg_OBUF[6]_inst_i_22_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.124     5.221 r  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.043     6.264    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I3_O)        0.152     6.416 r  kp1/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.405     8.821    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.740    12.562 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.562    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/CV2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.527ns  (logic 4.582ns (36.572%)  route 7.946ns (63.428%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE                         0.000     0.000 r  kp1/CV2_reg[1]/C
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  kp1/CV2_reg[1]/Q
                         net (fo=6, routed)           1.118     1.574    kp1/CV2_reg_n_0_[1]
    SLICE_X38Y47         LUT6 (Prop_lut6_I0_O)        0.124     1.698 r  kp1/operand[3]_i_2/O
                         net (fo=4, routed)           0.837     2.535    kp1/operand[3]_i_2_n_0
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.124     2.659 r  kp1/SEG7_seg_OBUF[6]_inst_i_23/O
                         net (fo=12, routed)          1.314     3.973    kp1/SEG7_seg_OBUF[6]_inst_i_23_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I3_O)        0.124     4.097 f  kp1/SEG7_seg_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           1.001     5.097    kp1/SEG7_seg_OBUF[6]_inst_i_22_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I5_O)        0.124     5.221 f  kp1/SEG7_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.043     6.264    kp1/SEG7_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I3_O)        0.124     6.388 r  kp1/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.634     9.022    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.506    12.527 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.527    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            KB_col[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.921ns  (logic 4.377ns (55.257%)  route 3.544ns (44.743%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[1]/C
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  kp1/FSM_onehot_curr_col_reg[1]/Q
                         net (fo=8, routed)           0.833     1.289    kp1/CV2
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.152     1.441 r  kp1/KB_col_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.711     4.152    KB_col_OBUF[4]
    C17                  OBUF (Prop_obuf_I_O)         3.769     7.921 r  KB_col_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.921    KB_col[4]
    C17                                                               r  KB_col[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            KB_col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.905ns  (logic 4.374ns (55.325%)  route 3.532ns (44.675%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[1]/C
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  kp1/FSM_onehot_curr_col_reg[1]/Q
                         net (fo=8, routed)           0.836     1.292    kp1/CV2
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.152     1.444 r  kp1/KB_col_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.696     4.140    KB_col_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.766     7.905 r  KB_col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.905    KB_col[3]
    D18                                                               r  KB_col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            KB_col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.814ns  (logic 4.109ns (52.583%)  route 3.705ns (47.417%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[1]/C
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  kp1/FSM_onehot_curr_col_reg[1]/Q
                         net (fo=8, routed)           0.833     1.289    kp1/CV2
    SLICE_X36Y50         LUT3 (Prop_lut3_I1_O)        0.124     1.413 r  kp1/KB_col_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.872     4.285    KB_col_OBUF[1]
    G17                  OBUF (Prop_obuf_I_O)         3.529     7.814 r  KB_col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.814    KB_col[1]
    G17                                                               r  KB_col[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV4_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[3]/C
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kp1/FSM_onehot_curr_col_reg[3]/Q
                         net (fo=8, routed)           0.128     0.269    kp1/CV4
    SLICE_X38Y49         FDRE                                         r  kp1/CV4_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV4_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[3]/C
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kp1/FSM_onehot_curr_col_reg[3]/Q
                         net (fo=8, routed)           0.128     0.269    kp1/CV4
    SLICE_X38Y49         FDRE                                         r  kp1/CV4_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV4_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[3]/C
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kp1/FSM_onehot_curr_col_reg[3]/Q
                         net (fo=8, routed)           0.128     0.269    kp1/CV4
    SLICE_X38Y49         FDRE                                         r  kp1/CV4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV4_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[3]/C
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kp1/FSM_onehot_curr_col_reg[3]/Q
                         net (fo=8, routed)           0.128     0.269    kp1/CV4
    SLICE_X38Y49         FDRE                                         r  kp1/CV4_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV3_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.827%)  route 0.131ns (48.173%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[2]/C
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kp1/FSM_onehot_curr_col_reg[2]/Q
                         net (fo=8, routed)           0.131     0.272    kp1/CV3
    SLICE_X37Y50         FDRE                                         r  kp1/CV3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV3_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.827%)  route 0.131ns (48.173%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[2]/C
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kp1/FSM_onehot_curr_col_reg[2]/Q
                         net (fo=8, routed)           0.131     0.272    kp1/CV3
    SLICE_X37Y50         FDRE                                         r  kp1/CV3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV3_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.827%)  route 0.131ns (48.173%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[2]/C
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kp1/FSM_onehot_curr_col_reg[2]/Q
                         net (fo=8, routed)           0.131     0.272    kp1/CV3
    SLICE_X37Y50         FDRE                                         r  kp1/CV3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV3_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.827%)  route 0.131ns (48.173%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[2]/C
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kp1/FSM_onehot_curr_col_reg[2]/Q
                         net (fo=8, routed)           0.131     0.272    kp1/CV3
    SLICE_X37Y50         FDRE                                         r  kp1/CV3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 kp1/FSM_onehot_curr_col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            kp1/CV1_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.829%)  route 0.136ns (49.171%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE                         0.000     0.000 r  kp1/FSM_onehot_curr_col_reg[0]/C
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  kp1/FSM_onehot_curr_col_reg[0]/Q
                         net (fo=8, routed)           0.136     0.277    kp1/CV1
    SLICE_X38Y48         FDRE                                         r  kp1/CV1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pr_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pr_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.068%)  route 0.134ns (41.932%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDCE                         0.000     0.000 r  pr_state_reg[1]/C
    SLICE_X32Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pr_state_reg[1]/Q
                         net (fo=21, routed)          0.134     0.275    kp1/Q[1]
    SLICE_X33Y44         LUT5 (Prop_lut5_I4_O)        0.045     0.320 r  kp1/pr_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.320    nx_state[2]
    SLICE_X33Y44         FDCE                                         r  pr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.834ns  (logic 4.971ns (38.729%)  route 7.864ns (61.271%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.568     5.120    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  cnt_reg[18]/Q
                         net (fo=6, routed)           1.226     6.802    dig[1]
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.150     6.952 f  SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           1.291     8.243    kp1/SEG7_anode_OBUF[0]
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.348     8.591 r  kp1/SEG7_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.665     9.257    kp1/SEG7_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.381 r  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.176    10.557    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I1_O)        0.154    10.711 r  kp1/SEG7_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.505    14.216    SEG7_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.739    17.954 r  SEG7_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.954    SEG7_seg[5]
    R10                                                               r  SEG7_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.756ns  (logic 4.741ns (37.172%)  route 8.014ns (62.828%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.568     5.120    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  cnt_reg[18]/Q
                         net (fo=6, routed)           1.226     6.802    dig[1]
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.150     6.952 f  SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           1.291     8.243    kp1/SEG7_anode_OBUF[0]
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.348     8.591 r  kp1/SEG7_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.665     9.257    kp1/SEG7_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.381 r  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.956    10.336    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.124    10.460 r  kp1/SEG7_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.876    14.336    SEG7_seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.539    17.875 r  SEG7_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.875    SEG7_seg[6]
    T10                                                               r  SEG7_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.364ns  (logic 4.974ns (40.225%)  route 7.391ns (59.775%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.568     5.120    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  cnt_reg[18]/Q
                         net (fo=6, routed)           1.226     6.802    dig[1]
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.150     6.952 f  SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           1.293     8.245    kp1/SEG7_anode_OBUF[0]
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.348     8.593 r  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.707     9.300    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.424 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.969    10.393    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.152    10.545 r  kp1/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.195    13.741    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.744    17.484 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.484    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.010ns  (logic 4.738ns (39.455%)  route 7.271ns (60.545%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.568     5.120    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  cnt_reg[18]/Q
                         net (fo=6, routed)           1.226     6.802    dig[1]
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.150     6.952 f  SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           1.293     8.245    kp1/SEG7_anode_OBUF[0]
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.348     8.593 r  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.707     9.300    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.424 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.967    10.391    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I3_O)        0.124    10.515 r  kp1/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.078    13.593    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.536    17.130 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.130    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.827ns  (logic 4.720ns (39.907%)  route 7.107ns (60.093%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.568     5.120    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  cnt_reg[18]/Q
                         net (fo=6, routed)           1.226     6.802    dig[1]
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.150     6.952 f  SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           1.293     8.245    kp1/SEG7_anode_OBUF[0]
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.348     8.593 r  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.707     9.300    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.424 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.969    10.393    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I3_O)        0.124    10.517 r  kp1/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.912    13.429    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.518    16.947 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.947    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.700ns  (logic 4.708ns (40.236%)  route 6.992ns (59.764%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.568     5.120    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  cnt_reg[18]/Q
                         net (fo=6, routed)           1.226     6.802    dig[1]
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.150     6.952 f  SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           1.291     8.243    kp1/SEG7_anode_OBUF[0]
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.348     8.591 r  kp1/SEG7_seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.665     9.257    kp1/SEG7_seg_OBUF[6]_inst_i_10_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.381 r  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.176    10.557    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.124    10.681 r  kp1/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.634    13.314    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.506    16.820 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.820    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.569ns  (logic 4.970ns (42.965%)  route 6.598ns (57.035%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.568     5.120    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  cnt_reg[18]/Q
                         net (fo=6, routed)           1.226     6.802    dig[1]
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.150     6.952 f  SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           1.293     8.245    kp1/SEG7_anode_OBUF[0]
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.348     8.593 r  kp1/SEG7_seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.707     9.300    kp1/SEG7_seg_OBUF[6]_inst_i_14_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.424 r  kp1/SEG7_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.967    10.391    kp1/SEG7_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.152    10.543 r  kp1/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.405    12.948    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.740    16.688 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.688    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.300ns  (logic 4.126ns (44.365%)  route 5.174ns (55.635%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.568     5.120    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  cnt_reg[18]/Q
                         net (fo=6, routed)           1.226     6.802    dig[1]
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.124     6.926 r  SEG7_anode_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           3.948    10.874    SEG7_anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    14.420 r  SEG7_anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.420    SEG7_anode[2]
    T9                                                                r  SEG7_anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.464ns  (logic 4.356ns (51.465%)  route 4.108ns (48.535%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.568     5.120    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  cnt_reg[18]/Q
                         net (fo=6, routed)           1.229     6.805    dig[1]
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.150     6.955 r  SEG7_anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.878     9.834    SEG7_anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.750    13.583 r  SEG7_anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.583    SEG7_anode[3]
    J14                                                               r  SEG7_anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.154ns  (logic 4.377ns (53.677%)  route 3.777ns (46.323%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.568     5.120    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  cnt_reg[18]/Q
                         net (fo=6, routed)           1.226     6.802    dig[1]
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.150     6.952 r  SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           2.551     9.503    SEG7_anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.771    13.273 r  SEG7_anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.273    SEG7_anode[0]
    J17                                                               r  SEG7_anode[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.499ns  (logic 1.442ns (57.699%)  route 1.057ns (42.301%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.479    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  cnt_reg[19]/Q
                         net (fo=6, routed)           0.327     1.947    dig[2]
    SLICE_X34Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.992 r  SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           0.730     2.722    SEG7_anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.256     3.978 r  SEG7_anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.978    SEG7_anode[1]
    J18                                                               r  SEG7_anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.586ns  (logic 1.506ns (58.250%)  route 1.080ns (41.750%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.479    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  cnt_reg[19]/Q
                         net (fo=6, routed)           0.322     1.942    dig[2]
    SLICE_X34Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.987 r  SEG7_anode_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           0.758     2.745    SEG7_anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.320     4.065 r  SEG7_anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.065    SEG7_anode[0]
    J17                                                               r  SEG7_anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.719ns  (logic 1.498ns (55.077%)  route 1.221ns (44.923%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.479    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  cnt_reg[19]/Q
                         net (fo=6, routed)           0.327     1.947    dig[2]
    SLICE_X34Y48         LUT3 (Prop_lut3_I1_O)        0.044     1.991 r  SEG7_anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.894     2.886    SEG7_anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.313     4.198 r  SEG7_anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.198    SEG7_anode[3]
    J14                                                               r  SEG7_anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.115ns  (logic 1.528ns (49.037%)  route 1.588ns (50.963%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.479    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  cnt_reg[19]/Q
                         net (fo=6, routed)           0.187     1.807    dig[2]
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.852 r  SEG7_seg_OBUF[6]_inst_i_24/O
                         net (fo=4, routed)           0.213     2.065    kp1/SEG7_seg_OBUF[6]_inst_i_2_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.045     2.110 r  kp1/SEG7_seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.141     2.251    kp1/SEG7_seg_OBUF[6]_inst_i_17_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I4_O)        0.045     2.296 r  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.260     2.557    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.045     2.602 r  kp1/SEG7_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.787     3.388    SEG7_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.207     4.595 r  SEG7_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.595    SEG7_seg[4]
    K16                                                               r  SEG7_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.194ns  (logic 1.433ns (44.851%)  route 1.762ns (55.149%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.479    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  cnt_reg[19]/Q
                         net (fo=6, routed)           0.322     1.942    dig[2]
    SLICE_X34Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.987 r  SEG7_anode_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           1.440     3.427    SEG7_anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.247     4.674 r  SEG7_anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.674    SEG7_anode[2]
    T9                                                                r  SEG7_anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.253ns  (logic 1.625ns (49.957%)  route 1.628ns (50.043%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.479    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  cnt_reg[19]/Q
                         net (fo=6, routed)           0.327     1.947    dig[2]
    SLICE_X34Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.992 f  SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           0.220     2.213    kp1/SEG7_anode_OBUF[1]
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.045     2.258 r  kp1/SEG7_seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.082     2.340    kp1/SEG7_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I3_O)        0.045     2.385 r  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.272     2.657    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I1_O)        0.048     2.705 r  kp1/SEG7_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.727     3.431    SEG7_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.301     4.733 r  SEG7_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.733    SEG7_seg[0]
    L18                                                               r  SEG7_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.440ns  (logic 1.540ns (44.762%)  route 1.900ns (55.238%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.479    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  cnt_reg[19]/Q
                         net (fo=6, routed)           0.327     1.947    dig[2]
    SLICE_X34Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.992 r  SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           0.220     2.213    kp1/SEG7_anode_OBUF[1]
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.045     2.258 f  kp1/SEG7_seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.082     2.340    kp1/SEG7_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I3_O)        0.045     2.385 f  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.273     2.658    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.045     2.703 r  kp1/SEG7_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.998     3.701    SEG7_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.219     4.919 r  SEG7_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.919    SEG7_seg[2]
    P15                                                               r  SEG7_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.494ns  (logic 1.558ns (44.605%)  route 1.935ns (55.395%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.479    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  cnt_reg[19]/Q
                         net (fo=6, routed)           0.327     1.947    dig[2]
    SLICE_X34Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.992 f  SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           0.220     2.213    kp1/SEG7_anode_OBUF[1]
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.045     2.258 r  kp1/SEG7_seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.082     2.340    kp1/SEG7_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I3_O)        0.045     2.385 r  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.272     2.657    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.045     2.702 r  kp1/SEG7_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.034     3.736    SEG7_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.237     4.973 r  SEG7_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.973    SEG7_seg[1]
    T11                                                               r  SEG7_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.639ns  (logic 1.628ns (44.748%)  route 2.011ns (55.252%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.479    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 f  cnt_reg[19]/Q
                         net (fo=6, routed)           0.327     1.947    dig[2]
    SLICE_X34Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.992 f  SEG7_anode_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           0.220     2.213    kp1/SEG7_anode_OBUF[1]
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.045     2.258 r  kp1/SEG7_seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.082     2.340    kp1/SEG7_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I3_O)        0.045     2.385 r  kp1/SEG7_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.273     2.658    kp1/SEG7_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I3_O)        0.049     2.707 r  kp1/SEG7_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.108     3.815    SEG7_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.303     5.118 r  SEG7_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.118    SEG7_seg[3]
    K13                                                               r  SEG7_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.667ns  (logic 1.628ns (44.402%)  route 2.039ns (55.598%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.566     1.479    clk_50MHz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  cnt_reg[19]/Q
                         net (fo=6, routed)           0.187     1.807    dig[2]
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.852 r  SEG7_seg_OBUF[6]_inst_i_24/O
                         net (fo=4, routed)           0.213     2.065    kp1/SEG7_seg_OBUF[6]_inst_i_2_0
    SLICE_X35Y47         LUT6 (Prop_lut6_I2_O)        0.045     2.110 r  kp1/SEG7_seg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.141     2.251    kp1/SEG7_seg_OBUF[6]_inst_i_17_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I4_O)        0.045     2.296 r  kp1/SEG7_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.260     2.557    kp1/SEG7_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X31Y44         LUT4 (Prop_lut4_I2_O)        0.051     2.608 r  kp1/SEG7_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.238     3.845    SEG7_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         1.301     5.147 r  SEG7_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.147    SEG7_seg[5]
    R10                                                               r  SEG7_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





