# Verilog Clock
### Members:
- Stanlly (Leader)
- Justin
- Fauzan
- Jerry

ModelSim project folder structure was uploaded to the GitHub
