// vim: set ft=verilog:

`ifndef UTIL_CONTROL_M
`define UTIL_CONTROL_M

`define Util_Control_T(T) T [1:0]
`define Util_Control_clock(x) x[0]
`define Util_Control_reset(x) x[1]

`endif
