# Verilog-Projects
Collection of Verilog RTL dessign and simulation projects
[FULL SUBTRACTOR OUTPUT]
<img width="1884" height="1059" alt="Screenshot 2026-02-12 231018" src="https://github.com/user-attachments/assets/2134a8a2-bcf1-4444-9cb2-2fb3bdf3f181" />

[HALF ADDER OUTPUT]
<img width="1919" height="1003" alt="Screenshot 2026-02-12 234231" src="https://github.com/user-attachments/assets/75ad9152-0d7f-4b95-94f4-a122199e0bfd" />
