// Seed: 4199769636
module module_0 (
    output tri  id_0,
    output wand id_1,
    input  tri0 id_2,
    input  tri0 id_3,
    input  wire id_4
);
  wire id_6;
  assign module_1.id_3 = 0;
  parameter id_7 = -1;
endmodule
module module_1 (
    input  tri1 id_0,
    input  wor  id_1,
    output tri1 id_2#(.id_5(1 - -1), .id_6(1), .id_7(1)),
    output tri  id_3
);
  localparam id_8 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_0,
      id_0
  );
  parameter id_9 = -1;
  assign id_7 = 1;
  logic id_10;
  logic id_11;
  assign id_3 = 1;
  initial #id_12 id_10 <= id_9;
  logic id_13, id_14;
  logic id_15 [1 : -1];
  wire  id_16;
  logic id_17;
  always id_6 <= id_14;
  wire  id_18;
  logic id_19;
  ;
endmodule
