package soc

import _ "unsafe"

const CP_DMA_IN_DONE_INT_RAW_V = 0x00000001
const CP_DMA_IN_DONE_INT_RAW_S = 0
const CP_DMA_IN_SUC_EOF_INT_RAW_V = 0x00000001
const CP_DMA_IN_SUC_EOF_INT_RAW_S = 1
const CP_DMA_OUT_DONE_INT_RAW_V = 0x00000001
const CP_DMA_OUT_DONE_INT_RAW_S = 2
const CP_DMA_OUT_EOF_INT_RAW_V = 0x00000001
const CP_DMA_OUT_EOF_INT_RAW_S = 3
const CP_DMA_IN_DSCR_ERR_INT_RAW_V = 0x00000001
const CP_DMA_IN_DSCR_ERR_INT_RAW_S = 4
const CP_DMA_OUT_DSCR_ERR_INT_RAW_V = 0x00000001
const CP_DMA_OUT_DSCR_ERR_INT_RAW_S = 5
const CP_DMA_IN_DSCR_EMPTY_INT_RAW_V = 0x00000001
const CP_DMA_IN_DSCR_EMPTY_INT_RAW_S = 6
const CP_DMA_OUT_TOTAL_EOF_INT_RAW_V = 0x00000001
const CP_DMA_OUT_TOTAL_EOF_INT_RAW_S = 7
const CP_DMA_CRC_DONE_INT_RAW_V = 0x00000001
const CP_DMA_CRC_DONE_INT_RAW_S = 8
const CP_DMA_IN_DONE_INT_ST_V = 0x00000001
const CP_DMA_IN_DONE_INT_ST_S = 0
const CP_DMA_IN_SUC_EOF_INT_ST_V = 0x00000001
const CP_DMA_IN_SUC_EOF_INT_ST_S = 1
const CP_DMA_OUT_DONE_INT_ST_V = 0x00000001
const CP_DMA_OUT_DONE_INT_ST_S = 2
const CP_DMA_OUT_EOF_INT_ST_V = 0x00000001
const CP_DMA_OUT_EOF_INT_ST_S = 3
const CP_DMA_IN_DSCR_ERR_INT_ST_V = 0x00000001
const CP_DMA_IN_DSCR_ERR_INT_ST_S = 4
const CP_DMA_OUT_DSCR_ERR_INT_ST_V = 0x00000001
const CP_DMA_OUT_DSCR_ERR_INT_ST_S = 5
const CP_DMA_IN_DSCR_EMPTY_INT_ST_V = 0x00000001
const CP_DMA_IN_DSCR_EMPTY_INT_ST_S = 6
const CP_DMA_OUT_TOTAL_EOF_INT_ST_V = 0x00000001
const CP_DMA_OUT_TOTAL_EOF_INT_ST_S = 7
const CP_DMA_CRC_DONE_INT_ST_V = 0x00000001
const CP_DMA_CRC_DONE_INT_ST_S = 8
const CP_DMA_IN_DONE_INT_ENA_V = 0x00000001
const CP_DMA_IN_DONE_INT_ENA_S = 0
const CP_DMA_IN_SUC_EOF_INT_ENA_V = 0x00000001
const CP_DMA_IN_SUC_EOF_INT_ENA_S = 1
const CP_DMA_OUT_DONE_INT_ENA_V = 0x00000001
const CP_DMA_OUT_DONE_INT_ENA_S = 2
const CP_DMA_OUT_EOF_INT_ENA_V = 0x00000001
const CP_DMA_OUT_EOF_INT_ENA_S = 3
const CP_DMA_IN_DSCR_ERR_INT_ENA_V = 0x00000001
const CP_DMA_IN_DSCR_ERR_INT_ENA_S = 4
const CP_DMA_OUT_DSCR_ERR_INT_ENA_V = 0x00000001
const CP_DMA_OUT_DSCR_ERR_INT_ENA_S = 5
const CP_DMA_IN_DSCR_EMPTY_INT_ENA_V = 0x00000001
const CP_DMA_IN_DSCR_EMPTY_INT_ENA_S = 6
const CP_DMA_OUT_TOTAL_EOF_INT_ENA_V = 0x00000001
const CP_DMA_OUT_TOTAL_EOF_INT_ENA_S = 7
const CP_DMA_CRC_DONE_INT_ENA_V = 0x00000001
const CP_DMA_CRC_DONE_INT_ENA_S = 8
const CP_DMA_IN_DONE_INT_CLR_V = 0x00000001
const CP_DMA_IN_DONE_INT_CLR_S = 0
const CP_DMA_IN_SUC_EOF_INT_CLR_V = 0x00000001
const CP_DMA_IN_SUC_EOF_INT_CLR_S = 1
const CP_DMA_OUT_DONE_INT_CLR_V = 0x00000001
const CP_DMA_OUT_DONE_INT_CLR_S = 2
const CP_DMA_OUT_EOF_INT_CLR_V = 0x00000001
const CP_DMA_OUT_EOF_INT_CLR_S = 3
const CP_DMA_IN_DSCR_ERR_INT_CLR_V = 0x00000001
const CP_DMA_IN_DSCR_ERR_INT_CLR_S = 4
const CP_DMA_OUT_DSCR_ERR_INT_CLR_V = 0x00000001
const CP_DMA_OUT_DSCR_ERR_INT_CLR_S = 5
const CP_DMA_IN_DSCR_EMPTY_INT_CLR_V = 0x00000001
const CP_DMA_IN_DSCR_EMPTY_INT_CLR_S = 6
const CP_DMA_OUT_TOTAL_EOF_INT_CLR_V = 0x00000001
const CP_DMA_OUT_TOTAL_EOF_INT_CLR_S = 7
const CP_DMA_CRC_DONE_INT_CLR_V = 0x00000001
const CP_DMA_CRC_DONE_INT_CLR_S = 8
const CP_DMA_OUTLINK_ADDR = 0x000FFFFF
const CP_DMA_OUTLINK_ADDR_V = 0x000FFFFF
const CP_DMA_OUTLINK_ADDR_S = 0
const CP_DMA_OUTLINK_STOP_V = 0x00000001
const CP_DMA_OUTLINK_STOP_S = 28
const CP_DMA_OUTLINK_START_V = 0x00000001
const CP_DMA_OUTLINK_START_S = 29
const CP_DMA_OUTLINK_RESTART_V = 0x00000001
const CP_DMA_OUTLINK_RESTART_S = 30
const CP_DMA_OUTLINK_PARK_V = 0x00000001
const CP_DMA_OUTLINK_PARK_S = 31
const CP_DMA_INLINK_ADDR = 0x000FFFFF
const CP_DMA_INLINK_ADDR_V = 0x000FFFFF
const CP_DMA_INLINK_ADDR_S = 0
const CP_DMA_INLINK_STOP_V = 0x00000001
const CP_DMA_INLINK_STOP_S = 28
const CP_DMA_INLINK_START_V = 0x00000001
const CP_DMA_INLINK_START_S = 29
const CP_DMA_INLINK_RESTART_V = 0x00000001
const CP_DMA_INLINK_RESTART_S = 30
const CP_DMA_INLINK_PARK_V = 0x00000001
const CP_DMA_INLINK_PARK_S = 31
const CP_DMA_OUT_EOF_DES_ADDR = 0xFFFFFFFF
const CP_DMA_OUT_EOF_DES_ADDR_V = 0xFFFFFFFF
const CP_DMA_OUT_EOF_DES_ADDR_S = 0
const CP_DMA_IN_SUC_EOF_DES_ADDR = 0xFFFFFFFF
const CP_DMA_IN_SUC_EOF_DES_ADDR_V = 0xFFFFFFFF
const CP_DMA_IN_SUC_EOF_DES_ADDR_S = 0
const CP_DMA_OUT_EOF_BFR_DES_ADDR = 0xFFFFFFFF
const CP_DMA_OUT_EOF_BFR_DES_ADDR_V = 0xFFFFFFFF
const CP_DMA_OUT_EOF_BFR_DES_ADDR_S = 0
const CP_DMA_INLINK_DSCR = 0xFFFFFFFF
const CP_DMA_INLINK_DSCR_V = 0xFFFFFFFF
const CP_DMA_INLINK_DSCR_S = 0
const CP_DMA_INLINK_DSCR_BF0 = 0xFFFFFFFF
const CP_DMA_INLINK_DSCR_BF0_V = 0xFFFFFFFF
const CP_DMA_INLINK_DSCR_BF0_S = 0
const CP_DMA_INLINK_DSCR_BF1 = 0xFFFFFFFF
const CP_DMA_INLINK_DSCR_BF1_V = 0xFFFFFFFF
const CP_DMA_INLINK_DSCR_BF1_S = 0
const CP_DMA_OUTLINK_DSCR = 0xFFFFFFFF
const CP_DMA_OUTLINK_DSCR_V = 0xFFFFFFFF
const CP_DMA_OUTLINK_DSCR_S = 0
const CP_DMA_OUTLINK_DSCR_BF0 = 0xFFFFFFFF
const CP_DMA_OUTLINK_DSCR_BF0_V = 0xFFFFFFFF
const CP_DMA_OUTLINK_DSCR_BF0_S = 0
const CP_DMA_OUTLINK_DSCR_BF1 = 0xFFFFFFFF
const CP_DMA_OUTLINK_DSCR_BF1_V = 0xFFFFFFFF
const CP_DMA_OUTLINK_DSCR_BF1_S = 0
const CP_DMA_IN_RST_V = 0x00000001
const CP_DMA_IN_RST_S = 0
const CP_DMA_OUT_RST_V = 0x00000001
const CP_DMA_OUT_RST_S = 1
const CP_DMA_CMDFIFO_RST_V = 0x00000001
const CP_DMA_CMDFIFO_RST_S = 2
const CP_DMA_FIFO_RST_V = 0x00000001
const CP_DMA_FIFO_RST_S = 3
const CP_DMA_OUT_OWNER_V = 0x00000001
const CP_DMA_OUT_OWNER_S = 4
const CP_DMA_IN_OWNER_V = 0x00000001
const CP_DMA_IN_OWNER_S = 5
const CP_DMA_OUT_AUTO_WRBACK_V = 0x00000001
const CP_DMA_OUT_AUTO_WRBACK_S = 6
const CP_DMA_CHECK_OWNER_V = 0x00000001
const CP_DMA_CHECK_OWNER_S = 7
const CP_DMA_CRC_CAL_RESET_V = 0x00000001
const CP_DMA_CRC_CAL_RESET_S = 8
const CP_DMA_CRC_CAL_EN_V = 0x00000001
const CP_DMA_CRC_CAL_EN_S = 9
const CP_DMA_CRC_BIG_ENDIAN_EN_V = 0x00000001
const CP_DMA_CRC_BIG_ENDIAN_EN_S = 10
const CP_DMA_CRC_OUT_REVERSE_EN_V = 0x00000001
const CP_DMA_CRC_OUT_REVERSE_EN_S = 11
const CP_DMA_CLK_EN_V = 0x00000001
const CP_DMA_CLK_EN_S = 31
const CP_DMA_INLINK_DSCR_ADDR = 0x0003FFFF
const CP_DMA_INLINK_DSCR_ADDR_V = 0x0003FFFF
const CP_DMA_INLINK_DSCR_ADDR_S = 0
const CP_DMA_IN_DSCR_STATE = 0x00000003
const CP_DMA_IN_DSCR_STATE_V = 0x00000003
const CP_DMA_IN_DSCR_STATE_S = 18
const CP_DMA_IN_STATE = 0x00000007
const CP_DMA_IN_STATE_V = 0x00000007
const CP_DMA_IN_STATE_S = 20
const CP_DMA_FIFO_EMPTY_V = 0x00000001
const CP_DMA_FIFO_EMPTY_S = 23
const CP_DMA_OUTLINK_DSCR_ADDR = 0x0003FFFF
const CP_DMA_OUTLINK_DSCR_ADDR_V = 0x0003FFFF
const CP_DMA_OUTLINK_DSCR_ADDR_S = 0
const CP_DMA_OUT_DSCR_STATE = 0x00000003
const CP_DMA_OUT_DSCR_STATE_V = 0x00000003
const CP_DMA_OUT_DSCR_STATE_S = 18
const CP_DMA_OUT_STATE = 0x00000007
const CP_DMA_OUT_STATE_V = 0x00000007
const CP_DMA_OUT_STATE_S = 20
const CP_DMA_FIFO_FULL_V = 0x00000001
const CP_DMA_FIFO_FULL_S = 23
const CP_DMA_CRC_RESULT = 0xFFFFFFFF
const CP_DMA_CRC_RESULT_V = 0xFFFFFFFF
const CP_DMA_CRC_RESULT_S = 0
const CP_DMA_DMA_DATE = 0xFFFFFFFF
const CP_DMA_DMA_DATE_V = 0xFFFFFFFF
const CP_DMA_DMA_DATE_S = 0
