#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.506     0.672
n_n4155.out[0] (.names)                                          0.235     0.907
n_n4116.in[2] (.names)                                           0.100     1.007
n_n4116.out[0] (.names)                                          0.235     1.242
n_n3595.in[1] (.names)                                           0.489     1.731
n_n3595.out[0] (.names)                                          0.235     1.966
n_n4039.in[3] (.names)                                           0.100     2.066
n_n4039.out[0] (.names)                                          0.235     2.301
n_n4038.in[2] (.names)                                           0.486     2.787
n_n4038.out[0] (.names)                                          0.235     3.022
[899].in[1] (.names)                                             0.477     3.499
[899].out[0] (.names)                                            0.235     3.734
n_n3786.in[2] (.names)                                           0.489     4.223
n_n3786.out[0] (.names)                                          0.235     4.458
[1137].in[2] (.names)                                            0.100     4.558
[1137].out[0] (.names)                                           0.235     4.793
n_n135.in[3] (.names)                                            0.630     5.423
n_n135.out[0] (.names)                                           0.235     5.658
[6386].in[2] (.names)                                            0.339     5.997
[6386].out[0] (.names)                                           0.235     6.232
n_n132.in[2] (.names)                                            0.338     6.570
n_n132.out[0] (.names)                                           0.235     6.805
n_n4093.D[0] (.latch)                                            0.000     6.805
data arrival time                                                          6.805

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4093.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.805
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.828


#Path 2
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3709.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.506     0.672
n_n4155.out[0] (.names)                                          0.235     0.907
n_n4116.in[2] (.names)                                           0.100     1.007
n_n4116.out[0] (.names)                                          0.235     1.242
n_n3595.in[1] (.names)                                           0.489     1.731
n_n3595.out[0] (.names)                                          0.235     1.966
n_n4039.in[3] (.names)                                           0.100     2.066
n_n4039.out[0] (.names)                                          0.235     2.301
n_n3622.in[2] (.names)                                           0.486     2.787
n_n3622.out[0] (.names)                                          0.235     3.022
n_n4078.in[3] (.names)                                           0.100     3.122
n_n4078.out[0] (.names)                                          0.235     3.357
n_n3888.in[3] (.names)                                           0.488     3.845
n_n3888.out[0] (.names)                                          0.235     4.080
[6289].in[2] (.names)                                            0.341     4.421
[6289].out[0] (.names)                                           0.235     4.656
[6290].in[2] (.names)                                            0.487     5.143
[6290].out[0] (.names)                                           0.235     5.378
[1492].in[3] (.names)                                            0.478     5.856
[1492].out[0] (.names)                                           0.235     6.091
n_n3199.in[1] (.names)                                           0.332     6.423
n_n3199.out[0] (.names)                                          0.235     6.658
n_n3709.D[0] (.latch)                                            0.000     6.658
data arrival time                                                          6.658

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3709.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.658
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.682


#Path 3
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3724.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3852.in[2] (.names)                                           0.100     3.523
n_n3852.out[0] (.names)                                          0.235     3.758
[2264].in[3] (.names)                                            0.630     4.388
[2264].out[0] (.names)                                           0.235     4.623
n_n3832.in[1] (.names)                                           0.483     5.106
n_n3832.out[0] (.names)                                          0.235     5.341
[947].in[0] (.names)                                             0.339     5.680
[947].out[0] (.names)                                            0.235     5.915
n_n3217.in[3] (.names)                                           0.480     6.395
n_n3217.out[0] (.names)                                          0.235     6.630
n_n3724.D[0] (.latch)                                            0.000     6.630
data arrival time                                                          6.630

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3724.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.630
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.654


#Path 4
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4227.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3852.in[2] (.names)                                           0.100     3.523
n_n3852.out[0] (.names)                                          0.235     3.758
[2264].in[3] (.names)                                            0.630     4.388
[2264].out[0] (.names)                                           0.235     4.623
n_n3832.in[1] (.names)                                           0.483     5.106
n_n3832.out[0] (.names)                                          0.235     5.341
[947].in[0] (.names)                                             0.339     5.680
[947].out[0] (.names)                                            0.235     5.915
n_n3026.in[1] (.names)                                           0.480     6.395
n_n3026.out[0] (.names)                                          0.235     6.630
n_n4227.D[0] (.latch)                                            0.000     6.630
data arrival time                                                          6.630

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4227.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.630
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.654


#Path 5
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3766.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3852.in[2] (.names)                                           0.100     3.523
n_n3852.out[0] (.names)                                          0.235     3.758
[2264].in[3] (.names)                                            0.630     4.388
[2264].out[0] (.names)                                           0.235     4.623
n_n3832.in[1] (.names)                                           0.483     5.106
n_n3832.out[0] (.names)                                          0.235     5.341
[947].in[0] (.names)                                             0.339     5.680
[947].out[0] (.names)                                            0.235     5.915
[1280].in[1] (.names)                                            0.100     6.015
[1280].out[0] (.names)                                           0.235     6.250
n_n3184.in[1] (.names)                                           0.100     6.350
n_n3184.out[0] (.names)                                          0.235     6.585
n_n3766.D[0] (.latch)                                            0.000     6.585
data arrival time                                                          6.585

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3766.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.585
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.609


#Path 6
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3483.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3852.in[2] (.names)                                           0.100     3.523
n_n3852.out[0] (.names)                                          0.235     3.758
[2264].in[3] (.names)                                            0.630     4.388
[2264].out[0] (.names)                                           0.235     4.623
n_n3832.in[1] (.names)                                           0.483     5.106
n_n3832.out[0] (.names)                                          0.235     5.341
[982].in[0] (.names)                                             0.339     5.680
[982].out[0] (.names)                                            0.235     5.915
[1538].in[1] (.names)                                            0.100     6.015
[1538].out[0] (.names)                                           0.235     6.250
n_n3466.in[3] (.names)                                           0.100     6.350
n_n3466.out[0] (.names)                                          0.235     6.585
n_n3483.D[0] (.latch)                                            0.000     6.585
data arrival time                                                          6.585

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3483.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.585
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.609


#Path 7
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4275.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3852.in[2] (.names)                                           0.100     3.523
n_n3852.out[0] (.names)                                          0.235     3.758
[2264].in[3] (.names)                                            0.630     4.388
[2264].out[0] (.names)                                           0.235     4.623
n_n3832.in[1] (.names)                                           0.483     5.106
n_n3832.out[0] (.names)                                          0.235     5.341
[947].in[0] (.names)                                             0.339     5.680
[947].out[0] (.names)                                            0.235     5.915
[1042].in[0] (.names)                                            0.100     6.015
[1042].out[0] (.names)                                           0.235     6.250
n_n3009.in[1] (.names)                                           0.100     6.350
n_n3009.out[0] (.names)                                          0.235     6.585
n_n4275.D[0] (.latch)                                            0.000     6.585
data arrival time                                                          6.585

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4275.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.585
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.609


#Path 8
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3726.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3852.in[2] (.names)                                           0.100     3.523
n_n3852.out[0] (.names)                                          0.235     3.758
[2264].in[3] (.names)                                            0.630     4.388
[2264].out[0] (.names)                                           0.235     4.623
n_n3832.in[1] (.names)                                           0.483     5.106
n_n3832.out[0] (.names)                                          0.235     5.341
[2240].in[2] (.names)                                            0.628     5.969
[2240].out[0] (.names)                                           0.235     6.204
n_n3725.in[0] (.names)                                           0.100     6.304
n_n3725.out[0] (.names)                                          0.235     6.539
n_n3726.D[0] (.latch)                                            0.000     6.539
data arrival time                                                          6.539

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3726.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.539
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.562


#Path 9
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3995.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3852.in[2] (.names)                                           0.100     3.523
n_n3852.out[0] (.names)                                          0.235     3.758
[2264].in[3] (.names)                                            0.630     4.388
[2264].out[0] (.names)                                           0.235     4.623
n_n3832.in[1] (.names)                                           0.483     5.106
n_n3832.out[0] (.names)                                          0.235     5.341
[1771].in[2] (.names)                                            0.628     5.969
[1771].out[0] (.names)                                           0.235     6.204
n_n3235.in[0] (.names)                                           0.100     6.304
n_n3235.out[0] (.names)                                          0.235     6.539
n_n3995.D[0] (.latch)                                            0.000     6.539
data arrival time                                                          6.539

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3995.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.539
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.562


#Path 10
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3574.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3852.in[2] (.names)                                           0.100     3.523
n_n3852.out[0] (.names)                                          0.235     3.758
[2264].in[3] (.names)                                            0.630     4.388
[2264].out[0] (.names)                                           0.235     4.623
n_n3832.in[1] (.names)                                           0.483     5.106
n_n3832.out[0] (.names)                                          0.235     5.341
[2261].in[2] (.names)                                            0.490     5.831
[2261].out[0] (.names)                                           0.235     6.066
n_n3444.in[0] (.names)                                           0.100     6.166
n_n3444.out[0] (.names)                                          0.235     6.401
n_n3574.D[0] (.latch)                                            0.000     6.401
data arrival time                                                          6.401

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3574.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.401
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.425


#Path 11
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3959.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3852.in[2] (.names)                                           0.100     3.523
n_n3852.out[0] (.names)                                          0.235     3.758
[2264].in[3] (.names)                                            0.630     4.388
[2264].out[0] (.names)                                           0.235     4.623
n_n3832.in[1] (.names)                                           0.483     5.106
n_n3832.out[0] (.names)                                          0.235     5.341
[1069].in[0] (.names)                                            0.483     5.825
[1069].out[0] (.names)                                           0.235     6.060
n_n3592.in[1] (.names)                                           0.100     6.160
n_n3592.out[0] (.names)                                          0.235     6.395
n_n3959.D[0] (.latch)                                            0.000     6.395
data arrival time                                                          6.395

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3959.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.395
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.418


#Path 12
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3831.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.506     0.672
n_n4155.out[0] (.names)                                          0.235     0.907
n_n4116.in[2] (.names)                                           0.100     1.007
n_n4116.out[0] (.names)                                          0.235     1.242
n_n3595.in[1] (.names)                                           0.489     1.731
n_n3595.out[0] (.names)                                          0.235     1.966
n_n4039.in[3] (.names)                                           0.100     2.066
n_n4039.out[0] (.names)                                          0.235     2.301
n_n3622.in[2] (.names)                                           0.486     2.787
n_n3622.out[0] (.names)                                          0.235     3.022
n_n4078.in[3] (.names)                                           0.100     3.122
n_n4078.out[0] (.names)                                          0.235     3.357
n_n3888.in[3] (.names)                                           0.488     3.845
n_n3888.out[0] (.names)                                          0.235     4.080
[6289].in[2] (.names)                                            0.341     4.421
[6289].out[0] (.names)                                           0.235     4.656
[6290].in[2] (.names)                                            0.487     5.143
[6290].out[0] (.names)                                           0.235     5.378
[1063].in[3] (.names)                                            0.100     5.478
[1063].out[0] (.names)                                           0.235     5.713
[6376].in[2] (.names)                                            0.100     5.813
[6376].out[0] (.names)                                           0.235     6.048
n_n128.in[1] (.names)                                            0.100     6.148
n_n128.out[0] (.names)                                           0.235     6.383
n_n3831.D[0] (.latch)                                            0.000     6.383
data arrival time                                                          6.383

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3831.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.383
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.406


#Path 13
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3852.in[2] (.names)                                           0.100     3.523
n_n3852.out[0] (.names)                                          0.235     3.758
[2264].in[3] (.names)                                            0.630     4.388
[2264].out[0] (.names)                                           0.235     4.623
n_n3832.in[1] (.names)                                           0.483     5.106
n_n3832.out[0] (.names)                                          0.235     5.341
[1752].in[2] (.names)                                            0.431     5.772
[1752].out[0] (.names)                                           0.235     6.007
n_n3987.in[0] (.names)                                           0.100     6.107
n_n3987.out[0] (.names)                                          0.235     6.342
n_n3988.D[0] (.latch)                                            0.000     6.342
data arrival time                                                          6.342

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3988.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.342
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.366


#Path 14
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3818.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3852.in[2] (.names)                                           0.100     3.523
n_n3852.out[0] (.names)                                          0.235     3.758
[2264].in[3] (.names)                                            0.630     4.388
[2264].out[0] (.names)                                           0.235     4.623
n_n3832.in[1] (.names)                                           0.483     5.106
n_n3832.out[0] (.names)                                          0.235     5.341
[1391].in[2] (.names)                                            0.431     5.772
[1391].out[0] (.names)                                           0.235     6.007
n_n3817.in[0] (.names)                                           0.100     6.107
n_n3817.out[0] (.names)                                          0.235     6.342
n_n3818.D[0] (.latch)                                            0.000     6.342
data arrival time                                                          6.342

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3818.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.342
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.366


#Path 15
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4080.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3852.in[2] (.names)                                           0.100     3.523
n_n3852.out[0] (.names)                                          0.235     3.758
[2264].in[3] (.names)                                            0.630     4.388
[2264].out[0] (.names)                                           0.235     4.623
n_n3832.in[1] (.names)                                           0.483     5.106
n_n3832.out[0] (.names)                                          0.235     5.341
[1165].in[2] (.names)                                            0.431     5.772
[1165].out[0] (.names)                                           0.235     6.007
n_n3292.in[0] (.names)                                           0.100     6.107
n_n3292.out[0] (.names)                                          0.235     6.342
n_n4080.D[0] (.latch)                                            0.000     6.342
data arrival time                                                          6.342

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4080.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.342
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.366


#Path 16
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3707.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.506     0.672
n_n4155.out[0] (.names)                                          0.235     0.907
n_n4116.in[2] (.names)                                           0.100     1.007
n_n4116.out[0] (.names)                                          0.235     1.242
n_n3595.in[1] (.names)                                           0.489     1.731
n_n3595.out[0] (.names)                                          0.235     1.966
n_n4039.in[3] (.names)                                           0.100     2.066
n_n4039.out[0] (.names)                                          0.235     2.301
n_n4038.in[2] (.names)                                           0.486     2.787
n_n4038.out[0] (.names)                                          0.235     3.022
[899].in[1] (.names)                                             0.477     3.499
[899].out[0] (.names)                                            0.235     3.734
n_n3786.in[2] (.names)                                           0.489     4.223
n_n3786.out[0] (.names)                                          0.235     4.458
[1137].in[2] (.names)                                            0.100     4.558
[1137].out[0] (.names)                                           0.235     4.793
n_n135.in[3] (.names)                                            0.630     5.423
n_n135.out[0] (.names)                                           0.235     5.658
[1971].in[2] (.names)                                            0.100     5.758
[1971].out[0] (.names)                                           0.235     5.993
n_n124.in[2] (.names)                                            0.100     6.093
n_n124.out[0] (.names)                                           0.235     6.328
n_n3707.D[0] (.latch)                                            0.000     6.328
data arrival time                                                          6.328

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3707.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.328
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.351


#Path 17
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4040.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3852.in[2] (.names)                                           0.100     3.523
n_n3852.out[0] (.names)                                          0.235     3.758
[2264].in[3] (.names)                                            0.630     4.388
[2264].out[0] (.names)                                           0.235     4.623
n_n3832.in[1] (.names)                                           0.483     5.106
n_n3832.out[0] (.names)                                          0.235     5.341
[1926].in[1] (.names)                                            0.340     5.681
[1926].out[0] (.names)                                           0.235     5.916
n_n3913.in[1] (.names)                                           0.100     6.016
n_n3913.out[0] (.names)                                          0.235     6.251
n_n4040.D[0] (.latch)                                            0.000     6.251
data arrival time                                                          6.251

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4040.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.251
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.275


#Path 18
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4334.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3852.in[2] (.names)                                           0.100     3.523
n_n3852.out[0] (.names)                                          0.235     3.758
[2264].in[3] (.names)                                            0.630     4.388
[2264].out[0] (.names)                                           0.235     4.623
n_n3832.in[1] (.names)                                           0.483     5.106
n_n3832.out[0] (.names)                                          0.235     5.341
[982].in[0] (.names)                                             0.339     5.680
[982].out[0] (.names)                                            0.235     5.915
n_n3907.in[2] (.names)                                           0.100     6.015
n_n3907.out[0] (.names)                                          0.235     6.250
n_n4334.D[0] (.latch)                                            0.000     6.250
data arrival time                                                          6.250

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4334.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.250
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.274


#Path 19
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4012.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3852.in[2] (.names)                                           0.100     3.523
n_n3852.out[0] (.names)                                          0.235     3.758
[2264].in[3] (.names)                                            0.630     4.388
[2264].out[0] (.names)                                           0.235     4.623
n_n3832.in[1] (.names)                                           0.483     5.106
n_n3832.out[0] (.names)                                          0.235     5.341
[982].in[0] (.names)                                             0.339     5.680
[982].out[0] (.names)                                            0.235     5.915
n_n4011.in[1] (.names)                                           0.100     6.015
n_n4011.out[0] (.names)                                          0.235     6.250
n_n4012.D[0] (.latch)                                            0.000     6.250
data arrival time                                                          6.250

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4012.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.250
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.274


#Path 20
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3814.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3852.in[2] (.names)                                           0.100     3.523
n_n3852.out[0] (.names)                                          0.235     3.758
[2264].in[3] (.names)                                            0.630     4.388
[2264].out[0] (.names)                                           0.235     4.623
n_n3832.in[1] (.names)                                           0.483     5.106
n_n3832.out[0] (.names)                                          0.235     5.341
[946].in[1] (.names)                                             0.335     5.676
[946].out[0] (.names)                                            0.235     5.911
n_n3813.in[2] (.names)                                           0.100     6.011
n_n3813.out[0] (.names)                                          0.235     6.246
n_n3814.D[0] (.latch)                                            0.000     6.246
data arrival time                                                          6.246

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3814.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.246
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.269


#Path 21
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3198.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.506     0.672
n_n4155.out[0] (.names)                                          0.235     0.907
n_n4116.in[2] (.names)                                           0.100     1.007
n_n4116.out[0] (.names)                                          0.235     1.242
n_n3595.in[1] (.names)                                           0.489     1.731
n_n3595.out[0] (.names)                                          0.235     1.966
n_n4039.in[3] (.names)                                           0.100     2.066
n_n4039.out[0] (.names)                                          0.235     2.301
n_n3622.in[2] (.names)                                           0.486     2.787
n_n3622.out[0] (.names)                                          0.235     3.022
n_n4078.in[3] (.names)                                           0.100     3.122
n_n4078.out[0] (.names)                                          0.235     3.357
n_n3888.in[3] (.names)                                           0.488     3.845
n_n3888.out[0] (.names)                                          0.235     4.080
[6289].in[2] (.names)                                            0.341     4.421
[6289].out[0] (.names)                                           0.235     4.656
[6290].in[2] (.names)                                            0.487     5.143
[6290].out[0] (.names)                                           0.235     5.378
n_n3377.in[3] (.names)                                           0.481     5.859
n_n3377.out[0] (.names)                                          0.235     6.094
n_n3198.D[0] (.latch)                                            0.000     6.094
data arrival time                                                          6.094

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3198.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.094
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.117


#Path 22
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3851.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3852.in[2] (.names)                                           0.100     3.523
n_n3852.out[0] (.names)                                          0.235     3.758
[2264].in[3] (.names)                                            0.630     4.388
[2264].out[0] (.names)                                           0.235     4.623
[936].in[1] (.names)                                             0.625     5.247
[936].out[0] (.names)                                            0.235     5.482
n_n3070.in[3] (.names)                                           0.100     5.582
n_n3070.out[0] (.names)                                          0.235     5.817
n_n3851.D[0] (.latch)                                            0.000     5.817
data arrival time                                                          5.817

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3851.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.817
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.841


#Path 23
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3898.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.481     1.173
n_n4367.out[0] (.names)                                          0.235     1.408
n_n3974.in[1] (.names)                                           0.631     2.039
n_n3974.out[0] (.names)                                          0.235     2.274
[941].in[0] (.names)                                             0.100     2.374
[941].out[0] (.names)                                            0.235     2.609
[2049].in[3] (.names)                                            0.629     3.238
[2049].out[0] (.names)                                           0.235     3.473
n_n4345.in[2] (.names)                                           0.100     3.573
n_n4345.out[0] (.names)                                          0.235     3.808
n_n4158.in[0] (.names)                                           0.488     4.296
n_n4158.out[0] (.names)                                          0.235     4.531
n_n3459.in[1] (.names)                                           0.997     5.528
n_n3459.out[0] (.names)                                          0.235     5.763
n_n3898.D[0] (.latch)                                            0.000     5.763
data arrival time                                                          5.763

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3898.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.763
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.786


#Path 24
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_17.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3563.in[2] (.names)                                           0.100     3.523
n_n3563.out[0] (.names)                                          0.235     3.758
n_n3788.in[2] (.names)                                           0.100     3.858
n_n3788.out[0] (.names)                                          0.235     4.093
nak3_17.in[1] (.names)                                           0.640     4.733
nak3_17.out[0] (.names)                                          0.235     4.968
n_n127.in[2] (.names)                                            0.479     5.447
n_n127.out[0] (.names)                                           0.235     5.682
nsr3_17.D[0] (.latch)                                            0.000     5.682
data arrival time                                                          5.682

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_17.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.682
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.705


#Path 25
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3833.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3563.in[2] (.names)                                           0.100     3.523
n_n3563.out[0] (.names)                                          0.235     3.758
n_n3788.in[2] (.names)                                           0.100     3.858
n_n3788.out[0] (.names)                                          0.235     4.093
[1022].in[1] (.names)                                            0.640     4.733
[1022].out[0] (.names)                                           0.235     4.968
n_n129.in[3] (.names)                                            0.338     5.306
n_n129.out[0] (.names)                                           0.235     5.541
n_n3833.D[0] (.latch)                                            0.000     5.541
data arrival time                                                          5.541

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3833.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.541
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.564


#Path 26
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4026.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3852.in[2] (.names)                                           0.100     3.523
n_n3852.out[0] (.names)                                          0.235     3.758
[1015].in[3] (.names)                                            0.487     4.244
[1015].out[0] (.names)                                           0.235     4.479
[1208].in[0] (.names)                                            0.341     4.821
[1208].out[0] (.names)                                           0.235     5.056
n_n3140.in[3] (.names)                                           0.100     5.156
n_n3140.out[0] (.names)                                          0.235     5.391
n_n4026.D[0] (.latch)                                            0.000     5.391
data arrival time                                                          5.391

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4026.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.391
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.414


#Path 27
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3841.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.481     1.173
n_n4367.out[0] (.names)                                          0.235     1.408
n_n3974.in[1] (.names)                                           0.631     2.039
n_n3974.out[0] (.names)                                          0.235     2.274
[941].in[0] (.names)                                             0.100     2.374
[941].out[0] (.names)                                            0.235     2.609
[2049].in[3] (.names)                                            0.629     3.238
[2049].out[0] (.names)                                           0.235     3.473
n_n4345.in[2] (.names)                                           0.100     3.573
n_n4345.out[0] (.names)                                          0.235     3.808
[1898].in[0] (.names)                                            0.341     4.149
[1898].out[0] (.names)                                           0.235     4.384
[914].in[2] (.names)                                             0.100     4.484
[914].out[0] (.names)                                            0.235     4.719
[1213].in[3] (.names)                                            0.100     4.819
[1213].out[0] (.names)                                           0.235     5.054
n_n3526.in[1] (.names)                                           0.100     5.154
n_n3526.out[0] (.names)                                          0.235     5.389
n_n3841.D[0] (.latch)                                            0.000     5.389
data arrival time                                                          5.389

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3841.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.389
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.413


#Path 28
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4233.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.481     1.173
n_n4367.out[0] (.names)                                          0.235     1.408
n_n3974.in[1] (.names)                                           0.631     2.039
n_n3974.out[0] (.names)                                          0.235     2.274
[941].in[0] (.names)                                             0.100     2.374
[941].out[0] (.names)                                            0.235     2.609
[2049].in[3] (.names)                                            0.629     3.238
[2049].out[0] (.names)                                           0.235     3.473
n_n4345.in[2] (.names)                                           0.100     3.573
n_n4345.out[0] (.names)                                          0.235     3.808
[1898].in[0] (.names)                                            0.341     4.149
[1898].out[0] (.names)                                           0.235     4.384
[914].in[2] (.names)                                             0.100     4.484
[914].out[0] (.names)                                            0.235     4.719
[1708].in[3] (.names)                                            0.100     4.819
[1708].out[0] (.names)                                           0.235     5.054
n_n3271.in[1] (.names)                                           0.100     5.154
n_n3271.out[0] (.names)                                          0.235     5.389
n_n4233.D[0] (.latch)                                            0.000     5.389
data arrival time                                                          5.389

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4233.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.389
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.413


#Path 29
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3242.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.481     1.173
n_n4367.out[0] (.names)                                          0.235     1.408
n_n3974.in[1] (.names)                                           0.631     2.039
n_n3974.out[0] (.names)                                          0.235     2.274
[941].in[0] (.names)                                             0.100     2.374
[941].out[0] (.names)                                            0.235     2.609
[2049].in[3] (.names)                                            0.629     3.238
[2049].out[0] (.names)                                           0.235     3.473
n_n4345.in[2] (.names)                                           0.100     3.573
n_n4345.out[0] (.names)                                          0.235     3.808
[1898].in[0] (.names)                                            0.341     4.149
[1898].out[0] (.names)                                           0.235     4.384
[914].in[2] (.names)                                             0.100     4.484
[914].out[0] (.names)                                            0.235     4.719
[1885].in[3] (.names)                                            0.100     4.819
[1885].out[0] (.names)                                           0.235     5.054
n_n3241.in[1] (.names)                                           0.100     5.154
n_n3241.out[0] (.names)                                          0.235     5.389
n_n3242.D[0] (.latch)                                            0.000     5.389
data arrival time                                                          5.389

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3242.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.389
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.413


#Path 30
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4142.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3563.in[2] (.names)                                           0.100     3.523
n_n3563.out[0] (.names)                                          0.235     3.758
[6252].in[3] (.names)                                            0.638     4.395
[6252].out[0] (.names)                                           0.235     4.630
n_n4140.in[3] (.names)                                           0.490     5.120
n_n4140.out[0] (.names)                                          0.235     5.355
n_n4142.D[0] (.latch)                                            0.000     5.355
data arrival time                                                          5.355

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4142.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.355
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.379


#Path 31
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3376.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3852.in[2] (.names)                                           0.100     3.523
n_n3852.out[0] (.names)                                          0.235     3.758
n_n3830.in[2] (.names)                                           0.630     4.388
n_n3830.out[0] (.names)                                          0.235     4.623
n_n3375.in[1] (.names)                                           0.490     5.113
n_n3375.out[0] (.names)                                          0.235     5.348
n_n3376.D[0] (.latch)                                            0.000     5.348
data arrival time                                                          5.348

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3376.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.348
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.371


#Path 32
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4279.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3852.in[2] (.names)                                           0.100     3.523
n_n3852.out[0] (.names)                                          0.235     3.758
n_n3830.in[2] (.names)                                           0.630     4.388
n_n3830.out[0] (.names)                                          0.235     4.623
n_n4276.in[1] (.names)                                           0.488     5.111
n_n4276.out[0] (.names)                                          0.235     5.346
n_n4279.D[0] (.latch)                                            0.000     5.346
data arrival time                                                          5.346

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4279.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.346
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.369


#Path 33
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3583.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3852.in[2] (.names)                                           0.100     3.523
n_n3852.out[0] (.names)                                          0.235     3.758
n_n3830.in[2] (.names)                                           0.630     4.388
n_n3830.out[0] (.names)                                          0.235     4.623
n_n3582.in[1] (.names)                                           0.488     5.111
n_n3582.out[0] (.names)                                          0.235     5.346
n_n3583.D[0] (.latch)                                            0.000     5.346
data arrival time                                                          5.346

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3583.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.346
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.369


#Path 34
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3207.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3852.in[2] (.names)                                           0.100     3.523
n_n3852.out[0] (.names)                                          0.235     3.758
n_n3830.in[2] (.names)                                           0.630     4.388
n_n3830.out[0] (.names)                                          0.235     4.623
n_n3206.in[1] (.names)                                           0.488     5.111
n_n3206.out[0] (.names)                                          0.235     5.346
n_n3207.D[0] (.latch)                                            0.000     5.346
data arrival time                                                          5.346

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3207.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.346
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.369


#Path 35
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3823.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3852.in[2] (.names)                                           0.100     3.523
n_n3852.out[0] (.names)                                          0.235     3.758
n_n3830.in[2] (.names)                                           0.630     4.388
n_n3830.out[0] (.names)                                          0.235     4.623
n_n3821.in[1] (.names)                                           0.488     5.111
n_n3821.out[0] (.names)                                          0.235     5.346
n_n3823.D[0] (.latch)                                            0.000     5.346
data arrival time                                                          5.346

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3823.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.346
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.369


#Path 36
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3966.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3852.in[2] (.names)                                           0.100     3.523
n_n3852.out[0] (.names)                                          0.235     3.758
n_n3830.in[2] (.names)                                           0.630     4.388
n_n3830.out[0] (.names)                                          0.235     4.623
n_n3964.in[1] (.names)                                           0.488     5.111
n_n3964.out[0] (.names)                                          0.235     5.346
n_n3966.D[0] (.latch)                                            0.000     5.346
data arrival time                                                          5.346

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3966.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.346
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.369


#Path 37
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3514.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3852.in[2] (.names)                                           0.100     3.523
n_n3852.out[0] (.names)                                          0.235     3.758
n_n3830.in[2] (.names)                                           0.630     4.388
n_n3830.out[0] (.names)                                          0.235     4.623
n_n3512.in[1] (.names)                                           0.488     5.111
n_n3512.out[0] (.names)                                          0.235     5.346
n_n3514.D[0] (.latch)                                            0.000     5.346
data arrival time                                                          5.346

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3514.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.346
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.369


#Path 38
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4067.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          0.042     0.042
n_n4160.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[0] (.names)                                             0.476     0.642
[935].out[0] (.names)                                            0.235     0.877
n_n4223.in[3] (.names)                                           0.100     0.977
n_n4223.out[0] (.names)                                          0.235     1.212
[1076].in[1] (.names)                                            0.488     1.700
[1076].out[0] (.names)                                           0.235     1.935
n_n3745.in[1] (.names)                                           0.341     2.276
n_n3745.out[0] (.names)                                          0.235     2.511
n_n3240.in[1] (.names)                                           0.341     2.853
n_n3240.out[0] (.names)                                          0.235     3.088
[905].in[2] (.names)                                             0.100     3.188
[905].out[0] (.names)                                            0.235     3.423
n_n3563.in[2] (.names)                                           0.100     3.523
n_n3563.out[0] (.names)                                          0.235     3.758
n_n3788.in[2] (.names)                                           0.100     3.858
n_n3788.out[0] (.names)                                          0.235     4.093
nak3_17.in[1] (.names)                                           0.640     4.733
nak3_17.out[0] (.names)                                          0.235     4.968
n_n3866.in[1] (.names)                                           0.100     5.068
n_n3866.out[0] (.names)                                          0.235     5.303
n_n4067.D[0] (.latch)                                            0.000     5.303
data arrival time                                                          5.303

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4067.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.303
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.326


#Path 39
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.481     1.173
n_n4367.out[0] (.names)                                          0.235     1.408
n_n3974.in[1] (.names)                                           0.631     2.039
n_n3974.out[0] (.names)                                          0.235     2.274
[941].in[0] (.names)                                             0.100     2.374
[941].out[0] (.names)                                            0.235     2.609
[2049].in[3] (.names)                                            0.629     3.238
[2049].out[0] (.names)                                           0.235     3.473
n_n4345.in[2] (.names)                                           0.100     3.573
n_n4345.out[0] (.names)                                          0.235     3.808
[1898].in[0] (.names)                                            0.341     4.149
[1898].out[0] (.names)                                           0.235     4.384
[1648].in[2] (.names)                                            0.312     4.696
[1648].out[0] (.names)                                           0.235     4.931
n_n3972.in[1] (.names)                                           0.100     5.031
n_n3972.out[0] (.names)                                          0.235     5.266
n_n4145.D[0] (.latch)                                            0.000     5.266
data arrival time                                                          5.266

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4145.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.266
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.290


#Path 40
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4122.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.481     1.173
n_n4367.out[0] (.names)                                          0.235     1.408
n_n3974.in[1] (.names)                                           0.631     2.039
n_n3974.out[0] (.names)                                          0.235     2.274
[941].in[0] (.names)                                             0.100     2.374
[941].out[0] (.names)                                            0.235     2.609
[2049].in[3] (.names)                                            0.629     3.238
[2049].out[0] (.names)                                           0.235     3.473
n_n4345.in[2] (.names)                                           0.100     3.573
n_n4345.out[0] (.names)                                          0.235     3.808
[1898].in[0] (.names)                                            0.341     4.149
[1898].out[0] (.names)                                           0.235     4.384
[1613].in[2] (.names)                                            0.312     4.696
[1613].out[0] (.names)                                           0.235     4.931
n_n4121.in[1] (.names)                                           0.100     5.031
n_n4121.out[0] (.names)                                          0.235     5.266
n_n4122.D[0] (.latch)                                            0.000     5.266
data arrival time                                                          5.266

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4122.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.266
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.290


#Path 41
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4095.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.481     1.173
n_n4367.out[0] (.names)                                          0.235     1.408
n_n3974.in[1] (.names)                                           0.631     2.039
n_n3974.out[0] (.names)                                          0.235     2.274
[941].in[0] (.names)                                             0.100     2.374
[941].out[0] (.names)                                            0.235     2.609
[2049].in[3] (.names)                                            0.629     3.238
[2049].out[0] (.names)                                           0.235     3.473
n_n4345.in[2] (.names)                                           0.100     3.573
n_n4345.out[0] (.names)                                          0.235     3.808
[1898].in[0] (.names)                                            0.341     4.149
[1898].out[0] (.names)                                           0.235     4.384
[1260].in[2] (.names)                                            0.312     4.696
[1260].out[0] (.names)                                           0.235     4.931
n_n4094.in[1] (.names)                                           0.100     5.031
n_n4094.out[0] (.names)                                          0.235     5.266
n_n4095.D[0] (.latch)                                            0.000     5.266
data arrival time                                                          5.266

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4095.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.266
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.290


#Path 42
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.481     1.173
n_n4367.out[0] (.names)                                          0.235     1.408
n_n3974.in[1] (.names)                                           0.631     2.039
n_n3974.out[0] (.names)                                          0.235     2.274
[941].in[0] (.names)                                             0.100     2.374
[941].out[0] (.names)                                            0.235     2.609
[2049].in[3] (.names)                                            0.629     3.238
[2049].out[0] (.names)                                           0.235     3.473
n_n4345.in[2] (.names)                                           0.100     3.573
n_n4345.out[0] (.names)                                          0.235     3.808
n_n4158.in[0] (.names)                                           0.488     4.296
n_n4158.out[0] (.names)                                          0.235     4.531
n_n4156.in[1] (.names)                                           0.100     4.631
n_n4156.out[0] (.names)                                          0.235     4.866
n_n4157.D[0] (.latch)                                            0.000     4.866
data arrival time                                                          4.866

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4157.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.866
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.890


#Path 43
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4288.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.481     1.173
n_n4367.out[0] (.names)                                          0.235     1.408
n_n3974.in[1] (.names)                                           0.631     2.039
n_n3974.out[0] (.names)                                          0.235     2.274
[941].in[0] (.names)                                             0.100     2.374
[941].out[0] (.names)                                            0.235     2.609
[2049].in[3] (.names)                                            0.629     3.238
[2049].out[0] (.names)                                           0.235     3.473
n_n4345.in[2] (.names)                                           0.100     3.573
n_n4345.out[0] (.names)                                          0.235     3.808
n_n4158.in[0] (.names)                                           0.488     4.296
n_n4158.out[0] (.names)                                          0.235     4.531
n_n3302.in[1] (.names)                                           0.100     4.631
n_n3302.out[0] (.names)                                          0.235     4.866
n_n4288.D[0] (.latch)                                            0.000     4.866
data arrival time                                                          4.866

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4288.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.866
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.890


#Path 44
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4247.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n4245.in[1] (.names)                                           1.468     4.510
n_n4245.out[0] (.names)                                          0.235     4.745
n_n4247.D[0] (.latch)                                            0.000     4.745
data arrival time                                                          4.745

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4247.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.745
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.769


#Path 45
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3858.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[6284].in[1] (.names)                                            2.807     2.807
[6284].out[0] (.names)                                           0.235     3.042
[994].in[3] (.names)                                             0.100     3.142
[994].out[0] (.names)                                            0.235     3.377
n_n3181.in[1] (.names)                                           1.062     4.439
n_n3181.out[0] (.names)                                          0.235     4.674
n_n3858.D[0] (.latch)                                            0.000     4.674
data arrival time                                                          4.674

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3858.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.674
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.698


#Path 46
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4229.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.481     1.173
n_n4367.out[0] (.names)                                          0.235     1.408
n_n3974.in[1] (.names)                                           0.631     2.039
n_n3974.out[0] (.names)                                          0.235     2.274
[941].in[0] (.names)                                             0.100     2.374
[941].out[0] (.names)                                            0.235     2.609
[2049].in[3] (.names)                                            0.629     3.238
[2049].out[0] (.names)                                           0.235     3.473
[1552].in[2] (.names)                                            0.338     3.811
[1552].out[0] (.names)                                           0.235     4.046
n_n4228.in[1] (.names)                                           0.339     4.385
n_n4228.out[0] (.names)                                          0.235     4.620
n_n4229.D[0] (.latch)                                            0.000     4.620
data arrival time                                                          4.620

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4229.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.620
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.644


#Path 47
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3408.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3406.in[1] (.names)                                           1.282     4.323
n_n3406.out[0] (.names)                                          0.235     4.558
n_n3408.D[0] (.latch)                                            0.000     4.558
data arrival time                                                          4.558

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3408.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.558
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.582


#Path 48
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3777.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3775.in[1] (.names)                                           1.282     4.323
n_n3775.out[0] (.names)                                          0.235     4.558
n_n3777.D[0] (.latch)                                            0.000     4.558
data arrival time                                                          4.558

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3777.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.558
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.582


#Path 49
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3436.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3435.in[1] (.names)                                           1.282     4.323
n_n3435.out[0] (.names)                                          0.235     4.558
n_n3436.D[0] (.latch)                                            0.000     4.558
data arrival time                                                          4.558

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3436.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.558
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.582


#Path 50
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3136.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3134.in[1] (.names)                                           1.198     4.239
n_n3134.out[0] (.names)                                          0.235     4.474
n_n3136.D[0] (.latch)                                            0.000     4.474
data arrival time                                                          4.474

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3136.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.474
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.498


#Path 51
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3126.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3125.in[1] (.names)                                           1.198     4.239
n_n3125.out[0] (.names)                                          0.235     4.474
n_n3126.D[0] (.latch)                                            0.000     4.474
data arrival time                                                          4.474

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3126.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.474
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.498


#Path 52
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3079.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3077.in[1] (.names)                                           1.198     4.239
n_n3077.out[0] (.names)                                          0.235     4.474
n_n3079.D[0] (.latch)                                            0.000     4.474
data arrival time                                                          4.474

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3079.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.474
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.498


#Path 53
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3670.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3668.in[1] (.names)                                           1.198     4.239
n_n3668.out[0] (.names)                                          0.235     4.474
n_n3670.D[0] (.latch)                                            0.000     4.474
data arrival time                                                          4.474

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3670.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.474
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.498


#Path 54
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3091.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3090.in[1] (.names)                                           1.156     4.198
n_n3090.out[0] (.names)                                          0.235     4.433
n_n3091.D[0] (.latch)                                            0.000     4.433
data arrival time                                                          4.433

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3091.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.433
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.456


#Path 55
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3155.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3154.in[1] (.names)                                           1.156     4.198
n_n3154.out[0] (.names)                                          0.235     4.433
n_n3155.D[0] (.latch)                                            0.000     4.433
data arrival time                                                          4.433

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3155.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.433
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.456


#Path 56
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3057.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3056.in[1] (.names)                                           1.156     4.198
n_n3056.out[0] (.names)                                          0.235     4.433
n_n3057.D[0] (.latch)                                            0.000     4.433
data arrival time                                                          4.433

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3057.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.433
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.456


#Path 57
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3213.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3212.in[1] (.names)                                           1.133     4.175
n_n3212.out[0] (.names)                                          0.235     4.410
n_n3213.D[0] (.latch)                                            0.000     4.410
data arrival time                                                          4.410

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3213.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.434


#Path 58
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3342.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3340.in[1] (.names)                                           1.133     4.175
n_n3340.out[0] (.names)                                          0.235     4.410
n_n3342.D[0] (.latch)                                            0.000     4.410
data arrival time                                                          4.410

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3342.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.434


#Path 59
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3118.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3117.in[2] (.names)                                           1.121     4.163
n_n3117.out[0] (.names)                                          0.235     4.398
n_n3118.D[0] (.latch)                                            0.000     4.398
data arrival time                                                          4.398

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3118.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.421


#Path 60
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3385.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3383.in[1] (.names)                                           1.121     4.163
n_n3383.out[0] (.names)                                          0.235     4.398
n_n3385.D[0] (.latch)                                            0.000     4.398
data arrival time                                                          4.398

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3385.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.421


#Path 61
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3020.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3019.in[1] (.names)                                           1.121     4.163
n_n3019.out[0] (.names)                                          0.235     4.398
n_n3020.D[0] (.latch)                                            0.000     4.398
data arrival time                                                          4.398

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3020.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.421


#Path 62
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3208.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[6284].in[1] (.names)                                            2.807     2.807
[6284].out[0] (.names)                                           0.235     3.042
[994].in[3] (.names)                                             0.100     3.142
[994].out[0] (.names)                                            0.235     3.377
n_n3045.in[1] (.names)                                           0.778     4.155
n_n3045.out[0] (.names)                                          0.235     4.390
n_n3208.D[0] (.latch)                                            0.000     4.390
data arrival time                                                          4.390

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3208.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.390
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.414


#Path 63
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3458.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.481     1.173
n_n4367.out[0] (.names)                                          0.235     1.408
n_n3974.in[1] (.names)                                           0.631     2.039
n_n3974.out[0] (.names)                                          0.235     2.274
[941].in[0] (.names)                                             0.100     2.374
[941].out[0] (.names)                                            0.235     2.609
[2049].in[3] (.names)                                            0.629     3.238
[2049].out[0] (.names)                                           0.235     3.473
n_n4345.in[2] (.names)                                           0.100     3.573
n_n4345.out[0] (.names)                                          0.235     3.808
n_n3147.in[1] (.names)                                           0.343     4.152
n_n3147.out[0] (.names)                                          0.235     4.387
n_n3458.D[0] (.latch)                                            0.000     4.387
data arrival time                                                          4.387

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3458.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.410


#Path 64
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3919.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[6284].in[1] (.names)                                            2.807     2.807
[6284].out[0] (.names)                                           0.235     3.042
[994].in[3] (.names)                                             0.100     3.142
[994].out[0] (.names)                                            0.235     3.377
n_n3508.in[1] (.names)                                           0.774     4.151
n_n3508.out[0] (.names)                                          0.235     4.386
n_n3919.D[0] (.latch)                                            0.000     4.386
data arrival time                                                          4.386

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3919.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.386
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.410


#Path 65
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3916.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.481     1.173
n_n4367.out[0] (.names)                                          0.235     1.408
n_n3974.in[1] (.names)                                           0.631     2.039
n_n3974.out[0] (.names)                                          0.235     2.274
[941].in[0] (.names)                                             0.100     2.374
[941].out[0] (.names)                                            0.235     2.609
[2049].in[3] (.names)                                            0.629     3.238
[2049].out[0] (.names)                                           0.235     3.473
n_n4345.in[2] (.names)                                           0.100     3.573
n_n4345.out[0] (.names)                                          0.235     3.808
n_n3226.in[1] (.names)                                           0.341     4.149
n_n3226.out[0] (.names)                                          0.235     4.384
n_n3916.D[0] (.latch)                                            0.000     4.384
data arrival time                                                          4.384

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3916.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.408


#Path 66
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3085.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.481     1.173
n_n4367.out[0] (.names)                                          0.235     1.408
n_n3974.in[1] (.names)                                           0.631     2.039
n_n3974.out[0] (.names)                                          0.235     2.274
[941].in[0] (.names)                                             0.100     2.374
[941].out[0] (.names)                                            0.235     2.609
[2049].in[3] (.names)                                            0.629     3.238
[2049].out[0] (.names)                                           0.235     3.473
[1487].in[2] (.names)                                            0.340     3.813
[1487].out[0] (.names)                                           0.235     4.048
n_n3058.in[1] (.names)                                           0.100     4.148
n_n3058.out[0] (.names)                                          0.235     4.383
n_n3085.D[0] (.latch)                                            0.000     4.383
data arrival time                                                          4.383

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3085.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.383
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.407


#Path 67
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4351.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.481     1.173
n_n4367.out[0] (.names)                                          0.235     1.408
n_n3974.in[1] (.names)                                           0.631     2.039
n_n3974.out[0] (.names)                                          0.235     2.274
[941].in[0] (.names)                                             0.100     2.374
[941].out[0] (.names)                                            0.235     2.609
[2049].in[3] (.names)                                            0.629     3.238
[2049].out[0] (.names)                                           0.235     3.473
[1509].in[2] (.names)                                            0.338     3.811
[1509].out[0] (.names)                                           0.235     4.046
n_n3308.in[1] (.names)                                           0.100     4.146
n_n3308.out[0] (.names)                                          0.235     4.381
n_n4351.D[0] (.latch)                                            0.000     4.381
data arrival time                                                          4.381

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4351.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.381
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.405


#Path 68
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4316.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.481     1.173
n_n4367.out[0] (.names)                                          0.235     1.408
n_n3974.in[1] (.names)                                           0.631     2.039
n_n3974.out[0] (.names)                                          0.235     2.274
[941].in[0] (.names)                                             0.100     2.374
[941].out[0] (.names)                                            0.235     2.609
n_n4015.in[2] (.names)                                           0.894     3.503
n_n4015.out[0] (.names)                                          0.235     3.738
n_n3518.in[0] (.names)                                           0.343     4.081
n_n3518.out[0] (.names)                                          0.235     4.316
n_n4316.D[0] (.latch)                                            0.000     4.316
data arrival time                                                          4.316

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4316.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.316
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.340


#Path 69
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3270.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3269.in[1] (.names)                                           1.031     4.073
n_n3269.out[0] (.names)                                          0.235     4.308
n_n3270.D[0] (.latch)                                            0.000     4.308
data arrival time                                                          4.308

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3270.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.308
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.332


#Path 70
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4209.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n4207.in[1] (.names)                                           1.031     4.073
n_n4207.out[0] (.names)                                          0.235     4.308
n_n4209.D[0] (.latch)                                            0.000     4.308
data arrival time                                                          4.308

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4209.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.308
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.332


#Path 71
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3549.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3547.in[1] (.names)                                           1.010     4.052
n_n3547.out[0] (.names)                                          0.235     4.287
n_n3549.D[0] (.latch)                                            0.000     4.287
data arrival time                                                          4.287

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3549.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.287
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.310


#Path 72
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4320.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n4317.in[1] (.names)                                           1.009     4.051
n_n4317.out[0] (.names)                                          0.235     4.286
n_n4320.D[0] (.latch)                                            0.000     4.286
data arrival time                                                          4.286

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4320.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.286
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.309


#Path 73
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3713.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3711.in[2] (.names)                                           1.009     4.051
n_n3711.out[0] (.names)                                          0.235     4.286
n_n3713.D[0] (.latch)                                            0.000     4.286
data arrival time                                                          4.286

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3713.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.286
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.309


#Path 74
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3896.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3895.in[2] (.names)                                           1.009     4.051
n_n3895.out[0] (.names)                                          0.235     4.286
n_n3896.D[0] (.latch)                                            0.000     4.286
data arrival time                                                          4.286

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3896.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.286
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.309


#Path 75
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3061.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3060.in[1] (.names)                                           1.000     4.042
n_n3060.out[0] (.names)                                          0.235     4.277
n_n3061.D[0] (.latch)                                            0.000     4.277
data arrival time                                                          4.277

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3061.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.277
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.301


#Path 76
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3463.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3462.in[1] (.names)                                           0.996     4.038
n_n3462.out[0] (.names)                                          0.235     4.273
n_n3463.D[0] (.latch)                                            0.000     4.273
data arrival time                                                          4.273

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3463.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.273
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.296


#Path 77
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4286.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n4283.in[0] (.names)                                           0.996     4.038
n_n4283.out[0] (.names)                                          0.235     4.273
n_n4286.D[0] (.latch)                                            0.000     4.273
data arrival time                                                          4.273

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4286.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.273
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.296


#Path 78
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4372.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n4370.in[1] (.names)                                           0.996     4.038
n_n4370.out[0] (.names)                                          0.235     4.273
n_n4372.D[0] (.latch)                                            0.000     4.273
data arrival time                                                          4.273

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4372.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.273
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.296


#Path 79
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3223.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3222.in[1] (.names)                                           0.996     4.038
n_n3222.out[0] (.names)                                          0.235     4.273
n_n3223.D[0] (.latch)                                            0.000     4.273
data arrival time                                                          4.273

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3223.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.273
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.296


#Path 80
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3722.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3721.in[1] (.names)                                           0.996     4.038
n_n3721.out[0] (.names)                                          0.235     4.273
n_n3722.D[0] (.latch)                                            0.000     4.273
data arrival time                                                          4.273

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3722.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.273
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.296


#Path 81
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3886.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[6284].in[1] (.names)                                            2.807     2.807
[6284].out[0] (.names)                                           0.235     3.042
[994].in[3] (.names)                                             0.100     3.142
[994].out[0] (.names)                                            0.235     3.377
n_n3837.in[1] (.names)                                           0.633     4.010
n_n3837.out[0] (.names)                                          0.235     4.245
n_n3886.D[0] (.latch)                                            0.000     4.245
data arrival time                                                          4.245

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3886.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.245
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.268


#Path 82
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3934.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[916].in[0] (.names)                                             2.156     2.156
[916].out[0] (.names)                                            0.235     2.391
[1363].in[1] (.names)                                            0.454     2.845
[1363].out[0] (.names)                                           0.235     3.080
[1362].in[3] (.names)                                            0.100     3.180
[1362].out[0] (.names)                                           0.235     3.415
n_n3552.in[3] (.names)                                           0.549     3.963
n_n3552.out[0] (.names)                                          0.235     4.198
n_n3934.D[0] (.latch)                                            0.000     4.198
data arrival time                                                          4.198

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3934.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.198
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.222


#Path 83
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4074.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
n_n3810.in[0] (.names)                                           2.843     2.843
n_n3810.out[0] (.names)                                          0.235     3.078
n_n4073.in[0] (.names)                                           0.873     3.951
n_n4073.out[0] (.names)                                          0.235     4.186
n_n4074.D[0] (.latch)                                            0.000     4.186
data arrival time                                                          4.186

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4074.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.186
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.209


#Path 84
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : ngfdn_3.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
n_n3810.in[0] (.names)                                           2.843     2.843
n_n3810.out[0] (.names)                                          0.235     3.078
ngfdn_3.D[0] (.latch)                                            1.101     4.179
data arrival time                                                          4.179

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ngfdn_3.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.179
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.203


#Path 85
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4324.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3900.in[2] (.names)                                           0.887     1.053
n_n3900.out[0] (.names)                                          0.235     1.288
n_n3899.in[2] (.names)                                           0.100     1.388
n_n3899.out[0] (.names)                                          0.235     1.623
n_n3870.in[2] (.names)                                           0.100     1.723
n_n3870.out[0] (.names)                                          0.235     1.958
n_n3869.in[2] (.names)                                           0.620     2.578
n_n3869.out[0] (.names)                                          0.235     2.813
n_n3205.in[2] (.names)                                           0.100     2.913
n_n3205.out[0] (.names)                                          0.235     3.148
[1062].in[3] (.names)                                            0.100     3.248
[1062].out[0] (.names)                                           0.235     3.483
n_n3585.in[3] (.names)                                           0.459     3.943
n_n3585.out[0] (.names)                                          0.235     4.178
n_n4324.D[0] (.latch)                                            0.000     4.178
data arrival time                                                          4.178

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4324.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.178
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.201


#Path 86
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4303.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n4300.in[1] (.names)                                           0.826     3.868
n_n4300.out[0] (.names)                                          0.235     4.103
n_n4303.D[0] (.latch)                                            0.000     4.103
data arrival time                                                          4.103

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4303.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.103
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.127


#Path 87
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3971.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3969.in[1] (.names)                                           0.826     3.868
n_n3969.out[0] (.names)                                          0.235     4.103
n_n3971.D[0] (.latch)                                            0.000     4.103
data arrival time                                                          4.103

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3971.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.103
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.127


#Path 88
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3069.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3068.in[1] (.names)                                           0.826     3.868
n_n3068.out[0] (.names)                                          0.235     4.103
n_n3069.D[0] (.latch)                                            0.000     4.103
data arrival time                                                          4.103

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3069.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.103
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.127


#Path 89
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3497.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3496.in[1] (.names)                                           0.826     3.868
n_n3496.out[0] (.names)                                          0.235     4.103
n_n3497.D[0] (.latch)                                            0.000     4.103
data arrival time                                                          4.103

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3497.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.103
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.127


#Path 90
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3657.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.481     1.173
n_n4367.out[0] (.names)                                          0.235     1.408
n_n3974.in[1] (.names)                                           0.631     2.039
n_n3974.out[0] (.names)                                          0.235     2.274
[941].in[0] (.names)                                             0.100     2.374
[941].out[0] (.names)                                            0.235     2.609
n_n4015.in[2] (.names)                                           0.894     3.503
n_n4015.out[0] (.names)                                          0.235     3.738
n_n3017.in[1] (.names)                                           0.100     3.838
n_n3017.out[0] (.names)                                          0.235     4.073
n_n3657.D[0] (.latch)                                            0.000     4.073
data arrival time                                                          4.073

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3657.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.073
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.096


#Path 91
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3495.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.481     1.173
n_n4367.out[0] (.names)                                          0.235     1.408
n_n3974.in[1] (.names)                                           0.631     2.039
n_n3974.out[0] (.names)                                          0.235     2.274
[941].in[0] (.names)                                             0.100     2.374
[941].out[0] (.names)                                            0.235     2.609
n_n4015.in[2] (.names)                                           0.894     3.503
n_n4015.out[0] (.names)                                          0.235     3.738
n_n3148.in[0] (.names)                                           0.100     3.838
n_n3148.out[0] (.names)                                          0.235     4.073
n_n3495.D[0] (.latch)                                            0.000     4.073
data arrival time                                                          4.073

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3495.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.073
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.096


#Path 92
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3331.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3329.in[1] (.names)                                           0.789     3.831
n_n3329.out[0] (.names)                                          0.235     4.066
n_n3331.D[0] (.latch)                                            0.000     4.066
data arrival time                                                          4.066

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3331.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.066
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.089


#Path 93
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3627.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3625.in[1] (.names)                                           0.789     3.831
n_n3625.out[0] (.names)                                          0.235     4.066
n_n3627.D[0] (.latch)                                            0.000     4.066
data arrival time                                                          4.066

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3627.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.066
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.089


#Path 94
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3111.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3110.in[1] (.names)                                           0.780     3.822
n_n3110.out[0] (.names)                                          0.235     4.057
n_n3111.D[0] (.latch)                                            0.000     4.057
data arrival time                                                          4.057

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3111.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.057
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.080


#Path 95
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3952.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3950.in[1] (.names)                                           0.776     3.817
n_n3950.out[0] (.names)                                          0.235     4.052
n_n3952.D[0] (.latch)                                            0.000     4.052
data arrival time                                                          4.052

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3952.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.052
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.076


#Path 96
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4065.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n4063.in[1] (.names)                                           0.776     3.817
n_n4063.out[0] (.names)                                          0.235     4.052
n_n4065.D[0] (.latch)                                            0.000     4.052
data arrival time                                                          4.052

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4065.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.052
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.076


#Path 97
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3138.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3137.in[1] (.names)                                           0.776     3.817
n_n3137.out[0] (.names)                                          0.235     4.052
n_n3138.D[0] (.latch)                                            0.000     4.052
data arrival time                                                          4.052

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3138.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.052
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.076


#Path 98
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3739.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3737.in[1] (.names)                                           0.776     3.817
n_n3737.out[0] (.names)                                          0.235     4.052
n_n3739.D[0] (.latch)                                            0.000     4.052
data arrival time                                                          4.052

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3739.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.052
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.076


#Path 99
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3128.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             2.807     2.807
[894].out[0] (.names)                                            0.235     3.042
n_n3127.in[1] (.names)                                           0.776     3.817
n_n3127.out[0] (.names)                                          0.235     4.052
n_n3128.D[0] (.latch)                                            0.000     4.052
data arrival time                                                          4.052

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3128.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.052
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.076


#Path 100
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3946.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[992].in[0] (.names)                                             2.929     2.929
[992].out[0] (.names)                                            0.235     3.164
n_n3025.in[1] (.names)                                           0.634     3.799
n_n3025.out[0] (.names)                                          0.235     4.034
n_n3946.D[0] (.latch)                                            0.000     4.034
data arrival time                                                          4.034

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3946.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.034
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.057


#End of timing report
