library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;
entity Ten_bit_Adder  is
	port (A, B: in std_logic_vector(9 downto 0); Z: out std_logic_vector(9 downto 0));
end entity Ten_bit_Adder;
architecture Struct of Ten_bit_Adder is
	signal C1, C2, C3, C4, W1, Co: std_logic;
	component Four_bit_Adder  is
		port (A1, A2, A3, A4, B1, B2, B3, B4: in std_logic; S1, S2, S3, S4, Cout: out std_logic);
	end component Four_bit_Adder;
begin
	fba1:	FOUR_BIT_ADDER 	port map (A1 => A(0), A2 => A(1), A3  => A(2), A4 => A(3), B1   => B(0), B2 => B(1), B3 => B(2), B4 => B(3), S1 => Z(0), S2 => Z(1), S3 => Z(2), S4 => Z(3), Cout => C1);
	fa1: 	FULL_ADDER 		port map (A  => A(4), B  => B(4), Cin => C1,   S  => Z(4), Cout => C2);
	fba2: 	FOUR_BIT_ADDER 	port map (A1 => '1',  A2 => A(5), A3  => A(6), A4 => A(7), B1   => C2, B2 => B(5), B3 => B(6), B4 => B(7), S1 => W1, S2 => Z(5), S3 => Z(6), S4 => Z(7), Cout => C3);
	fa2: 	FULL_ADDER 		port map (A  => A(8), B  => B(8), Cin => C3,   S  => Z(8), Cout => C4);
	fa2:	FULL_ADDER 		port map (A  => A(9), B  => B(9), Cin => C4,   S  => Z(9), Cout => Co);
end Struct;
