#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-25-g99580cd0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2009.vpi";
S_0x5615bb53d040 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5615bb53d1d0 .scope module, "enable_gate" "enable_gate" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "enable_i";
    .port_info 2 /OUTPUT 1 "output_o";
L_0x7f1d7d66a018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5615bb5336d0_0 .net/2u *"_ivl_0", 0 0, L_0x7f1d7d66a018;  1 drivers
o0x7f1d7d6b3048 .functor BUFZ 1, c4<z>; HiZ drive
v0x5615bb56b0a0_0 .net "enable_i", 0 0, o0x7f1d7d6b3048;  0 drivers
o0x7f1d7d6b3078 .functor BUFZ 1, c4<z>; HiZ drive
v0x5615bb56b160_0 .net "input_i", 0 0, o0x7f1d7d6b3078;  0 drivers
v0x5615bb56b200_0 .net "output_o", 0 0, L_0x5615bb5701a0;  1 drivers
L_0x5615bb5701a0 .functor MUXZ 1, L_0x7f1d7d66a018, o0x7f1d7d6b3078, o0x7f1d7d6b3048, C4<>;
S_0x5615bb53d360 .scope module, "full_adder_tb" "full_adder_tb" 4 3;
 .timescale -9 -9;
v0x5615bb56e2c0_0 .var "a_i", 0 0;
v0x5615bb56e380_0 .var "b_i", 0 0;
v0x5615bb56e440_0 .var "carry_in_i", 0 0;
v0x5615bb56e4e0_0 .net "carry_out_o", 0 0, v0x5615bb56bbd0_0;  1 drivers
v0x5615bb56e580_0 .net "sum_o", 0 0, L_0x5615bb570290;  1 drivers
S_0x5615bb56b340 .scope module, "dut_full_adder" "full_adder" 4 10, 5 1 0, S_0x5615bb53d360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_in_i";
    .port_info 3 /OUTPUT 1 "carry_out_o";
    .port_info 4 /OUTPUT 1 "sum_o";
L_0x5615bb570290 .functor BUFZ 1, v0x5615bb56d970_0, C4<0>, C4<0>, C4<0>;
v0x5615bb56da50_0 .net "a_i", 0 0, v0x5615bb56e2c0_0;  1 drivers
v0x5615bb56db40_0 .net "b_i", 0 0, v0x5615bb56e380_0;  1 drivers
v0x5615bb56dc50_0 .net "carry_in_i", 0 0, v0x5615bb56e440_0;  1 drivers
v0x5615bb56dd40_0 .net "carry_out_o", 0 0, v0x5615bb56bbd0_0;  alias, 1 drivers
v0x5615bb56dde0_0 .net "first_and_o", 0 0, v0x5615bb56c320_0;  1 drivers
v0x5615bb56df20_0 .net "first_xor_o", 0 0, v0x5615bb56ca70_0;  1 drivers
v0x5615bb56dfc0_0 .net "second_and_o", 0 0, v0x5615bb56d1c0_0;  1 drivers
v0x5615bb56e0b0_0 .net "second_xor_o", 0 0, v0x5615bb56d970_0;  1 drivers
v0x5615bb56e150_0 .net "sum_o", 0 0, L_0x5615bb570290;  alias, 1 drivers
S_0x5615bb56b5d0 .scope module, "carry_out_or" "or_gate" 5 29, 6 1 0, S_0x5615bb56b340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5615bb56ba30_0 .net "a_i", 0 0, v0x5615bb56c320_0;  alias, 1 drivers
v0x5615bb56bb10_0 .net "b_i", 0 0, v0x5615bb56d1c0_0;  alias, 1 drivers
v0x5615bb56bbd0_0 .var "result_o", 0 0;
E_0x5615bb53c3e0 .event anyedge, v0x5615bb56ba30_0, v0x5615bb56bb10_0;
S_0x5615bb56b830 .scope begin, "or_logic" "or_logic" 6 9, 6 9 0, S_0x5615bb56b5d0;
 .timescale 0 0;
S_0x5615bb56bcf0 .scope module, "first_and" "and_gate" 5 22, 7 1 0, S_0x5615bb56b340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5615bb56c180_0 .net "a_i", 0 0, v0x5615bb56e440_0;  alias, 1 drivers
v0x5615bb56c260_0 .net "b_i", 0 0, v0x5615bb56ca70_0;  alias, 1 drivers
v0x5615bb56c320_0 .var "result_o", 0 0;
E_0x5615bb53c000 .event anyedge, v0x5615bb56c180_0, v0x5615bb56c260_0;
S_0x5615bb56bf80 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x5615bb56bcf0;
 .timescale 0 0;
S_0x5615bb56c430 .scope module, "first_xor" "xor_gate" 5 12, 8 1 0, S_0x5615bb56b340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5615bb56c8d0_0 .net "a_i", 0 0, v0x5615bb56e2c0_0;  alias, 1 drivers
v0x5615bb56c9b0_0 .net "b_i", 0 0, v0x5615bb56e380_0;  alias, 1 drivers
v0x5615bb56ca70_0 .var "result_o", 0 0;
E_0x5615bb53c1d0 .event anyedge, v0x5615bb56c8d0_0, v0x5615bb56c9b0_0;
S_0x5615bb56c6d0 .scope begin, "xor_logic" "xor_logic" 8 9, 8 9 0, S_0x5615bb56c430;
 .timescale 0 0;
S_0x5615bb56cbb0 .scope module, "second_and" "and_gate" 5 25, 7 1 0, S_0x5615bb56b340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5615bb56d000_0 .net "a_i", 0 0, v0x5615bb56e2c0_0;  alias, 1 drivers
v0x5615bb56d0f0_0 .net "b_i", 0 0, v0x5615bb56e380_0;  alias, 1 drivers
v0x5615bb56d1c0_0 .var "result_o", 0 0;
S_0x5615bb56ce00 .scope begin, "and_logic" "and_logic" 7 9, 7 9 0, S_0x5615bb56cbb0;
 .timescale 0 0;
S_0x5615bb56d2c0 .scope module, "second_xor" "xor_gate" 5 15, 8 1 0, S_0x5615bb56b340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "result_o";
v0x5615bb56d7a0_0 .net "a_i", 0 0, v0x5615bb56ca70_0;  alias, 1 drivers
v0x5615bb56d8b0_0 .net "b_i", 0 0, v0x5615bb56e440_0;  alias, 1 drivers
v0x5615bb56d970_0 .var "result_o", 0 0;
E_0x5615bb53c420 .event anyedge, v0x5615bb56c260_0, v0x5615bb56c180_0;
S_0x5615bb56d5a0 .scope begin, "xor_logic" "xor_logic" 8 9, 8 9 0, S_0x5615bb56d2c0;
 .timescale 0 0;
S_0x5615bb5004e0 .scope module, "inverter_gate" "inverter_gate" 9 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_i";
    .port_info 1 /INPUT 1 "invert_i";
    .port_info 2 /OUTPUT 1 "output_o";
o0x7f1d7d6b3708 .functor BUFZ 1, c4<z>; HiZ drive
L_0x5615bb5703a0 .functor NOT 1, o0x7f1d7d6b3708, C4<0>, C4<0>, C4<0>;
v0x5615bb56e670_0 .net *"_ivl_0", 0 0, L_0x5615bb5703a0;  1 drivers
v0x5615bb56e710_0 .net "input_i", 0 0, o0x7f1d7d6b3708;  0 drivers
o0x7f1d7d6b3738 .functor BUFZ 1, c4<z>; HiZ drive
v0x5615bb56e7d0_0 .net "invert_i", 0 0, o0x7f1d7d6b3738;  0 drivers
v0x5615bb56e870_0 .net "output_o", 0 0, L_0x5615bb570430;  1 drivers
L_0x5615bb570430 .functor MUXZ 1, o0x7f1d7d6b3708, L_0x5615bb5703a0, o0x7f1d7d6b3738, C4<>;
S_0x5615bb500670 .scope module, "multiplexer" "multiplexer" 10 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "and_r_i";
    .port_info 1 /INPUT 1 "or_r_i";
    .port_info 2 /INPUT 1 "xor_r_i";
    .port_info 3 /INPUT 1 "adder_r_i";
    .port_info 4 /INPUT 2 "f_i";
    .port_info 5 /OUTPUT 1 "result_o";
P_0x5615bb534ba0 .param/l "ADDER_OUTPUT" 0 10 5, C4<11>;
P_0x5615bb534be0 .param/l "AND_OUTPUT" 0 10 2, C4<00>;
P_0x5615bb534c20 .param/l "OR_OUTPUT" 0 10 3, C4<01>;
P_0x5615bb534c60 .param/l "XOR_OUTPUT" 0 10 4, C4<10>;
o0x7f1d7d6b3828 .functor BUFZ 1, c4<z>; HiZ drive
v0x5615bb56ebe0_0 .net "adder_r_i", 0 0, o0x7f1d7d6b3828;  0 drivers
o0x7f1d7d6b3858 .functor BUFZ 1, c4<z>; HiZ drive
v0x5615bb56ecc0_0 .net "and_r_i", 0 0, o0x7f1d7d6b3858;  0 drivers
o0x7f1d7d6b3888 .functor BUFZ 2, c4<zz>; HiZ drive
v0x5615bb56ed80_0 .net "f_i", 1 0, o0x7f1d7d6b3888;  0 drivers
o0x7f1d7d6b38b8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5615bb56ee40_0 .net "or_r_i", 0 0, o0x7f1d7d6b38b8;  0 drivers
v0x5615bb56ef00_0 .var "result_o", 0 0;
o0x7f1d7d6b3918 .functor BUFZ 1, c4<z>; HiZ drive
v0x5615bb56f010_0 .net "xor_r_i", 0 0, o0x7f1d7d6b3918;  0 drivers
E_0x5615bb524910/0 .event anyedge, v0x5615bb56ed80_0, v0x5615bb56ecc0_0, v0x5615bb56ee40_0, v0x5615bb56f010_0;
E_0x5615bb524910/1 .event anyedge, v0x5615bb56ebe0_0;
E_0x5615bb524910 .event/or E_0x5615bb524910/0, E_0x5615bb524910/1;
S_0x5615bb56e9e0 .scope begin, "multiplexer" "multiplexer" 10 17, 10 17 0, S_0x5615bb500670;
 .timescale 0 0;
S_0x5615bb54a310 .scope module, "n_bit_alu" "n_bit_alu" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 4 "f_i";
    .port_info 3 /OUTPUT 1 "result_o";
    .port_info 4 /OUTPUT 1 "carry_bit_o";
o0x7f1d7d6b3a68 .functor BUFZ 1, c4<z>; HiZ drive
v0x5615bb56f1d0_0 .net "a_i", 0 0, o0x7f1d7d6b3a68;  0 drivers
o0x7f1d7d6b3a98 .functor BUFZ 1, c4<z>; HiZ drive
v0x5615bb56f2b0_0 .net "b_i", 0 0, o0x7f1d7d6b3a98;  0 drivers
o0x7f1d7d6b3ac8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5615bb56f370_0 .net "carry_bit_o", 0 0, o0x7f1d7d6b3ac8;  0 drivers
o0x7f1d7d6b3af8 .functor BUFZ 4, c4<zzzz>; HiZ drive
v0x5615bb56f410_0 .net "f_i", 3 0, o0x7f1d7d6b3af8;  0 drivers
o0x7f1d7d6b3b28 .functor BUFZ 1, c4<z>; HiZ drive
v0x5615bb56f4f0_0 .net "result_o", 0 0, o0x7f1d7d6b3b28;  0 drivers
S_0x5615bb54a550 .scope module, "tt_um_example" "tt_um_example" 12 8;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
L_0x7f1d7d66a0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5615bb56f6a0_0 .net/2u *"_ivl_6", 0 0, L_0x7f1d7d66a0f0;  1 drivers
v0x5615bb56f7a0_0 .net *"_ivl_8", 3 0, L_0x5615bb5707d0;  1 drivers
v0x5615bb56f880_0 .net "_unused", 0 0, L_0x5615bb570980;  1 drivers
o0x7f1d7d6b3cd8 .functor BUFZ 1, c4<z>; HiZ drive
v0x5615bb56f920_0 .net "clk", 0 0, o0x7f1d7d6b3cd8;  0 drivers
o0x7f1d7d6b3d08 .functor BUFZ 1, c4<z>; HiZ drive
v0x5615bb56f9e0_0 .net "ena", 0 0, o0x7f1d7d6b3d08;  0 drivers
o0x7f1d7d6b3d38 .functor BUFZ 1, c4<z>; HiZ drive
v0x5615bb56faf0_0 .net "rst_n", 0 0, o0x7f1d7d6b3d38;  0 drivers
o0x7f1d7d6b3d68 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
v0x5615bb56fbb0_0 .net "ui_in", 7 0, o0x7f1d7d6b3d68;  0 drivers
o0x7f1d7d6b3d98 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
v0x5615bb56fc90_0 .net "uio_in", 7 0, o0x7f1d7d6b3d98;  0 drivers
L_0x7f1d7d66a0a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5615bb56fd70_0 .net "uio_oe", 7 0, L_0x7f1d7d66a0a8;  1 drivers
L_0x7f1d7d66a060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5615bb56fee0_0 .net "uio_out", 7 0, L_0x7f1d7d66a060;  1 drivers
v0x5615bb56ffc0_0 .net "uo_out", 7 0, L_0x5615bb5705d0;  1 drivers
L_0x5615bb5705d0 .arith/sum 8, o0x7f1d7d6b3d68, o0x7f1d7d6b3d98;
L_0x5615bb5707d0 .concat [ 1 1 1 1], L_0x7f1d7d66a0f0, o0x7f1d7d6b3d38, o0x7f1d7d6b3cd8, o0x7f1d7d6b3d08;
L_0x5615bb570980 .reduce/and L_0x5615bb5707d0;
    .scope S_0x5615bb56c430;
T_0 ;
    %wait E_0x5615bb53c1d0;
    %fork t_1, S_0x5615bb56c6d0;
    %jmp t_0;
    .scope S_0x5615bb56c6d0;
t_1 ;
    %load/vec4 v0x5615bb56c8d0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_0.3, 4;
    %load/vec4 v0x5615bb56c9b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.3;
    %flag_set/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0x5615bb56c8d0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_0.4, 4;
    %load/vec4 v0x5615bb56c9b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.2;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615bb56ca70_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615bb56ca70_0, 0, 1;
T_0.1 ;
    %end;
    .scope S_0x5615bb56c430;
t_0 %join;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5615bb56d2c0;
T_1 ;
    %wait E_0x5615bb53c420;
    %fork t_3, S_0x5615bb56d5a0;
    %jmp t_2;
    .scope S_0x5615bb56d5a0;
t_3 ;
    %load/vec4 v0x5615bb56d7a0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.3, 4;
    %load/vec4 v0x5615bb56d8b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.3;
    %flag_set/vec4 8;
    %jmp/1 T_1.2, 8;
    %load/vec4 v0x5615bb56d7a0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.4, 4;
    %load/vec4 v0x5615bb56d8b0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.2;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615bb56d970_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615bb56d970_0, 0, 1;
T_1.1 ;
    %end;
    .scope S_0x5615bb56d2c0;
t_2 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5615bb56bcf0;
T_2 ;
    %wait E_0x5615bb53c000;
    %fork t_5, S_0x5615bb56bf80;
    %jmp t_4;
    .scope S_0x5615bb56bf80;
t_5 ;
    %load/vec4 v0x5615bb56c180_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_2.2, 4;
    %load/vec4 v0x5615bb56c260_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615bb56c320_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615bb56c320_0, 0, 1;
T_2.1 ;
    %end;
    .scope S_0x5615bb56bcf0;
t_4 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5615bb56cbb0;
T_3 ;
    %wait E_0x5615bb53c1d0;
    %fork t_7, S_0x5615bb56ce00;
    %jmp t_6;
    .scope S_0x5615bb56ce00;
t_7 ;
    %load/vec4 v0x5615bb56d000_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_3.2, 4;
    %load/vec4 v0x5615bb56d0f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615bb56d1c0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615bb56d1c0_0, 0, 1;
T_3.1 ;
    %end;
    .scope S_0x5615bb56cbb0;
t_6 %join;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5615bb56b5d0;
T_4 ;
    %wait E_0x5615bb53c3e0;
    %fork t_9, S_0x5615bb56b830;
    %jmp t_8;
    .scope S_0x5615bb56b830;
t_9 ;
    %load/vec4 v0x5615bb56ba30_0;
    %cmpi/e 1, 0, 1;
    %jmp/1 T_4.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5615bb56bb10_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
T_4.2;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615bb56bbd0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615bb56bbd0_0, 0, 1;
T_4.1 ;
    %end;
    .scope S_0x5615bb56b5d0;
t_8 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5615bb53d360;
T_5 ;
    %vpi_call/w 4 19 "$dumpfile", "tb/full_adder_tb.vcd" {0 0 0};
    %vpi_call/w 4 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5615bb53d360 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615bb56e2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615bb56e380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615bb56e440_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615bb56e2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615bb56e380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615bb56e440_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615bb56e2c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615bb56e380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615bb56e440_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615bb56e2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615bb56e380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615bb56e440_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615bb56e2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615bb56e380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615bb56e440_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615bb56e2c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615bb56e380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615bb56e440_0, 0, 1;
    %delay 10, 0;
    %end;
    .thread T_5;
    .scope S_0x5615bb500670;
T_6 ;
    %wait E_0x5615bb524910;
    %fork t_11, S_0x5615bb56e9e0;
    %jmp t_10;
    .scope S_0x5615bb56e9e0;
t_11 ;
    %load/vec4 v0x5615bb56ed80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x5615bb56ecc0_0;
    %store/vec4 v0x5615bb56ef00_0, 0, 1;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x5615bb56ee40_0;
    %store/vec4 v0x5615bb56ef00_0, 0, 1;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x5615bb56f010_0;
    %store/vec4 v0x5615bb56ef00_0, 0, 1;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x5615bb56ebe0_0;
    %store/vec4 v0x5615bb56ef00_0, 0, 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5615bb500670;
t_10 %join;
    %jmp T_6;
    .thread T_6, $push;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/modules/gates/enable_gate.v";
    "tb/full_adder_tb.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/modules/full_adder.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/modules/gates/or_gate.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/modules/gates/and_gate.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/modules/gates/xor_gate.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/modules/gates/inverter_gate.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/modules/multiplexer.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/modules/n_bit_alu.v";
    "/foss/designs/kv_entwurf_integr_schaltung/TinyTapeout2025/test/../src/project.v";
