
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003332                       # Number of seconds simulated
sim_ticks                                  3331512663                       # Number of ticks simulated
final_tick                               574834435782                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 335747                       # Simulator instruction rate (inst/s)
host_op_rate                                   432154                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 260473                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917468                       # Number of bytes of host memory used
host_seconds                                 12790.22                       # Real time elapsed on the host
sim_insts                                  4294284304                       # Number of instructions simulated
sim_ops                                    5527341270                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       263040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       363520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       167168                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       215680                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1016448                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       292992                       # Number of bytes written to this memory
system.physmem.bytes_written::total            292992                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2055                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2840                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1306                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1685                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7941                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2289                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2289                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       576315                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     78955125                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       499473                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    109115599                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       537894                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     50177807                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       499473                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     64739361                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               305101047                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       576315                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       499473                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       537894                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       499473                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2113154                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          87945636                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               87945636                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          87945636                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       576315                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     78955125                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       499473                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    109115599                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       537894                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     50177807                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       499473                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     64739361                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              393046683                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7989240                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2874808                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2510963                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185532                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1419365                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1374348                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207536                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5931                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3384064                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15985752                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2874808                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581884                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3291699                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         910024                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        414088                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1668688                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74416                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7813322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.357495                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.170975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4521623     57.87%     57.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164131      2.10%     59.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298215      3.82%     63.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280662      3.59%     67.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          457334      5.85%     73.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475991      6.09%     79.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114151      1.46%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           86593      1.11%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1414622     18.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7813322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359835                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.000910                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3494701                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       400275                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3182702                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12892                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        722742                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313782                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          722                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17887971                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        722742                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3644249                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         149992                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        44293                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3045044                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       206993                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17403761                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69410                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        86076                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23117694                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79233762                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79233762                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8204644                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2037                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           552104                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2670443                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       583190                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9875                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       279311                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16455808                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13842038                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18454                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5023766                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13799405                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7813322                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.771594                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.833526                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2737510     35.04%     35.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1428343     18.28%     53.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1306559     16.72%     70.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       771144      9.87%     79.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       795100     10.18%     90.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472826      6.05%     96.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       208067      2.66%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        55971      0.72%     99.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        37802      0.48%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7813322                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54505     66.41%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17876     21.78%     88.19% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9695     11.81%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10864813     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109658      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2375673     17.16%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       490894      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13842038                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.732585                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82076                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005929                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35597927                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21481628                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13382460                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13924114                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34572                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       785489                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       144249                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        722742                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          85340                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6388                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16457812                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19816                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2670443                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       583190                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3104                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           30                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97467                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110513                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207980                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13578793                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2281420                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       263244                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2761198                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2049667                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            479778                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.699635                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13398025                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13382460                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8219126                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20094509                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.675060                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409023                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5086107                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185822                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7090580                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.603787                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.304811                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3294600     46.46%     46.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1492580     21.05%     67.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       831636     11.73%     79.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283438      4.00%     83.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       274046      3.86%     87.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       117428      1.66%     88.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       301521      4.25%     93.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89486      1.26%     94.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       405845      5.72%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7090580                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       405845                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23142620                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33639114                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3578                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 175918                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.798924                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.798924                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.251684                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.251684                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62786425                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17554512                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18410233                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7989240                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2841654                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2310529                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       195395                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1158680                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1101336                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          298373                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8334                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2844602                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15746775                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2841654                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1399709                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3460185                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1045963                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        617090                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1393119                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        84011                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7768150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.505509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.305547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4307965     55.46%     55.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          304298      3.92%     59.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          243837      3.14%     62.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          595143      7.66%     70.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          160228      2.06%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          207301      2.67%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          151373      1.95%     76.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           83930      1.08%     77.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1714075     22.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7768150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.355685                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.970998                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2978189                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       600117                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3324609                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23291                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        841939                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       483664                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4396                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18821220                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10132                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        841939                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3197568                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         134092                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       141539                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3123190                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       329817                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18152412                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3914                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        135596                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102597                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1136                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25413361                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84721302                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84721302                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15517818                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9895496                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3777                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2146                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           905124                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1698593                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       862526                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13531                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       324192                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17152142                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3624                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13600527                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26902                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5961947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18205897                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          616                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7768150                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.750806                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.883794                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2725088     35.08%     35.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1650880     21.25%     56.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1111646     14.31%     70.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       804647     10.36%     81.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       685884      8.83%     89.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       359586      4.63%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       307359      3.96%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57686      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65374      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7768150                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          79883     70.74%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17002     15.06%     85.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16041     14.20%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11335524     83.35%     83.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       192976      1.42%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1503      0.01%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1348903      9.92%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       721621      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13600527                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.702356                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             112927                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008303                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35109032                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23117772                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13252323                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13713454                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50994                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       677289                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          229                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       223854                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        841939                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          54224                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7380                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17155767                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        37319                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1698593                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       862526                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2120                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6540                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       114814                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111736                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       226550                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13383524                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1266287                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       217002                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1969783                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1888764                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            703496                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.675194                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13261255                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13252323                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8635448                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24385955                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.658771                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354116                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9090665                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11164225                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5991584                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       195340                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6926211                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.611881                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.135097                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2724430     39.34%     39.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1905268     27.51%     66.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       772430     11.15%     78.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       434708      6.28%     84.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       357761      5.17%     89.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       145751      2.10%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       174949      2.53%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86832      1.25%     95.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       324082      4.68%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6926211                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9090665                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11164225                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1659970                       # Number of memory references committed
system.switch_cpus1.commit.loads              1021301                       # Number of loads committed
system.switch_cpus1.commit.membars               1504                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1604063                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10059392                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       227282                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       324082                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23757938                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35154171                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4585                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 221090                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9090665                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11164225                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9090665                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.878840                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.878840                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.137864                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.137864                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60196221                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18320712                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17364750                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3008                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 7989240                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2914370                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2377052                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       196348                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1222529                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1133360                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          313068                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8716                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2913799                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16009039                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2914370                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1446428                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3550073                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1040001                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        536917                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1437822                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        94909                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7842114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.529430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.292151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4292041     54.73%     54.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          234078      2.98%     57.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          434205      5.54%     63.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          437497      5.58%     68.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          270537      3.45%     72.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          217855      2.78%     75.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          135385      1.73%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          126760      1.62%     78.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1693756     21.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7842114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.364787                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.003825                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3039357                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       531661                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3409140                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        20950                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        841005                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       491989                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19194028                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1363                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        841005                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3261226                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          96012                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       134363                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3204100                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       305404                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18499594                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        126948                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        93639                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     25999076                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     86277188                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     86277188                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16002950                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         9996113                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3281                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1576                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           853898                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1709977                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       869232                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11009                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       270919                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17426843                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3152                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13861607                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27705                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5928822                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18115544                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      7842114                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.767586                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897375                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2726138     34.76%     34.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1698800     21.66%     56.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1105815     14.10%     70.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       732445      9.34%     79.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       776275      9.90%     89.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       370099      4.72%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       297564      3.79%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        66961      0.85%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        68017      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7842114                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          86232     72.41%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16366     13.74%     86.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16496     13.85%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11594211     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       186084      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1575      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1340994      9.67%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       738743      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13861607                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.735034                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             119094                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008592                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     35712126                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23358853                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13540377                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13980701                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        43856                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       666925                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          197                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       208505                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        841005                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          50600                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8442                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17430002                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        35398                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1709977                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       869232                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1576                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6651                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       122057                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       109326                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       231383                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13674730                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1278732                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       186876                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1999368                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1937881                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            720636                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.711643                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13544796                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13540377                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8623363                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         24745009                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.694827                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348489                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9319817                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11475050                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5955011                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       198453                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7001109                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.639033                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.145421                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2692556     38.46%     38.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1946478     27.80%     66.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       809236     11.56%     77.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       402624      5.75%     83.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       400967      5.73%     89.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       161446      2.31%     91.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       162109      2.32%     93.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        87068      1.24%     95.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       338625      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7001109                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9319817                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11475050                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1703776                       # Number of memory references committed
system.switch_cpus2.commit.loads              1043049                       # Number of loads committed
system.switch_cpus2.commit.membars               1576                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1656174                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10338175                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       236627                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       338625                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24092545                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           35701722                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3387                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 147126                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9319817                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11475050                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9319817                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.857231                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.857231                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.166546                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.166546                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        61424135                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18817060                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17637833                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3152                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 7989240                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2876345                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2340438                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       193389                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1221672                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1131150                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          294783                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8628                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3176650                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15705991                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2876345                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1425933                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3297977                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         990466                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        547319                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1552065                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        76872                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7815786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.475612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.296102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4517809     57.80%     57.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          177233      2.27%     60.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          230520      2.95%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          349667      4.47%     67.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          338658      4.33%     71.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          257667      3.30%     75.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          152269      1.95%     77.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          230709      2.95%     80.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1561254     19.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7815786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.360027                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.965893                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3282464                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       537173                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3177442                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25072                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        793633                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       486678                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          221                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      18783882                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1192                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        793633                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3457095                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          98616                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       183864                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3023861                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       258715                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18232677                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           81                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        111340                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        81699                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     25407463                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     84898316                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     84898316                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15760795                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9646639                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3847                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2166                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           736412                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1689139                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       893747                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17559                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       292944                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          16942265                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3659                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13629332                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25562                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5531735                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     16829596                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          579                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7815786                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.743821                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895822                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2752726     35.22%     35.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1705613     21.82%     57.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1101904     14.10%     71.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       751057      9.61%     80.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       703471      9.00%     89.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       373643      4.78%     94.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       276014      3.53%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        82307      1.05%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        69051      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7815786                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          66693     69.13%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13768     14.27%     83.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16015     16.60%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11342692     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       192541      1.41%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1539      0.01%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1344458      9.86%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       748102      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13629332                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.705961                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              96477                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007079                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35196487                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     22477738                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13243522                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13725809                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47025                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       649131                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          199                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227213                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           25                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        793633                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          58447                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9363                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     16945924                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       111536                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1689139                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       893747                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2119                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7065                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           82                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       117935                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       109080                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       227015                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13365577                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1265537                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       263753                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1996896                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1872429                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            731359                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.672947                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13247093                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13243522                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8505496                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         23883869                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.657670                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356119                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9230407                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11344720                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5601226                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3080                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       196338                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7022152                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.615562                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.148591                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2740929     39.03%     39.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2004090     28.54%     67.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       737102     10.50%     78.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       421504      6.00%     84.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       351761      5.01%     89.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       173803      2.48%     91.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       172133      2.45%     94.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        73583      1.05%     95.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       347247      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7022152                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9230407                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11344720                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1706542                       # Number of memory references committed
system.switch_cpus3.commit.loads              1040008                       # Number of loads committed
system.switch_cpus3.commit.membars               1540                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1627219                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10225622                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       231496                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       347247                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            23620851                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           34685996                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3445                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 173454                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9230407                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11344720                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9230407                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.865535                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.865535                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.155355                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.155355                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60141393                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18292704                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17349400                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3080                       # number of misc regfile writes
system.l2.replacements                           7943                       # number of replacements
system.l2.tagsinuse                       8191.994591                       # Cycle average of tags in use
system.l2.total_refs                           315719                       # Total number of references to valid blocks.
system.l2.sampled_refs                          16135                       # Sample count of references to valid blocks.
system.l2.avg_refs                          19.567338                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            57.748305                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.502161                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    923.520046                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.649765                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1153.667043                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.860074                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    599.530938                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.613439                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    770.857328                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1199.700585                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1278.721537                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            946.380825                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1225.242546                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007049                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001282                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.112734                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001178                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.140828                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000959                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.073185                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001051                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.094099                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.146448                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.156094                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.115525                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.149566                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         2990                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3825                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2385                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3129                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12329                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4039                       # number of Writeback hits
system.l2.Writeback_hits::total                  4039                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         2990                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3825                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2385                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3129                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12329                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         2990                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3825                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2385                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3129                       # number of overall hits
system.l2.overall_hits::total                   12329                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2055                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2840                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1306                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1685                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7941                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2055                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2840                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1306                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1685                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7941                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2055                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2840                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1306                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1685                       # number of overall misses
system.l2.overall_misses::total                  7941                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       771255                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    125532984                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       794144                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    170779485                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       661910                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     83235660                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       866714                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    102370920                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       485013072                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       771255                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    125532984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       794144                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    170779485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       661910                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     83235660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       866714                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    102370920                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        485013072                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       771255                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    125532984                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       794144                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    170779485                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       661910                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     83235660                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       866714                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    102370920                       # number of overall miss cycles
system.l2.overall_miss_latency::total       485013072                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5045                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6665                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3691                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4814                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               20270                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4039                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4039                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5045                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6665                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3691                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4814                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                20270                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5045                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6665                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3691                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4814                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               20270                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.407334                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.426107                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.353834                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.350021                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.391761                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.407334                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.426107                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.353834                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.350021                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.391761                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.407334                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.426107                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.353834                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.350021                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.391761                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        51417                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61086.610219                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        61088                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 60133.621479                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 47279.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 63733.277182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 66670.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 60754.255193                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61077.077446                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        51417                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61086.610219                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        61088                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 60133.621479                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 47279.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 63733.277182                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 66670.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 60754.255193                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61077.077446                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        51417                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61086.610219                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        61088                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 60133.621479                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 47279.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 63733.277182                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 66670.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 60754.255193                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61077.077446                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2289                       # number of writebacks
system.l2.writebacks::total                      2289                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2055                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2840                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1306                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1685                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7941                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2055                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1685                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7941                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2055                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1685                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7941                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       686332                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    113649435                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       720069                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    154468600                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       581616                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     75699009                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       790096                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     92594333                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    439189490                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       686332                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    113649435                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       720069                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    154468600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       581616                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     75699009                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       790096                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     92594333                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    439189490                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       686332                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    113649435                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       720069                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    154468600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       581616                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     75699009                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       790096                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     92594333                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    439189490                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.407334                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.426107                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.353834                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.350021                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.391761                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.407334                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.426107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.353834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.350021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.391761                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.407334                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.426107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.353834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.350021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.391761                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45755.466667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55303.861314                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 55389.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54390.352113                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        41544                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 57962.487749                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 60776.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54952.126409                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55306.572220                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 45755.466667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55303.861314                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 55389.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 54390.352113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        41544                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 57962.487749                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 60776.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 54952.126409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55306.572220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 45755.466667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55303.861314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 55389.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 54390.352113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        41544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 57962.487749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 60776.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 54952.126409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55306.572220                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.895790                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001700784                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848156.428044                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.895790                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023871                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868423                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1668670                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1668670                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1668670                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1668670                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1668670                       # number of overall hits
system.cpu0.icache.overall_hits::total        1668670                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       917357                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       917357                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       917357                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       917357                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       917357                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       917357                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1668688                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1668688                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1668688                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1668688                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1668688                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1668688                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 50964.277778                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50964.277778                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 50964.277778                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50964.277778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 50964.277778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50964.277778                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       788453                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       788453                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       788453                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       788453                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       788453                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       788453                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52563.533333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52563.533333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 52563.533333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52563.533333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 52563.533333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52563.533333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5045                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223935950                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5301                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42244.095454                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.045621                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.954379                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777522                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222478                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2067593                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2067593                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2504533                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2504533                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2504533                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2504533                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17300                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17300                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17300                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17300                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17300                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17300                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    873694200                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    873694200                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    873694200                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    873694200                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    873694200                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    873694200                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2084893                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2084893                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2521833                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2521833                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2521833                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2521833                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008298                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008298                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006860                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006860                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006860                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006860                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 50502.554913                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 50502.554913                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50502.554913                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50502.554913                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50502.554913                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50502.554913                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          704                       # number of writebacks
system.cpu0.dcache.writebacks::total              704                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        12255                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12255                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        12255                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        12255                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        12255                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        12255                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5045                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5045                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5045                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5045                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5045                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5045                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    153356158                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    153356158                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    153356158                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    153356158                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    153356158                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    153356158                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002420                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002420                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002001                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002001                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002001                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002001                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30397.652725                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30397.652725                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30397.652725                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30397.652725                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30397.652725                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30397.652725                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.969328                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088366515                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194287.328629                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.969328                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020784                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794823                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1393101                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1393101                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1393101                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1393101                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1393101                       # number of overall hits
system.cpu1.icache.overall_hits::total        1393101                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1102238                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1102238                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1102238                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1102238                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1102238                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1102238                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1393119                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1393119                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1393119                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1393119                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1393119                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1393119                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 61235.444444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61235.444444                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 61235.444444                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61235.444444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 61235.444444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61235.444444                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       810306                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       810306                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       810306                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       810306                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       810306                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       810306                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 62331.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62331.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 62331.230769                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62331.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 62331.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62331.230769                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6665                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177801821                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6921                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25690.192313                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.123694                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.876306                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867671                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132329                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       961986                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         961986                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       635662                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        635662                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1985                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1985                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1504                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1504                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1597648                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1597648                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1597648                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1597648                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14294                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14294                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14294                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14294                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14294                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14294                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    600620241                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    600620241                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    600620241                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    600620241                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    600620241                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    600620241                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       976280                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       976280                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       635662                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       635662                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1504                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1504                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1611942                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1611942                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1611942                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1611942                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014641                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014641                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008868                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008868                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008868                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008868                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 42019.045823                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 42019.045823                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 42019.045823                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 42019.045823                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 42019.045823                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 42019.045823                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          776                       # number of writebacks
system.cpu1.dcache.writebacks::total              776                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7629                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7629                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7629                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7629                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7629                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7629                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6665                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6665                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6665                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6665                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6665                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6665                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    208062083                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    208062083                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    208062083                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    208062083                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    208062083                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    208062083                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006827                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006827                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004135                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004135                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004135                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004135                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 31217.116729                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 31217.116729                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 31217.116729                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 31217.116729                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 31217.116729                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 31217.116729                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.958591                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086077490                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2345739.719222                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.958591                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022370                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741921                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1437806                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1437806                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1437806                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1437806                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1437806                       # number of overall hits
system.cpu2.icache.overall_hits::total        1437806                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       862441                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       862441                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       862441                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       862441                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       862441                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       862441                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1437822                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1437822                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1437822                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1437822                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1437822                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1437822                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 53902.562500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 53902.562500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 53902.562500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 53902.562500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 53902.562500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 53902.562500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       706260                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       706260                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       706260                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       706260                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       706260                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       706260                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50447.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50447.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 50447.142857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50447.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 50447.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50447.142857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3691                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166192180                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3947                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              42105.948822                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   218.981173                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    37.018827                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.855395                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.144605                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       974960                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         974960                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       657626                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        657626                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1576                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1576                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1576                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1576                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1632586                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1632586                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1632586                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1632586                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9861                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9861                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9861                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9861                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9861                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9861                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    429505640                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    429505640                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    429505640                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    429505640                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    429505640                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    429505640                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       984821                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       984821                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       657626                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       657626                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1576                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1576                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1642447                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1642447                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1642447                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1642447                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010013                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010013                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006004                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006004                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006004                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006004                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 43555.992293                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 43555.992293                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 43555.992293                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43555.992293                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 43555.992293                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43555.992293                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          801                       # number of writebacks
system.cpu2.dcache.writebacks::total              801                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6170                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6170                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6170                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6170                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6170                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6170                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3691                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3691                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3691                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3691                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3691                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3691                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    103241548                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    103241548                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    103241548                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    103241548                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    103241548                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    103241548                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003748                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003748                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002247                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002247                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002247                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002247                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27971.159035                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27971.159035                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27971.159035                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27971.159035                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27971.159035                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27971.159035                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970342                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086605240                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190736.370968                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970342                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794824                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1552045                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1552045                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1552045                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1552045                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1552045                       # number of overall hits
system.cpu3.icache.overall_hits::total        1552045                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1274867                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1274867                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1274867                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1274867                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1274867                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1274867                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1552065                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1552065                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1552065                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1552065                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1552065                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1552065                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 63743.350000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 63743.350000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 63743.350000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 63743.350000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 63743.350000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 63743.350000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       880384                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       880384                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       880384                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       880384                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       880384                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       880384                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 67721.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 67721.846154                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 67721.846154                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 67721.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 67721.846154                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 67721.846154                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4814                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170709333                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5070                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33670.479882                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.301115                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.698885                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883989                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116011                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       961847                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         961847                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       663135                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        663135                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1632                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1632                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1540                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1540                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1624982                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1624982                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1624982                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1624982                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12347                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12347                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          235                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          235                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12582                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12582                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12582                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12582                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    558945457                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    558945457                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     13603030                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     13603030                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    572548487                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    572548487                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    572548487                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    572548487                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       974194                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       974194                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       663370                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       663370                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1540                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1540                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1637564                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1637564                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1637564                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1637564                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012674                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012674                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000354                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000354                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007683                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007683                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007683                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007683                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 45269.738155                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 45269.738155                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 57885.234043                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 57885.234043                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 45505.363774                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 45505.363774                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 45505.363774                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 45505.363774                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        88605                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        29535                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1758                       # number of writebacks
system.cpu3.dcache.writebacks::total             1758                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7533                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7533                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          235                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          235                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7768                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7768                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7768                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7768                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4814                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4814                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4814                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4814                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4814                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4814                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    133654797                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    133654797                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    133654797                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    133654797                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    133654797                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    133654797                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004942                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004942                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002940                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002940                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002940                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002940                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 27763.771708                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 27763.771708                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 27763.771708                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 27763.771708                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 27763.771708                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 27763.771708                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
