
APPS_PEER2PEER2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000054c8  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000070  20000000  000054c8  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000a28  20000070  00005538  00010070  2**2
                  ALLOC
  3 .stack        00002000  20000a98  00005f60  00010070  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00010070  2**0
                  CONTENTS, READONLY
  5 .comment      0000008e  00000000  00000000  00010098  2**0
                  CONTENTS, READONLY
  6 .debug_info   000339ee  00000000  00000000  00010126  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00006291  00000000  00000000  00043b14  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000c6a0  00000000  00000000  00049da5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000b78  00000000  00000000  00056445  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000010d8  00000000  00000000  00056fbd  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001f7c9  00000000  00000000  00058095  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00019d99  00000000  00000000  0007785e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00085b66  00000000  00000000  000915f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000020a8  00000000  00000000  00117160  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002a98 	.word	0x20002a98
       4:	00001f69 	.word	0x00001f69
       8:	00001f65 	.word	0x00001f65
       c:	00001f65 	.word	0x00001f65
	...
      2c:	00001f65 	.word	0x00001f65
	...
      38:	00001f65 	.word	0x00001f65
      3c:	00001f65 	.word	0x00001f65
      40:	00001f65 	.word	0x00001f65
      44:	00001f65 	.word	0x00001f65
      48:	00001f65 	.word	0x00001f65
      4c:	00001f65 	.word	0x00001f65
      50:	00000359 	.word	0x00000359
      54:	00001f65 	.word	0x00001f65
      58:	00001f65 	.word	0x00001f65
      5c:	00001f65 	.word	0x00001f65
      60:	00001f65 	.word	0x00001f65
      64:	00000959 	.word	0x00000959
      68:	00000969 	.word	0x00000969
      6c:	00000979 	.word	0x00000979
      70:	00000989 	.word	0x00000989
      74:	00000999 	.word	0x00000999
      78:	000009a9 	.word	0x000009a9
      7c:	00001f65 	.word	0x00001f65
      80:	00001f65 	.word	0x00001f65
      84:	00001f65 	.word	0x00001f65
      88:	00001c05 	.word	0x00001c05
      8c:	00001c15 	.word	0x00001c15
      90:	00001c25 	.word	0x00001c25
	...
      9c:	00001f65 	.word	0x00001f65
      a0:	00001f65 	.word	0x00001f65
      a4:	00000000 	.word	0x00000000
      a8:	00001f65 	.word	0x00001f65
      ac:	00001f65 	.word	0x00001f65
      b0:	00000000 	.word	0x00000000

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000070 	.word	0x20000070
      d4:	00000000 	.word	0x00000000
      d8:	000054c8 	.word	0x000054c8

000000dc <frame_dummy>:
      dc:	b508      	push	{r3, lr}
      de:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4807      	ldr	r0, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4908      	ldr	r1, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d003      	beq.n	fc <frame_dummy+0x20>
      f4:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f6:	2b00      	cmp	r3, #0
      f8:	d000      	beq.n	fc <frame_dummy+0x20>
      fa:	4798      	blx	r3
      fc:	bd08      	pop	{r3, pc}
      fe:	46c0      	nop			; (mov r8, r8)
     100:	00000000 	.word	0x00000000
     104:	000054c8 	.word	0x000054c8
     108:	20000074 	.word	0x20000074
     10c:	000054c8 	.word	0x000054c8
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     114:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     116:	2000      	movs	r0, #0
     118:	4b08      	ldr	r3, [pc, #32]	; (13c <delay_init+0x28>)
     11a:	4798      	blx	r3
	cycles_per_ms /= 1000;
     11c:	4c08      	ldr	r4, [pc, #32]	; (140 <delay_init+0x2c>)
     11e:	21fa      	movs	r1, #250	; 0xfa
     120:	0089      	lsls	r1, r1, #2
     122:	47a0      	blx	r4
     124:	4b07      	ldr	r3, [pc, #28]	; (144 <delay_init+0x30>)
     126:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     128:	21fa      	movs	r1, #250	; 0xfa
     12a:	0089      	lsls	r1, r1, #2
     12c:	47a0      	blx	r4
     12e:	4b06      	ldr	r3, [pc, #24]	; (148 <delay_init+0x34>)
     130:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     132:	2205      	movs	r2, #5
     134:	4b05      	ldr	r3, [pc, #20]	; (14c <delay_init+0x38>)
     136:	601a      	str	r2, [r3, #0]
}
     138:	bd10      	pop	{r4, pc}
     13a:	46c0      	nop			; (mov r8, r8)
     13c:	0000192d 	.word	0x0000192d
     140:	00004ac1 	.word	0x00004ac1
     144:	20000004 	.word	0x20000004
     148:	20000000 	.word	0x20000000
     14c:	e000e010 	.word	0xe000e010

00000150 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     150:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     152:	4b08      	ldr	r3, [pc, #32]	; (174 <delay_cycles_us+0x24>)
     154:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     156:	4a08      	ldr	r2, [pc, #32]	; (178 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     158:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     15a:	2180      	movs	r1, #128	; 0x80
     15c:	0249      	lsls	r1, r1, #9
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
	while (n--) {
     15e:	e006      	b.n	16e <delay_cycles_us+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     160:	2c00      	cmp	r4, #0
     162:	d004      	beq.n	16e <delay_cycles_us+0x1e>
		SysTick->LOAD = n;
     164:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     166:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     168:	6813      	ldr	r3, [r2, #0]
     16a:	420b      	tst	r3, r1
     16c:	d0fc      	beq.n	168 <delay_cycles_us+0x18>
     16e:	3801      	subs	r0, #1
     170:	d2f6      	bcs.n	160 <delay_cycles_us+0x10>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
	}
}
     172:	bd30      	pop	{r4, r5, pc}
     174:	20000000 	.word	0x20000000
     178:	e000e010 	.word	0xe000e010

0000017c <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     17c:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     17e:	4b08      	ldr	r3, [pc, #32]	; (1a0 <delay_cycles_ms+0x24>)
     180:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     182:	4a08      	ldr	r2, [pc, #32]	; (1a4 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     184:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     186:	2180      	movs	r1, #128	; 0x80
     188:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
     18a:	e006      	b.n	19a <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     18c:	2c00      	cmp	r4, #0
     18e:	d004      	beq.n	19a <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
     190:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     192:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     194:	6813      	ldr	r3, [r2, #0]
     196:	420b      	tst	r3, r1
     198:	d0fc      	beq.n	194 <delay_cycles_ms+0x18>
     19a:	3801      	subs	r0, #1
     19c:	d2f6      	bcs.n	18c <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
     19e:	bd30      	pop	{r4, r5, pc}
     1a0:	20000004 	.word	0x20000004
     1a4:	e000e010 	.word	0xe000e010

000001a8 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     1a8:	4b0c      	ldr	r3, [pc, #48]	; (1dc <cpu_irq_enter_critical+0x34>)
     1aa:	681b      	ldr	r3, [r3, #0]
     1ac:	2b00      	cmp	r3, #0
     1ae:	d110      	bne.n	1d2 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     1b0:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     1b4:	2b00      	cmp	r3, #0
     1b6:	d109      	bne.n	1cc <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
     1b8:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     1ba:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     1be:	2200      	movs	r2, #0
     1c0:	4b07      	ldr	r3, [pc, #28]	; (1e0 <cpu_irq_enter_critical+0x38>)
     1c2:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     1c4:	2201      	movs	r2, #1
     1c6:	4b07      	ldr	r3, [pc, #28]	; (1e4 <cpu_irq_enter_critical+0x3c>)
     1c8:	701a      	strb	r2, [r3, #0]
     1ca:	e002      	b.n	1d2 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     1cc:	2200      	movs	r2, #0
     1ce:	4b05      	ldr	r3, [pc, #20]	; (1e4 <cpu_irq_enter_critical+0x3c>)
     1d0:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     1d2:	4b02      	ldr	r3, [pc, #8]	; (1dc <cpu_irq_enter_critical+0x34>)
     1d4:	681a      	ldr	r2, [r3, #0]
     1d6:	3201      	adds	r2, #1
     1d8:	601a      	str	r2, [r3, #0]
}
     1da:	4770      	bx	lr
     1dc:	2000008c 	.word	0x2000008c
     1e0:	20000008 	.word	0x20000008
     1e4:	20000090 	.word	0x20000090

000001e8 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     1e8:	4b08      	ldr	r3, [pc, #32]	; (20c <cpu_irq_leave_critical+0x24>)
     1ea:	681a      	ldr	r2, [r3, #0]
     1ec:	3a01      	subs	r2, #1
     1ee:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     1f0:	681b      	ldr	r3, [r3, #0]
     1f2:	2b00      	cmp	r3, #0
     1f4:	d109      	bne.n	20a <cpu_irq_leave_critical+0x22>
     1f6:	4b06      	ldr	r3, [pc, #24]	; (210 <cpu_irq_leave_critical+0x28>)
     1f8:	781b      	ldrb	r3, [r3, #0]
     1fa:	2b00      	cmp	r3, #0
     1fc:	d005      	beq.n	20a <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     1fe:	2201      	movs	r2, #1
     200:	4b04      	ldr	r3, [pc, #16]	; (214 <cpu_irq_leave_critical+0x2c>)
     202:	701a      	strb	r2, [r3, #0]
     204:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
     208:	b662      	cpsie	i
	}
}
     20a:	4770      	bx	lr
     20c:	2000008c 	.word	0x2000008c
     210:	20000090 	.word	0x20000090
     214:	20000008 	.word	0x20000008

00000218 <system_board_init>:




void system_board_init(void)
{
     218:	b5f0      	push	{r4, r5, r6, r7, lr}
     21a:	4647      	mov	r7, r8
     21c:	b480      	push	{r7}
     21e:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     220:	ac01      	add	r4, sp, #4
     222:	2601      	movs	r6, #1
     224:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     226:	2700      	movs	r7, #0
     228:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     22a:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     22c:	2013      	movs	r0, #19
     22e:	1c21      	adds	r1, r4, #0
     230:	4d27      	ldr	r5, [pc, #156]	; (2d0 <system_board_init+0xb8>)
     232:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     234:	4a27      	ldr	r2, [pc, #156]	; (2d4 <system_board_init+0xbc>)
     236:	4690      	mov	r8, r2
     238:	2380      	movs	r3, #128	; 0x80
     23a:	031b      	lsls	r3, r3, #12
     23c:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     23e:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     240:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     242:	201c      	movs	r0, #28
     244:	1c21      	adds	r1, r4, #0
     246:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     248:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     24a:	70a7      	strb	r7, [r4, #2]
	
#ifdef CONF_BOARD_AT86RFX	

	port_get_config_defaults(&pin_conf);
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     24c:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_SCK, &pin_conf);
     24e:	2052      	movs	r0, #82	; 0x52
     250:	1c21      	adds	r1, r4, #0
     252:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_MOSI, &pin_conf);
     254:	203e      	movs	r0, #62	; 0x3e
     256:	1c21      	adds	r1, r4, #0
     258:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_CS, &pin_conf);
     25a:	203f      	movs	r0, #63	; 0x3f
     25c:	1c21      	adds	r1, r4, #0
     25e:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_RST_PIN, &pin_conf);
     260:	202f      	movs	r0, #47	; 0x2f
     262:	1c21      	adds	r1, r4, #0
     264:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SLP_PIN, &pin_conf);
     266:	2014      	movs	r0, #20
     268:	1c21      	adds	r1, r4, #0
     26a:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     26c:	2280      	movs	r2, #128	; 0x80
     26e:	02d2      	lsls	r2, r2, #11
     270:	4b19      	ldr	r3, [pc, #100]	; (2d8 <system_board_init+0xc0>)
     272:	619a      	str	r2, [r3, #24]
     274:	3b80      	subs	r3, #128	; 0x80
     276:	2280      	movs	r2, #128	; 0x80
     278:	05d2      	lsls	r2, r2, #23
     27a:	619a      	str	r2, [r3, #24]
     27c:	2280      	movs	r2, #128	; 0x80
     27e:	0612      	lsls	r2, r2, #24
     280:	619a      	str	r2, [r3, #24]
     282:	2280      	movs	r2, #128	; 0x80
     284:	0212      	lsls	r2, r2, #8
     286:	619a      	str	r2, [r3, #24]
     288:	2380      	movs	r3, #128	; 0x80
     28a:	035b      	lsls	r3, r3, #13
     28c:	4642      	mov	r2, r8
     28e:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(AT86RFX_SPI_MOSI, true);
	port_pin_set_output_level(AT86RFX_SPI_CS, true);
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     290:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
     292:	2053      	movs	r0, #83	; 0x53
     294:	1c21      	adds	r1, r4, #0
     296:	47a8      	blx	r5
	
	/* SAMR21 Antenna Diversity Configuration */

	PM->APBCMASK.reg |= (1<<PM_APBCMASK_RFCTRL_Pos);
     298:	4b10      	ldr	r3, [pc, #64]	; (2dc <system_board_init+0xc4>)
     29a:	6a19      	ldr	r1, [r3, #32]
     29c:	2280      	movs	r2, #128	; 0x80
     29e:	0392      	lsls	r2, r2, #14
     2a0:	430a      	orrs	r2, r1
     2a2:	621a      	str	r2, [r3, #32]
		
	/*Pins  PA12/RFCTRL2 and PA09/RFCTRL1 are used as DIG1 and DIG2 pins respectively in SAMR21 Xplained Pro*/	
	
	/* FECTRL register is Written with value 4 => F2CFG = 00 and F1CFG = 01 */	
	REG_RFCTRL_FECFG = RFCTRL_CFG_ANT_DIV;
     2a4:	2204      	movs	r2, #4
     2a6:	4b0e      	ldr	r3, [pc, #56]	; (2e0 <system_board_init+0xc8>)
     2a8:	801a      	strh	r2, [r3, #0]
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     2aa:	466b      	mov	r3, sp
     2ac:	709e      	strb	r6, [r3, #2]
	config->powersave    = false;
     2ae:	70df      	strb	r7, [r3, #3]
	struct system_pinmux_config config_pinmux;
	system_pinmux_get_config_defaults(&config_pinmux);
	
	/*MUX Position is 'F' i.e 5 for FECTRL Function and is same for all  FECTRL supported pins
	 * as provided in the data sheet */
	config_pinmux.mux_position = MUX_PA09F_RFCTRL_FECTRL1 ;
     2b0:	2305      	movs	r3, #5
     2b2:	466a      	mov	r2, sp
     2b4:	7013      	strb	r3, [r2, #0]
	
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;	
     2b6:	7056      	strb	r6, [r2, #1]
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
     2b8:	2009      	movs	r0, #9
     2ba:	4669      	mov	r1, sp
     2bc:	4c09      	ldr	r4, [pc, #36]	; (2e4 <system_board_init+0xcc>)
     2be:	47a0      	blx	r4
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
     2c0:	200c      	movs	r0, #12
     2c2:	4669      	mov	r1, sp
     2c4:	47a0      	blx	r4
#endif

}
     2c6:	b002      	add	sp, #8
     2c8:	bc04      	pop	{r2}
     2ca:	4690      	mov	r8, r2
     2cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2ce:	46c0      	nop			; (mov r8, r8)
     2d0:	000004d9 	.word	0x000004d9
     2d4:	41004400 	.word	0x41004400
     2d8:	41004500 	.word	0x41004500
     2dc:	40000400 	.word	0x40000400
     2e0:	42005400 	.word	0x42005400
     2e4:	00001b21 	.word	0x00001b21

000002e8 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     2e8:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     2ea:	2a00      	cmp	r2, #0
     2ec:	d10f      	bne.n	30e <extint_register_callback+0x26>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
     2ee:	008b      	lsls	r3, r1, #2
     2f0:	4a08      	ldr	r2, [pc, #32]	; (314 <extint_register_callback+0x2c>)
     2f2:	589a      	ldr	r2, [r3, r2]
     2f4:	2a00      	cmp	r2, #0
     2f6:	d104      	bne.n	302 <extint_register_callback+0x1a>
		_extint_dev.callbacks[channel] = callback;
     2f8:	1c19      	adds	r1, r3, #0
     2fa:	4b06      	ldr	r3, [pc, #24]	; (314 <extint_register_callback+0x2c>)
     2fc:	50c8      	str	r0, [r1, r3]
		return STATUS_OK;
     2fe:	2300      	movs	r3, #0
     300:	e005      	b.n	30e <extint_register_callback+0x26>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
     302:	231d      	movs	r3, #29

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
     304:	1a12      	subs	r2, r2, r0
     306:	1e50      	subs	r0, r2, #1
     308:	4182      	sbcs	r2, r0
     30a:	4252      	negs	r2, r2
     30c:	4013      	ands	r3, r2
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     30e:	1c18      	adds	r0, r3, #0
     310:	4770      	bx	lr
     312:	46c0      	nop			; (mov r8, r8)
     314:	20000920 	.word	0x20000920

00000318 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     318:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     31a:	2900      	cmp	r1, #0
     31c:	d107      	bne.n	32e <extint_chan_enable_callback+0x16>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     31e:	2300      	movs	r3, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     320:	281f      	cmp	r0, #31
     322:	d800      	bhi.n	326 <extint_chan_enable_callback+0xe>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     324:	4b03      	ldr	r3, [pc, #12]	; (334 <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
     326:	2201      	movs	r2, #1
     328:	4082      	lsls	r2, r0
     32a:	60da      	str	r2, [r3, #12]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     32c:	2300      	movs	r3, #0
}
     32e:	1c18      	adds	r0, r3, #0
     330:	4770      	bx	lr
     332:	46c0      	nop			; (mov r8, r8)
     334:	40001800 	.word	0x40001800

00000338 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     338:	2317      	movs	r3, #23
 */
enum status_code extint_chan_disable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     33a:	2900      	cmp	r1, #0
     33c:	d107      	bne.n	34e <extint_chan_disable_callback+0x16>
	} else {
		Assert(false);
		return NULL;
     33e:	2300      	movs	r3, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     340:	281f      	cmp	r0, #31
     342:	d800      	bhi.n	346 <extint_chan_disable_callback+0xe>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     344:	4b03      	ldr	r3, [pc, #12]	; (354 <extint_chan_disable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENCLR.reg = (1UL << channel);
     346:	2201      	movs	r2, #1
     348:	4082      	lsls	r2, r0
     34a:	609a      	str	r2, [r3, #8]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     34c:	2300      	movs	r3, #0
}
     34e:	1c18      	adds	r0, r3, #0
     350:	4770      	bx	lr
     352:	46c0      	nop			; (mov r8, r8)
     354:	40001800 	.word	0x40001800

00000358 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     358:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     35a:	2200      	movs	r2, #0
     35c:	4b16      	ldr	r3, [pc, #88]	; (3b8 <EIC_Handler+0x60>)
     35e:	701a      	strb	r2, [r3, #0]
     360:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     362:	261f      	movs	r6, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     364:	4d15      	ldr	r5, [pc, #84]	; (3bc <EIC_Handler+0x64>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     366:	4c14      	ldr	r4, [pc, #80]	; (3b8 <EIC_Handler+0x60>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     368:	2b1f      	cmp	r3, #31
     36a:	d910      	bls.n	38e <EIC_Handler+0x36>
     36c:	e019      	b.n	3a2 <EIC_Handler+0x4a>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     36e:	4914      	ldr	r1, [pc, #80]	; (3c0 <EIC_Handler+0x68>)
     370:	e000      	b.n	374 <EIC_Handler+0x1c>
	} else {
		Assert(false);
		return NULL;
     372:	2100      	movs	r1, #0
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     374:	610a      	str	r2, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     376:	009b      	lsls	r3, r3, #2
     378:	595b      	ldr	r3, [r3, r5]
     37a:	2b00      	cmp	r3, #0
     37c:	d000      	beq.n	380 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     37e:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     380:	7823      	ldrb	r3, [r4, #0]
     382:	3301      	adds	r3, #1
     384:	b2db      	uxtb	r3, r3
     386:	7023      	strb	r3, [r4, #0]
     388:	2b0f      	cmp	r3, #15
     38a:	d814      	bhi.n	3b6 <EIC_Handler+0x5e>
     38c:	e7ec      	b.n	368 <EIC_Handler+0x10>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     38e:	1c32      	adds	r2, r6, #0
     390:	401a      	ands	r2, r3
     392:	2101      	movs	r1, #1
     394:	4091      	lsls	r1, r2
     396:	1c0a      	adds	r2, r1, #0

	return (eic_module->INTFLAG.reg & eic_mask);
     398:	4909      	ldr	r1, [pc, #36]	; (3c0 <EIC_Handler+0x68>)
     39a:	6909      	ldr	r1, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     39c:	4211      	tst	r1, r2
     39e:	d1e6      	bne.n	36e <EIC_Handler+0x16>
     3a0:	e7ee      	b.n	380 <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     3a2:	1c32      	adds	r2, r6, #0
     3a4:	401a      	ands	r2, r3
     3a6:	2101      	movs	r1, #1
     3a8:	4091      	lsls	r1, r2
     3aa:	1c0a      	adds	r2, r1, #0

	return (eic_module->INTFLAG.reg & eic_mask);
     3ac:	2100      	movs	r1, #0
     3ae:	6909      	ldr	r1, [r1, #16]
     3b0:	4211      	tst	r1, r2
     3b2:	d1de      	bne.n	372 <EIC_Handler+0x1a>
     3b4:	e7e4      	b.n	380 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
     3b6:	bd70      	pop	{r4, r5, r6, pc}
     3b8:	2000091c 	.word	0x2000091c
     3bc:	20000920 	.word	0x20000920
     3c0:	40001800 	.word	0x40001800

000003c4 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     3c4:	4b05      	ldr	r3, [pc, #20]	; (3dc <_extint_enable+0x18>)
     3c6:	7819      	ldrb	r1, [r3, #0]
     3c8:	2202      	movs	r2, #2
     3ca:	430a      	orrs	r2, r1
     3cc:	701a      	strb	r2, [r3, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     3ce:	1c1a      	adds	r2, r3, #0
     3d0:	7853      	ldrb	r3, [r2, #1]
     3d2:	b25b      	sxtb	r3, r3
     3d4:	2b00      	cmp	r3, #0
     3d6:	dbfb      	blt.n	3d0 <_extint_enable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     3d8:	4770      	bx	lr
     3da:	46c0      	nop			; (mov r8, r8)
     3dc:	40001800 	.word	0x40001800

000003e0 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
     3e0:	b500      	push	{lr}
     3e2:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     3e4:	4b12      	ldr	r3, [pc, #72]	; (430 <_system_extint_init+0x50>)
     3e6:	6999      	ldr	r1, [r3, #24]
     3e8:	2240      	movs	r2, #64	; 0x40
     3ea:	430a      	orrs	r2, r1
     3ec:	619a      	str	r2, [r3, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     3ee:	a901      	add	r1, sp, #4
     3f0:	2300      	movs	r3, #0
     3f2:	700b      	strb	r3, [r1, #0]

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     3f4:	2005      	movs	r0, #5
     3f6:	4b0f      	ldr	r3, [pc, #60]	; (434 <_system_extint_init+0x54>)
     3f8:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
     3fa:	2005      	movs	r0, #5
     3fc:	4b0e      	ldr	r3, [pc, #56]	; (438 <_system_extint_init+0x58>)
     3fe:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     400:	4b0e      	ldr	r3, [pc, #56]	; (43c <_system_extint_init+0x5c>)
     402:	7819      	ldrb	r1, [r3, #0]
     404:	2201      	movs	r2, #1
     406:	430a      	orrs	r2, r1
     408:	701a      	strb	r2, [r3, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     40a:	1c1a      	adds	r2, r3, #0
     40c:	7853      	ldrb	r3, [r2, #1]
     40e:	b25b      	sxtb	r3, r3
     410:	2b00      	cmp	r3, #0
     412:	dbfb      	blt.n	40c <_system_extint_init+0x2c>
     414:	4b0a      	ldr	r3, [pc, #40]	; (440 <_system_extint_init+0x60>)
     416:	1c19      	adds	r1, r3, #0
     418:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
     41a:	2200      	movs	r2, #0
     41c:	c304      	stmia	r3!, {r2}
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     41e:	428b      	cmp	r3, r1
     420:	d1fc      	bne.n	41c <_system_extint_init+0x3c>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     422:	2210      	movs	r2, #16
     424:	4b07      	ldr	r3, [pc, #28]	; (444 <_system_extint_init+0x64>)
     426:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
     428:	4b07      	ldr	r3, [pc, #28]	; (448 <_system_extint_init+0x68>)
     42a:	4798      	blx	r3
}
     42c:	b003      	add	sp, #12
     42e:	bd00      	pop	{pc}
     430:	40000400 	.word	0x40000400
     434:	00001a45 	.word	0x00001a45
     438:	000019b9 	.word	0x000019b9
     43c:	40001800 	.word	0x40001800
     440:	20000920 	.word	0x20000920
     444:	e000e100 	.word	0xe000e100
     448:	000003c5 	.word	0x000003c5

0000044c <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     44c:	2300      	movs	r3, #0
     44e:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     450:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     452:	2201      	movs	r2, #1
     454:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     456:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
     458:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     45a:	2302      	movs	r3, #2
     45c:	72c3      	strb	r3, [r0, #11]
}
     45e:	4770      	bx	lr

00000460 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     460:	b5f0      	push	{r4, r5, r6, r7, lr}
     462:	b083      	sub	sp, #12
     464:	1c05      	adds	r5, r0, #0
     466:	1c0c      	adds	r4, r1, #0
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     468:	a901      	add	r1, sp, #4
     46a:	2300      	movs	r3, #0
     46c:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     46e:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     470:	6863      	ldr	r3, [r4, #4]
     472:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     474:	7a23      	ldrb	r3, [r4, #8]
     476:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     478:	7820      	ldrb	r0, [r4, #0]
     47a:	4b15      	ldr	r3, [pc, #84]	; (4d0 <extint_chan_set_config+0x70>)
     47c:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     47e:	2300      	movs	r3, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     480:	2d1f      	cmp	r5, #31
     482:	d800      	bhi.n	486 <extint_chan_set_config+0x26>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     484:	4b13      	ldr	r3, [pc, #76]	; (4d4 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     486:	2107      	movs	r1, #7
     488:	4029      	ands	r1, r5
     48a:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     48c:	7ae0      	ldrb	r0, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     48e:	7aa2      	ldrb	r2, [r4, #10]
     490:	2a00      	cmp	r2, #0
     492:	d001      	beq.n	498 <extint_chan_set_config+0x38>
		new_config |= EIC_CONFIG_FILTEN0;
     494:	2208      	movs	r2, #8
     496:	4310      	orrs	r0, r2
     498:	08ea      	lsrs	r2, r5, #3
     49a:	0092      	lsls	r2, r2, #2
     49c:	189a      	adds	r2, r3, r2
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     49e:	6996      	ldr	r6, [r2, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);
     4a0:	4088      	lsls	r0, r1
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     4a2:	270f      	movs	r7, #15
     4a4:	408f      	lsls	r7, r1
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     4a6:	43be      	bics	r6, r7
     4a8:	1c31      	adds	r1, r6, #0
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     4aa:	4301      	orrs	r1, r0
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     4ac:	6191      	str	r1, [r2, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     4ae:	7a62      	ldrb	r2, [r4, #9]
     4b0:	2a00      	cmp	r2, #0
     4b2:	d006      	beq.n	4c2 <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     4b4:	695a      	ldr	r2, [r3, #20]
     4b6:	2101      	movs	r1, #1
     4b8:	40a9      	lsls	r1, r5
     4ba:	1c0d      	adds	r5, r1, #0
     4bc:	4315      	orrs	r5, r2
     4be:	615d      	str	r5, [r3, #20]
     4c0:	e004      	b.n	4cc <extint_chan_set_config+0x6c>
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     4c2:	695a      	ldr	r2, [r3, #20]
     4c4:	2101      	movs	r1, #1
     4c6:	40a9      	lsls	r1, r5
     4c8:	438a      	bics	r2, r1
     4ca:	615a      	str	r2, [r3, #20]
	}
}
     4cc:	b003      	add	sp, #12
     4ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
     4d0:	00001b21 	.word	0x00001b21
     4d4:	40001800 	.word	0x40001800

000004d8 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     4d8:	b500      	push	{lr}
     4da:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     4dc:	ab01      	add	r3, sp, #4
     4de:	2280      	movs	r2, #128	; 0x80
     4e0:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     4e2:	780a      	ldrb	r2, [r1, #0]
     4e4:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     4e6:	784a      	ldrb	r2, [r1, #1]
     4e8:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     4ea:	788a      	ldrb	r2, [r1, #2]
     4ec:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     4ee:	1c19      	adds	r1, r3, #0
     4f0:	4b01      	ldr	r3, [pc, #4]	; (4f8 <port_pin_set_config+0x20>)
     4f2:	4798      	blx	r3
}
     4f4:	b003      	add	sp, #12
     4f6:	bd00      	pop	{pc}
     4f8:	00001b21 	.word	0x00001b21

000004fc <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     4fc:	b510      	push	{r4, lr}
     4fe:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
     500:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     502:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
     504:	4299      	cmp	r1, r3
     506:	d30c      	bcc.n	522 <_sercom_get_sync_baud_val+0x26>
     508:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     50a:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
     50c:	1c60      	adds	r0, r4, #1
     50e:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     510:	428b      	cmp	r3, r1
     512:	d801      	bhi.n	518 <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
     514:	1c04      	adds	r4, r0, #0
     516:	e7f8      	b.n	50a <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     518:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     51a:	2cff      	cmp	r4, #255	; 0xff
     51c:	d801      	bhi.n	522 <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     51e:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     520:	2000      	movs	r0, #0
	}
}
     522:	bd10      	pop	{r4, pc}
     524:	0000      	movs	r0, r0
	...

00000528 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     528:	b5f0      	push	{r4, r5, r6, r7, lr}
     52a:	465f      	mov	r7, fp
     52c:	4656      	mov	r6, sl
     52e:	464d      	mov	r5, r9
     530:	4644      	mov	r4, r8
     532:	b4f0      	push	{r4, r5, r6, r7}
     534:	b087      	sub	sp, #28
     536:	1c06      	adds	r6, r0, #0
     538:	1c0d      	adds	r5, r1, #0
     53a:	9204      	str	r2, [sp, #16]
     53c:	aa10      	add	r2, sp, #64	; 0x40
     53e:	7810      	ldrb	r0, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     540:	1c32      	adds	r2, r6, #0
     542:	4342      	muls	r2, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     544:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     546:	428a      	cmp	r2, r1
     548:	d900      	bls.n	54c <_sercom_get_async_baud_val+0x24>
     54a:	e0b3      	b.n	6b4 <_sercom_get_async_baud_val+0x18c>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     54c:	2b00      	cmp	r3, #0
     54e:	d14b      	bne.n	5e8 <_sercom_get_async_baud_val+0xc0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     550:	2100      	movs	r1, #0
     552:	1c32      	adds	r2, r6, #0
     554:	4c5e      	ldr	r4, [pc, #376]	; (6d0 <_sercom_get_async_baud_val+0x1a8>)
     556:	47a0      	blx	r4
     558:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
     55a:	1c2e      	adds	r6, r5, #0
     55c:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     55e:	2000      	movs	r0, #0
     560:	2100      	movs	r1, #0
     562:	2200      	movs	r2, #0
     564:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     566:	243f      	movs	r4, #63	; 0x3f
     568:	46a4      	mov	ip, r4
		bit_shift = (uint64_t)1 << i;
     56a:	2501      	movs	r5, #1
     56c:	46a8      	mov	r8, r5
     56e:	9002      	str	r0, [sp, #8]
     570:	9103      	str	r1, [sp, #12]
     572:	4661      	mov	r1, ip
     574:	3920      	subs	r1, #32
     576:	d403      	bmi.n	580 <_sercom_get_async_baud_val+0x58>
     578:	4640      	mov	r0, r8
     57a:	4088      	lsls	r0, r1
     57c:	4681      	mov	r9, r0
     57e:	e005      	b.n	58c <_sercom_get_async_baud_val+0x64>
     580:	2120      	movs	r1, #32
     582:	4665      	mov	r5, ip
     584:	1b4c      	subs	r4, r1, r5
     586:	4640      	mov	r0, r8
     588:	40e0      	lsrs	r0, r4
     58a:	4681      	mov	r9, r0
     58c:	4641      	mov	r1, r8
     58e:	4664      	mov	r4, ip
     590:	40a1      	lsls	r1, r4
     592:	468a      	mov	sl, r1

		r = r << 1;
     594:	1c10      	adds	r0, r2, #0
     596:	1c19      	adds	r1, r3, #0
     598:	1880      	adds	r0, r0, r2
     59a:	4159      	adcs	r1, r3
     59c:	1c02      	adds	r2, r0, #0
     59e:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
     5a0:	465d      	mov	r5, fp
     5a2:	464c      	mov	r4, r9
     5a4:	4225      	tst	r5, r4
     5a6:	d002      	beq.n	5ae <_sercom_get_async_baud_val+0x86>
			r |= 0x01;
     5a8:	4642      	mov	r2, r8
     5aa:	4302      	orrs	r2, r0
     5ac:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
     5ae:	429f      	cmp	r7, r3
     5b0:	d80c      	bhi.n	5cc <_sercom_get_async_baud_val+0xa4>
     5b2:	d101      	bne.n	5b8 <_sercom_get_async_baud_val+0x90>
     5b4:	4296      	cmp	r6, r2
     5b6:	d809      	bhi.n	5cc <_sercom_get_async_baud_val+0xa4>
			r = r - d;
     5b8:	1b92      	subs	r2, r2, r6
     5ba:	41bb      	sbcs	r3, r7
			q |= bit_shift;
     5bc:	4650      	mov	r0, sl
     5be:	9d02      	ldr	r5, [sp, #8]
     5c0:	4328      	orrs	r0, r5
     5c2:	4649      	mov	r1, r9
     5c4:	9c03      	ldr	r4, [sp, #12]
     5c6:	4321      	orrs	r1, r4
     5c8:	9002      	str	r0, [sp, #8]
     5ca:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     5cc:	4665      	mov	r5, ip
     5ce:	3d01      	subs	r5, #1
     5d0:	46ac      	mov	ip, r5
     5d2:	d2ce      	bcs.n	572 <_sercom_get_async_baud_val+0x4a>
     5d4:	9802      	ldr	r0, [sp, #8]
     5d6:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
     5d8:	4b3c      	ldr	r3, [pc, #240]	; (6cc <_sercom_get_async_baud_val+0x1a4>)
     5da:	4a3b      	ldr	r2, [pc, #236]	; (6c8 <_sercom_get_async_baud_val+0x1a0>)
     5dc:	1a12      	subs	r2, r2, r0
     5de:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     5e0:	0c12      	lsrs	r2, r2, #16
     5e2:	041b      	lsls	r3, r3, #16
     5e4:	431a      	orrs	r2, r3
     5e6:	e062      	b.n	6ae <_sercom_get_async_baud_val+0x186>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
     5e8:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     5ea:	2b01      	cmp	r3, #1
     5ec:	d15f      	bne.n	6ae <_sercom_get_async_baud_val+0x186>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
     5ee:	0f4f      	lsrs	r7, r1, #29
     5f0:	46b9      	mov	r9, r7
     5f2:	00cd      	lsls	r5, r1, #3
     5f4:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
     5f6:	2100      	movs	r1, #0
     5f8:	1c32      	adds	r2, r6, #0
     5fa:	2300      	movs	r3, #0
     5fc:	4c34      	ldr	r4, [pc, #208]	; (6d0 <_sercom_get_async_baud_val+0x1a8>)
     5fe:	47a0      	blx	r4
     600:	1c06      	adds	r6, r0, #0
     602:	1c0f      	adds	r7, r1, #0
     604:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
     606:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
     608:	9602      	str	r6, [sp, #8]
     60a:	9703      	str	r7, [sp, #12]
     60c:	469a      	mov	sl, r3
     60e:	4650      	mov	r0, sl
     610:	b2c0      	uxtb	r0, r0
     612:	9005      	str	r0, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     614:	2100      	movs	r1, #0
     616:	4688      	mov	r8, r1
     618:	2200      	movs	r2, #0
     61a:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     61c:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     61e:	1c27      	adds	r7, r4, #0
     620:	3f20      	subs	r7, #32
     622:	d403      	bmi.n	62c <_sercom_get_async_baud_val+0x104>
     624:	1c2e      	adds	r6, r5, #0
     626:	40be      	lsls	r6, r7
     628:	9601      	str	r6, [sp, #4]
     62a:	e004      	b.n	636 <_sercom_get_async_baud_val+0x10e>
     62c:	2020      	movs	r0, #32
     62e:	1b07      	subs	r7, r0, r4
     630:	1c29      	adds	r1, r5, #0
     632:	40f9      	lsrs	r1, r7
     634:	9101      	str	r1, [sp, #4]
     636:	1c2e      	adds	r6, r5, #0
     638:	40a6      	lsls	r6, r4
     63a:	9600      	str	r6, [sp, #0]

		r = r << 1;
     63c:	1c10      	adds	r0, r2, #0
     63e:	1c19      	adds	r1, r3, #0
     640:	1880      	adds	r0, r0, r2
     642:	4159      	adcs	r1, r3
     644:	1c02      	adds	r2, r0, #0
     646:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
     648:	465f      	mov	r7, fp
     64a:	4037      	ands	r7, r6
     64c:	46bc      	mov	ip, r7
     64e:	9e01      	ldr	r6, [sp, #4]
     650:	464f      	mov	r7, r9
     652:	403e      	ands	r6, r7
     654:	4667      	mov	r7, ip
     656:	433e      	orrs	r6, r7
     658:	d002      	beq.n	660 <_sercom_get_async_baud_val+0x138>
			r |= 0x01;
     65a:	1c2a      	adds	r2, r5, #0
     65c:	4302      	orrs	r2, r0
     65e:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
     660:	9803      	ldr	r0, [sp, #12]
     662:	4298      	cmp	r0, r3
     664:	d80b      	bhi.n	67e <_sercom_get_async_baud_val+0x156>
     666:	d102      	bne.n	66e <_sercom_get_async_baud_val+0x146>
     668:	9902      	ldr	r1, [sp, #8]
     66a:	4291      	cmp	r1, r2
     66c:	d807      	bhi.n	67e <_sercom_get_async_baud_val+0x156>
			r = r - d;
     66e:	9e02      	ldr	r6, [sp, #8]
     670:	9f03      	ldr	r7, [sp, #12]
     672:	1b92      	subs	r2, r2, r6
     674:	41bb      	sbcs	r3, r7
			q |= bit_shift;
     676:	4647      	mov	r7, r8
     678:	9800      	ldr	r0, [sp, #0]
     67a:	4307      	orrs	r7, r0
     67c:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     67e:	3c01      	subs	r4, #1
     680:	d2cd      	bcs.n	61e <_sercom_get_async_baud_val+0xf6>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
     682:	4641      	mov	r1, r8
     684:	4652      	mov	r2, sl
     686:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
     688:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
     68a:	4c12      	ldr	r4, [pc, #72]	; (6d4 <_sercom_get_async_baud_val+0x1ac>)
     68c:	42a3      	cmp	r3, r4
     68e:	d908      	bls.n	6a2 <_sercom_get_async_baud_val+0x17a>
     690:	9a05      	ldr	r2, [sp, #20]
     692:	3201      	adds	r2, #1
     694:	b2d2      	uxtb	r2, r2
     696:	9205      	str	r2, [sp, #20]
     698:	2601      	movs	r6, #1
     69a:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
     69c:	4657      	mov	r7, sl
     69e:	2f08      	cmp	r7, #8
     6a0:	d1b5      	bne.n	60e <_sercom_get_async_baud_val+0xe6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     6a2:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
     6a4:	9805      	ldr	r0, [sp, #20]
     6a6:	2808      	cmp	r0, #8
     6a8:	d004      	beq.n	6b4 <_sercom_get_async_baud_val+0x18c>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
     6aa:	0342      	lsls	r2, r0, #13
     6ac:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
     6ae:	9c04      	ldr	r4, [sp, #16]
     6b0:	8022      	strh	r2, [r4, #0]
	return STATUS_OK;
     6b2:	2400      	movs	r4, #0
}
     6b4:	1c20      	adds	r0, r4, #0
     6b6:	b007      	add	sp, #28
     6b8:	bc3c      	pop	{r2, r3, r4, r5}
     6ba:	4690      	mov	r8, r2
     6bc:	4699      	mov	r9, r3
     6be:	46a2      	mov	sl, r4
     6c0:	46ab      	mov	fp, r5
     6c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     6c4:	46c0      	nop			; (mov r8, r8)
     6c6:	46c0      	nop			; (mov r8, r8)
     6c8:	00000000 	.word	0x00000000
     6cc:	00000001 	.word	0x00000001
     6d0:	00004b61 	.word	0x00004b61
     6d4:	00001fff 	.word	0x00001fff

000006d8 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     6d8:	b510      	push	{r4, lr}
     6da:	b082      	sub	sp, #8
     6dc:	1c04      	adds	r4, r0, #0
	/* Check if valid option. */
	if (!_sercom_config.generator_is_set || force_change) {
     6de:	4b0f      	ldr	r3, [pc, #60]	; (71c <sercom_set_gclk_generator+0x44>)
     6e0:	781b      	ldrb	r3, [r3, #0]
     6e2:	2b00      	cmp	r3, #0
     6e4:	d001      	beq.n	6ea <sercom_set_gclk_generator+0x12>
     6e6:	2900      	cmp	r1, #0
     6e8:	d00d      	beq.n	706 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config. */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     6ea:	a901      	add	r1, sp, #4
     6ec:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     6ee:	2013      	movs	r0, #19
     6f0:	4b0b      	ldr	r3, [pc, #44]	; (720 <sercom_set_gclk_generator+0x48>)
     6f2:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     6f4:	2013      	movs	r0, #19
     6f6:	4b0b      	ldr	r3, [pc, #44]	; (724 <sercom_set_gclk_generator+0x4c>)
     6f8:	4798      	blx	r3

		/* Save config. */
		_sercom_config.generator_source = generator_source;
     6fa:	4b08      	ldr	r3, [pc, #32]	; (71c <sercom_set_gclk_generator+0x44>)
     6fc:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     6fe:	2201      	movs	r2, #1
     700:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     702:	2000      	movs	r0, #0
     704:	e007      	b.n	716 <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
     706:	4b05      	ldr	r3, [pc, #20]	; (71c <sercom_set_gclk_generator+0x44>)
     708:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config. */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
     70a:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config. */
		return STATUS_OK;
     70c:	1b14      	subs	r4, r2, r4
     70e:	1e62      	subs	r2, r4, #1
     710:	4194      	sbcs	r4, r2
     712:	4264      	negs	r4, r4
     714:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
     716:	b002      	add	sp, #8
     718:	bd10      	pop	{r4, pc}
     71a:	46c0      	nop			; (mov r8, r8)
     71c:	20000094 	.word	0x20000094
     720:	00001a45 	.word	0x00001a45
     724:	000019b9 	.word	0x000019b9

00000728 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     728:	4b44      	ldr	r3, [pc, #272]	; (83c <_sercom_get_default_pad+0x114>)
     72a:	4298      	cmp	r0, r3
     72c:	d033      	beq.n	796 <_sercom_get_default_pad+0x6e>
     72e:	d806      	bhi.n	73e <_sercom_get_default_pad+0x16>
     730:	4b43      	ldr	r3, [pc, #268]	; (840 <_sercom_get_default_pad+0x118>)
     732:	4298      	cmp	r0, r3
     734:	d00d      	beq.n	752 <_sercom_get_default_pad+0x2a>
     736:	4b43      	ldr	r3, [pc, #268]	; (844 <_sercom_get_default_pad+0x11c>)
     738:	4298      	cmp	r0, r3
     73a:	d01b      	beq.n	774 <_sercom_get_default_pad+0x4c>
     73c:	e06f      	b.n	81e <_sercom_get_default_pad+0xf6>
     73e:	4b42      	ldr	r3, [pc, #264]	; (848 <_sercom_get_default_pad+0x120>)
     740:	4298      	cmp	r0, r3
     742:	d04a      	beq.n	7da <_sercom_get_default_pad+0xb2>
     744:	4b41      	ldr	r3, [pc, #260]	; (84c <_sercom_get_default_pad+0x124>)
     746:	4298      	cmp	r0, r3
     748:	d058      	beq.n	7fc <_sercom_get_default_pad+0xd4>
     74a:	4b41      	ldr	r3, [pc, #260]	; (850 <_sercom_get_default_pad+0x128>)
     74c:	4298      	cmp	r0, r3
     74e:	d166      	bne.n	81e <_sercom_get_default_pad+0xf6>
     750:	e032      	b.n	7b8 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     752:	2901      	cmp	r1, #1
     754:	d065      	beq.n	822 <_sercom_get_default_pad+0xfa>
     756:	2900      	cmp	r1, #0
     758:	d004      	beq.n	764 <_sercom_get_default_pad+0x3c>
     75a:	2902      	cmp	r1, #2
     75c:	d006      	beq.n	76c <_sercom_get_default_pad+0x44>
     75e:	2903      	cmp	r1, #3
     760:	d006      	beq.n	770 <_sercom_get_default_pad+0x48>
     762:	e001      	b.n	768 <_sercom_get_default_pad+0x40>
     764:	483b      	ldr	r0, [pc, #236]	; (854 <_sercom_get_default_pad+0x12c>)
     766:	e067      	b.n	838 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     768:	2000      	movs	r0, #0
     76a:	e065      	b.n	838 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     76c:	483a      	ldr	r0, [pc, #232]	; (858 <_sercom_get_default_pad+0x130>)
     76e:	e063      	b.n	838 <_sercom_get_default_pad+0x110>
     770:	483a      	ldr	r0, [pc, #232]	; (85c <_sercom_get_default_pad+0x134>)
     772:	e061      	b.n	838 <_sercom_get_default_pad+0x110>
     774:	2901      	cmp	r1, #1
     776:	d056      	beq.n	826 <_sercom_get_default_pad+0xfe>
     778:	2900      	cmp	r1, #0
     77a:	d004      	beq.n	786 <_sercom_get_default_pad+0x5e>
     77c:	2902      	cmp	r1, #2
     77e:	d006      	beq.n	78e <_sercom_get_default_pad+0x66>
     780:	2903      	cmp	r1, #3
     782:	d006      	beq.n	792 <_sercom_get_default_pad+0x6a>
     784:	e001      	b.n	78a <_sercom_get_default_pad+0x62>
     786:	2003      	movs	r0, #3
     788:	e056      	b.n	838 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     78a:	2000      	movs	r0, #0
     78c:	e054      	b.n	838 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     78e:	4834      	ldr	r0, [pc, #208]	; (860 <_sercom_get_default_pad+0x138>)
     790:	e052      	b.n	838 <_sercom_get_default_pad+0x110>
     792:	4834      	ldr	r0, [pc, #208]	; (864 <_sercom_get_default_pad+0x13c>)
     794:	e050      	b.n	838 <_sercom_get_default_pad+0x110>
     796:	2901      	cmp	r1, #1
     798:	d047      	beq.n	82a <_sercom_get_default_pad+0x102>
     79a:	2900      	cmp	r1, #0
     79c:	d004      	beq.n	7a8 <_sercom_get_default_pad+0x80>
     79e:	2902      	cmp	r1, #2
     7a0:	d006      	beq.n	7b0 <_sercom_get_default_pad+0x88>
     7a2:	2903      	cmp	r1, #3
     7a4:	d006      	beq.n	7b4 <_sercom_get_default_pad+0x8c>
     7a6:	e001      	b.n	7ac <_sercom_get_default_pad+0x84>
     7a8:	482f      	ldr	r0, [pc, #188]	; (868 <_sercom_get_default_pad+0x140>)
     7aa:	e045      	b.n	838 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     7ac:	2000      	movs	r0, #0
     7ae:	e043      	b.n	838 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7b0:	482e      	ldr	r0, [pc, #184]	; (86c <_sercom_get_default_pad+0x144>)
     7b2:	e041      	b.n	838 <_sercom_get_default_pad+0x110>
     7b4:	482e      	ldr	r0, [pc, #184]	; (870 <_sercom_get_default_pad+0x148>)
     7b6:	e03f      	b.n	838 <_sercom_get_default_pad+0x110>
     7b8:	2901      	cmp	r1, #1
     7ba:	d038      	beq.n	82e <_sercom_get_default_pad+0x106>
     7bc:	2900      	cmp	r1, #0
     7be:	d004      	beq.n	7ca <_sercom_get_default_pad+0xa2>
     7c0:	2902      	cmp	r1, #2
     7c2:	d006      	beq.n	7d2 <_sercom_get_default_pad+0xaa>
     7c4:	2903      	cmp	r1, #3
     7c6:	d006      	beq.n	7d6 <_sercom_get_default_pad+0xae>
     7c8:	e001      	b.n	7ce <_sercom_get_default_pad+0xa6>
     7ca:	482a      	ldr	r0, [pc, #168]	; (874 <_sercom_get_default_pad+0x14c>)
     7cc:	e034      	b.n	838 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     7ce:	2000      	movs	r0, #0
     7d0:	e032      	b.n	838 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7d2:	4829      	ldr	r0, [pc, #164]	; (878 <_sercom_get_default_pad+0x150>)
     7d4:	e030      	b.n	838 <_sercom_get_default_pad+0x110>
     7d6:	4829      	ldr	r0, [pc, #164]	; (87c <_sercom_get_default_pad+0x154>)
     7d8:	e02e      	b.n	838 <_sercom_get_default_pad+0x110>
     7da:	2901      	cmp	r1, #1
     7dc:	d029      	beq.n	832 <_sercom_get_default_pad+0x10a>
     7de:	2900      	cmp	r1, #0
     7e0:	d004      	beq.n	7ec <_sercom_get_default_pad+0xc4>
     7e2:	2902      	cmp	r1, #2
     7e4:	d006      	beq.n	7f4 <_sercom_get_default_pad+0xcc>
     7e6:	2903      	cmp	r1, #3
     7e8:	d006      	beq.n	7f8 <_sercom_get_default_pad+0xd0>
     7ea:	e001      	b.n	7f0 <_sercom_get_default_pad+0xc8>
     7ec:	4824      	ldr	r0, [pc, #144]	; (880 <_sercom_get_default_pad+0x158>)
     7ee:	e023      	b.n	838 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     7f0:	2000      	movs	r0, #0
     7f2:	e021      	b.n	838 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7f4:	4823      	ldr	r0, [pc, #140]	; (884 <_sercom_get_default_pad+0x15c>)
     7f6:	e01f      	b.n	838 <_sercom_get_default_pad+0x110>
     7f8:	4823      	ldr	r0, [pc, #140]	; (888 <_sercom_get_default_pad+0x160>)
     7fa:	e01d      	b.n	838 <_sercom_get_default_pad+0x110>
     7fc:	2901      	cmp	r1, #1
     7fe:	d01a      	beq.n	836 <_sercom_get_default_pad+0x10e>
     800:	2900      	cmp	r1, #0
     802:	d004      	beq.n	80e <_sercom_get_default_pad+0xe6>
     804:	2902      	cmp	r1, #2
     806:	d006      	beq.n	816 <_sercom_get_default_pad+0xee>
     808:	2903      	cmp	r1, #3
     80a:	d006      	beq.n	81a <_sercom_get_default_pad+0xf2>
     80c:	e001      	b.n	812 <_sercom_get_default_pad+0xea>
     80e:	481f      	ldr	r0, [pc, #124]	; (88c <_sercom_get_default_pad+0x164>)
     810:	e012      	b.n	838 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     812:	2000      	movs	r0, #0
     814:	e010      	b.n	838 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     816:	481e      	ldr	r0, [pc, #120]	; (890 <_sercom_get_default_pad+0x168>)
     818:	e00e      	b.n	838 <_sercom_get_default_pad+0x110>
     81a:	481e      	ldr	r0, [pc, #120]	; (894 <_sercom_get_default_pad+0x16c>)
     81c:	e00c      	b.n	838 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     81e:	2000      	movs	r0, #0
     820:	e00a      	b.n	838 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     822:	481d      	ldr	r0, [pc, #116]	; (898 <_sercom_get_default_pad+0x170>)
     824:	e008      	b.n	838 <_sercom_get_default_pad+0x110>
     826:	481d      	ldr	r0, [pc, #116]	; (89c <_sercom_get_default_pad+0x174>)
     828:	e006      	b.n	838 <_sercom_get_default_pad+0x110>
     82a:	481d      	ldr	r0, [pc, #116]	; (8a0 <_sercom_get_default_pad+0x178>)
     82c:	e004      	b.n	838 <_sercom_get_default_pad+0x110>
     82e:	481d      	ldr	r0, [pc, #116]	; (8a4 <_sercom_get_default_pad+0x17c>)
     830:	e002      	b.n	838 <_sercom_get_default_pad+0x110>
     832:	481d      	ldr	r0, [pc, #116]	; (8a8 <_sercom_get_default_pad+0x180>)
     834:	e000      	b.n	838 <_sercom_get_default_pad+0x110>
     836:	481d      	ldr	r0, [pc, #116]	; (8ac <_sercom_get_default_pad+0x184>)
	}

	Assert(false);
	return 0;
}
     838:	4770      	bx	lr
     83a:	46c0      	nop			; (mov r8, r8)
     83c:	42001000 	.word	0x42001000
     840:	42000800 	.word	0x42000800
     844:	42000c00 	.word	0x42000c00
     848:	42001800 	.word	0x42001800
     84c:	42001c00 	.word	0x42001c00
     850:	42001400 	.word	0x42001400
     854:	00040003 	.word	0x00040003
     858:	00060003 	.word	0x00060003
     85c:	00070003 	.word	0x00070003
     860:	001e0003 	.word	0x001e0003
     864:	001f0003 	.word	0x001f0003
     868:	000c0002 	.word	0x000c0002
     86c:	000e0002 	.word	0x000e0002
     870:	000f0002 	.word	0x000f0002
     874:	00100003 	.word	0x00100003
     878:	00120003 	.word	0x00120003
     87c:	00130003 	.word	0x00130003
     880:	00530005 	.word	0x00530005
     884:	003e0005 	.word	0x003e0005
     888:	00520005 	.word	0x00520005
     88c:	00160003 	.word	0x00160003
     890:	00180003 	.word	0x00180003
     894:	00190003 	.word	0x00190003
     898:	00050003 	.word	0x00050003
     89c:	00010003 	.word	0x00010003
     8a0:	000d0002 	.word	0x000d0002
     8a4:	00110003 	.word	0x00110003
     8a8:	003f0005 	.word	0x003f0005
     8ac:	00170003 	.word	0x00170003

000008b0 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     8b0:	b570      	push	{r4, r5, r6, lr}
     8b2:	b086      	sub	sp, #24
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     8b4:	4a0c      	ldr	r2, [pc, #48]	; (8e8 <_sercom_get_sercom_inst_index+0x38>)
     8b6:	466b      	mov	r3, sp
     8b8:	ca70      	ldmia	r2!, {r4, r5, r6}
     8ba:	c370      	stmia	r3!, {r4, r5, r6}
     8bc:	ca32      	ldmia	r2!, {r1, r4, r5}
     8be:	c332      	stmia	r3!, {r1, r4, r5}

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     8c0:	9e00      	ldr	r6, [sp, #0]
     8c2:	4286      	cmp	r6, r0
     8c4:	d006      	beq.n	8d4 <_sercom_get_sercom_inst_index+0x24>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     8c6:	2301      	movs	r3, #1
     8c8:	009a      	lsls	r2, r3, #2
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     8ca:	4669      	mov	r1, sp
     8cc:	5852      	ldr	r2, [r2, r1]
     8ce:	4282      	cmp	r2, r0
     8d0:	d103      	bne.n	8da <_sercom_get_sercom_inst_index+0x2a>
     8d2:	e000      	b.n	8d6 <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     8d4:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
     8d6:	b2d8      	uxtb	r0, r3
     8d8:	e003      	b.n	8e2 <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     8da:	3301      	adds	r3, #1
     8dc:	2b06      	cmp	r3, #6
     8de:	d1f3      	bne.n	8c8 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
     8e0:	2000      	movs	r0, #0
}
     8e2:	b006      	add	sp, #24
     8e4:	bd70      	pop	{r4, r5, r6, pc}
     8e6:	46c0      	nop			; (mov r8, r8)
     8e8:	0000535c 	.word	0x0000535c

000008ec <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     8ec:	4770      	bx	lr
     8ee:	46c0      	nop			; (mov r8, r8)

000008f0 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     8f0:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
     8f2:	4b0a      	ldr	r3, [pc, #40]	; (91c <_sercom_set_handler+0x2c>)
     8f4:	781b      	ldrb	r3, [r3, #0]
     8f6:	2b00      	cmp	r3, #0
     8f8:	d10c      	bne.n	914 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     8fa:	4f09      	ldr	r7, [pc, #36]	; (920 <_sercom_set_handler+0x30>)
     8fc:	4e09      	ldr	r6, [pc, #36]	; (924 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
     8fe:	4d0a      	ldr	r5, [pc, #40]	; (928 <_sercom_set_handler+0x38>)
     900:	2400      	movs	r4, #0
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     902:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
     904:	195a      	adds	r2, r3, r5
     906:	6014      	str	r4, [r2, #0]
     908:	3304      	adds	r3, #4
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     90a:	2b18      	cmp	r3, #24
     90c:	d1f9      	bne.n	902 <_sercom_set_handler+0x12>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
     90e:	2201      	movs	r2, #1
     910:	4b02      	ldr	r3, [pc, #8]	; (91c <_sercom_set_handler+0x2c>)
     912:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler. */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     914:	0080      	lsls	r0, r0, #2
     916:	4b02      	ldr	r3, [pc, #8]	; (920 <_sercom_set_handler+0x30>)
     918:	50c1      	str	r1, [r0, r3]
}
     91a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     91c:	20000098 	.word	0x20000098
     920:	2000009c 	.word	0x2000009c
     924:	000008ed 	.word	0x000008ed
     928:	20000960 	.word	0x20000960

0000092c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     92c:	b510      	push	{r4, lr}
     92e:	b082      	sub	sp, #8
     930:	1c04      	adds	r4, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     932:	4668      	mov	r0, sp
     934:	4905      	ldr	r1, [pc, #20]	; (94c <_sercom_get_interrupt_vector+0x20>)
     936:	2206      	movs	r2, #6
     938:	4b05      	ldr	r3, [pc, #20]	; (950 <_sercom_get_interrupt_vector+0x24>)
     93a:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     93c:	1c20      	adds	r0, r4, #0
     93e:	4b05      	ldr	r3, [pc, #20]	; (954 <_sercom_get_interrupt_vector+0x28>)
     940:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     942:	466b      	mov	r3, sp
     944:	5618      	ldrsb	r0, [r3, r0]
}
     946:	b002      	add	sp, #8
     948:	bd10      	pop	{r4, pc}
     94a:	46c0      	nop			; (mov r8, r8)
     94c:	00005374 	.word	0x00005374
     950:	00004bf1 	.word	0x00004bf1
     954:	000008b1 	.word	0x000008b1

00000958 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     958:	b508      	push	{r3, lr}
     95a:	4b02      	ldr	r3, [pc, #8]	; (964 <SERCOM0_Handler+0xc>)
     95c:	681b      	ldr	r3, [r3, #0]
     95e:	2000      	movs	r0, #0
     960:	4798      	blx	r3
     962:	bd08      	pop	{r3, pc}
     964:	2000009c 	.word	0x2000009c

00000968 <SERCOM1_Handler>:
     968:	b508      	push	{r3, lr}
     96a:	4b02      	ldr	r3, [pc, #8]	; (974 <SERCOM1_Handler+0xc>)
     96c:	685b      	ldr	r3, [r3, #4]
     96e:	2001      	movs	r0, #1
     970:	4798      	blx	r3
     972:	bd08      	pop	{r3, pc}
     974:	2000009c 	.word	0x2000009c

00000978 <SERCOM2_Handler>:
     978:	b508      	push	{r3, lr}
     97a:	4b02      	ldr	r3, [pc, #8]	; (984 <SERCOM2_Handler+0xc>)
     97c:	689b      	ldr	r3, [r3, #8]
     97e:	2002      	movs	r0, #2
     980:	4798      	blx	r3
     982:	bd08      	pop	{r3, pc}
     984:	2000009c 	.word	0x2000009c

00000988 <SERCOM3_Handler>:
     988:	b508      	push	{r3, lr}
     98a:	4b02      	ldr	r3, [pc, #8]	; (994 <SERCOM3_Handler+0xc>)
     98c:	68db      	ldr	r3, [r3, #12]
     98e:	2003      	movs	r0, #3
     990:	4798      	blx	r3
     992:	bd08      	pop	{r3, pc}
     994:	2000009c 	.word	0x2000009c

00000998 <SERCOM4_Handler>:
     998:	b508      	push	{r3, lr}
     99a:	4b02      	ldr	r3, [pc, #8]	; (9a4 <SERCOM4_Handler+0xc>)
     99c:	691b      	ldr	r3, [r3, #16]
     99e:	2004      	movs	r0, #4
     9a0:	4798      	blx	r3
     9a2:	bd08      	pop	{r3, pc}
     9a4:	2000009c 	.word	0x2000009c

000009a8 <SERCOM5_Handler>:
     9a8:	b508      	push	{r3, lr}
     9aa:	4b02      	ldr	r3, [pc, #8]	; (9b4 <SERCOM5_Handler+0xc>)
     9ac:	695b      	ldr	r3, [r3, #20]
     9ae:	2005      	movs	r0, #5
     9b0:	4798      	blx	r3
     9b2:	bd08      	pop	{r3, pc}
     9b4:	2000009c 	.word	0x2000009c

000009b8 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     9b8:	b5f0      	push	{r4, r5, r6, r7, lr}
     9ba:	465f      	mov	r7, fp
     9bc:	4656      	mov	r6, sl
     9be:	464d      	mov	r5, r9
     9c0:	4644      	mov	r4, r8
     9c2:	b4f0      	push	{r4, r5, r6, r7}
     9c4:	b089      	sub	sp, #36	; 0x24
     9c6:	1c07      	adds	r7, r0, #0
     9c8:	1c0d      	adds	r5, r1, #0
     9ca:	1c14      	adds	r4, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     9cc:	6039      	str	r1, [r7, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     9ce:	680b      	ldr	r3, [r1, #0]
     9d0:	0798      	lsls	r0, r3, #30
     9d2:	d400      	bmi.n	9d6 <spi_init+0x1e>
     9d4:	e08d      	b.n	af2 <spi_init+0x13a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
     9d6:	6a91      	ldr	r1, [r2, #40]	; 0x28
     9d8:	9103      	str	r1, [sp, #12]
     9da:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
     9dc:	9204      	str	r2, [sp, #16]
     9de:	6b23      	ldr	r3, [r4, #48]	; 0x30
     9e0:	9305      	str	r3, [sp, #20]
     9e2:	6b60      	ldr	r0, [r4, #52]	; 0x34
     9e4:	9006      	str	r0, [sp, #24]
     9e6:	2600      	movs	r6, #0

	if (port_index < PORT_INST_NUM) {
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     9e8:	46b1      	mov	r9, r6
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
     9ea:	221f      	movs	r2, #31
     9ec:	4690      	mov	r8, r2
     9ee:	b2f1      	uxtb	r1, r6
     9f0:	00b3      	lsls	r3, r6, #2
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     9f2:	aa03      	add	r2, sp, #12
     9f4:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     9f6:	2800      	cmp	r0, #0
     9f8:	d102      	bne.n	a00 <spi_init+0x48>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     9fa:	1c28      	adds	r0, r5, #0
     9fc:	4b8f      	ldr	r3, [pc, #572]	; (c3c <spi_init+0x284>)
     9fe:	4798      	blx	r3
		}

		if (current_pinmux == PINMUX_UNUSED) {
     a00:	1c41      	adds	r1, r0, #1
     a02:	d029      	beq.n	a58 <spi_init+0xa0>
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
     a04:	0402      	lsls	r2, r0, #16
     a06:	0c12      	lsrs	r2, r2, #16
     a08:	4694      	mov	ip, r2
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
     a0a:	0c03      	lsrs	r3, r0, #16
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a0c:	b2da      	uxtb	r2, r3
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     a0e:	4649      	mov	r1, r9
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a10:	0618      	lsls	r0, r3, #24
     a12:	d403      	bmi.n	a1c <spi_init+0x64>
		return &(ports[port_index]->Group[group_index]);
     a14:	0951      	lsrs	r1, r2, #5
     a16:	01c9      	lsls	r1, r1, #7
     a18:	4b89      	ldr	r3, [pc, #548]	; (c40 <spi_init+0x288>)
     a1a:	18c9      	adds	r1, r1, r3
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
     a1c:	4640      	mov	r0, r8
     a1e:	4010      	ands	r0, r2

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
     a20:	180b      	adds	r3, r1, r0
     a22:	3340      	adds	r3, #64	; 0x40
     a24:	781b      	ldrb	r3, [r3, #0]
     a26:	469a      	mov	sl, r3
		return SYSTEM_PINMUX_GPIO;
     a28:	2380      	movs	r3, #128	; 0x80
     a2a:	469b      	mov	fp, r3
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
     a2c:	4653      	mov	r3, sl
     a2e:	07db      	lsls	r3, r3, #31
     a30:	d50c      	bpl.n	a4c <spi_init+0x94>
		return SYSTEM_PINMUX_GPIO;
	}

	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
     a32:	0840      	lsrs	r0, r0, #1
     a34:	1809      	adds	r1, r1, r0
     a36:	3130      	adds	r1, #48	; 0x30
     a38:	780b      	ldrb	r3, [r1, #0]
     a3a:	b2db      	uxtb	r3, r3

	if (pin_index & 1) {
     a3c:	07d0      	lsls	r0, r2, #31
     a3e:	d502      	bpl.n	a46 <spi_init+0x8e>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
     a40:	091b      	lsrs	r3, r3, #4
     a42:	469b      	mov	fp, r3
     a44:	e002      	b.n	a4c <spi_init+0x94>
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
     a46:	220f      	movs	r2, #15
     a48:	4013      	ands	r3, r2
     a4a:	469b      	mov	fp, r3

		if (current_pinmux == PINMUX_UNUSED) {
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
     a4c:	45dc      	cmp	ip, fp
     a4e:	d003      	beq.n	a58 <spi_init+0xa0>
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
			module->hw = NULL;
     a50:	2300      	movs	r3, #0
     a52:	603b      	str	r3, [r7, #0]
			return STATUS_ERR_DENIED;
     a54:	201c      	movs	r0, #28
     a56:	e0ea      	b.n	c2e <spi_init+0x276>
     a58:	3601      	adds	r6, #1
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     a5a:	2e04      	cmp	r6, #4
     a5c:	d1c7      	bne.n	9ee <spi_init+0x36>
	}

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
     a5e:	2013      	movs	r0, #19
     a60:	4b78      	ldr	r3, [pc, #480]	; (c44 <spi_init+0x28c>)
     a62:	4798      	blx	r3
     a64:	1c01      	adds	r1, r0, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
     a66:	7823      	ldrb	r3, [r4, #0]
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
     a68:	2600      	movs	r6, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
     a6a:	2b01      	cmp	r3, #1
     a6c:	d111      	bne.n	a92 <spi_init+0xda>
		enum status_code error_code = _sercom_get_sync_baud_val(
     a6e:	69a0      	ldr	r0, [r4, #24]
     a70:	aa02      	add	r2, sp, #8
     a72:	4b75      	ldr	r3, [pc, #468]	; (c48 <spi_init+0x290>)
     a74:	4798      	blx	r3
     a76:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
     a78:	2017      	movs	r0, #23
	if (config->mode == SPI_MODE_MASTER) {
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
     a7a:	2b00      	cmp	r3, #0
     a7c:	d000      	beq.n	a80 <spi_init+0xc8>
     a7e:	e0d6      	b.n	c2e <spi_init+0x276>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
     a80:	7b2b      	ldrb	r3, [r5, #12]
     a82:	b2db      	uxtb	r3, r3
     a84:	aa02      	add	r2, sp, #8
     a86:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
     a88:	201c      	movs	r0, #28
		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
     a8a:	429a      	cmp	r2, r3
     a8c:	d000      	beq.n	a90 <spi_init+0xd8>
     a8e:	e0ce      	b.n	c2e <spi_init+0x276>
			return STATUS_ERR_DENIED;
		}

		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
     a90:	260c      	movs	r6, #12
		}
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x2);
	}
#  endif
	/* Set data order */
	ctrla |= config->data_order;
     a92:	68a2      	ldr	r2, [r4, #8]
     a94:	6861      	ldr	r1, [r4, #4]
     a96:	430a      	orrs	r2, r1

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
     a98:	68e3      	ldr	r3, [r4, #12]
     a9a:	431a      	orrs	r2, r3

	/* Set MUX setting */
	ctrla |= config->mux_setting;
     a9c:	4332      	orrs	r2, r6

	/* Set SPI character size */
	ctrlb |= config->character_size;
     a9e:	7c23      	ldrb	r3, [r4, #16]

	if (config->run_in_standby) {
     aa0:	7c61      	ldrb	r1, [r4, #17]
     aa2:	2900      	cmp	r1, #0
     aa4:	d001      	beq.n	aaa <spi_init+0xf2>
		/* Enable in sleep mode */
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     aa6:	2180      	movs	r1, #128	; 0x80
     aa8:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
     aaa:	7ca1      	ldrb	r1, [r4, #18]
     aac:	2900      	cmp	r1, #0
     aae:	d002      	beq.n	ab6 <spi_init+0xfe>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     ab0:	2180      	movs	r1, #128	; 0x80
     ab2:	0289      	lsls	r1, r1, #10
     ab4:	430b      	orrs	r3, r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
     ab6:	7ce1      	ldrb	r1, [r4, #19]
     ab8:	2900      	cmp	r1, #0
     aba:	d002      	beq.n	ac2 <spi_init+0x10a>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     abc:	2180      	movs	r1, #128	; 0x80
     abe:	0089      	lsls	r1, r1, #2
     ac0:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
     ac2:	7d21      	ldrb	r1, [r4, #20]
     ac4:	2900      	cmp	r1, #0
     ac6:	d002      	beq.n	ace <spi_init+0x116>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     ac8:	2180      	movs	r1, #128	; 0x80
     aca:	0189      	lsls	r1, r1, #6
     acc:	430b      	orrs	r3, r1
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
     ace:	6829      	ldr	r1, [r5, #0]
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
	}
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
     ad0:	2002      	movs	r0, #2
     ad2:	4302      	orrs	r2, r0

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
     ad4:	428a      	cmp	r2, r1
     ad6:	d108      	bne.n	aea <spi_init+0x132>
			spi_module->CTRLB.reg == ctrlb) {
     ad8:	686a      	ldr	r2, [r5, #4]
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
     ada:	429a      	cmp	r2, r3
     adc:	d105      	bne.n	aea <spi_init+0x132>
			spi_module->CTRLB.reg == ctrlb) {
		module->mode           = config->mode;
     ade:	7823      	ldrb	r3, [r4, #0]
     ae0:	717b      	strb	r3, [r7, #5]
		module->character_size = config->character_size;
     ae2:	7c23      	ldrb	r3, [r4, #16]
     ae4:	71bb      	strb	r3, [r7, #6]
		return STATUS_OK;
     ae6:	2000      	movs	r0, #0
     ae8:	e0a1      	b.n	c2e <spi_init+0x276>
	}

	/* Not same config, wipe module pointer and return */
	module->hw = NULL;
     aea:	2300      	movs	r3, #0
     aec:	603b      	str	r3, [r7, #0]

	return STATUS_ERR_DENIED;
     aee:	201c      	movs	r0, #28
     af0:	e09d      	b.n	c2e <spi_init+0x276>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     af2:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     af4:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     af6:	07d9      	lsls	r1, r3, #31
     af8:	d500      	bpl.n	afc <spi_init+0x144>
     afa:	e098      	b.n	c2e <spi_init+0x276>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     afc:	1c28      	adds	r0, r5, #0
     afe:	4b53      	ldr	r3, [pc, #332]	; (c4c <spi_init+0x294>)
     b00:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     b02:	4b53      	ldr	r3, [pc, #332]	; (c50 <spi_init+0x298>)
     b04:	6a19      	ldr	r1, [r3, #32]
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     b06:	1c82      	adds	r2, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     b08:	2601      	movs	r6, #1
     b0a:	4096      	lsls	r6, r2
     b0c:	1c32      	adds	r2, r6, #0
     b0e:	430a      	orrs	r2, r1
     b10:	621a      	str	r2, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     b12:	a907      	add	r1, sp, #28
     b14:	2624      	movs	r6, #36	; 0x24
     b16:	5da3      	ldrb	r3, [r4, r6]
     b18:	700b      	strb	r3, [r1, #0]
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     b1a:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     b1c:	b2c0      	uxtb	r0, r0
     b1e:	4680      	mov	r8, r0
     b20:	4b4c      	ldr	r3, [pc, #304]	; (c54 <spi_init+0x29c>)
     b22:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     b24:	4640      	mov	r0, r8
     b26:	4b4c      	ldr	r3, [pc, #304]	; (c58 <spi_init+0x2a0>)
     b28:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     b2a:	5da0      	ldrb	r0, [r4, r6]
     b2c:	2100      	movs	r1, #0
     b2e:	4b4b      	ldr	r3, [pc, #300]	; (c5c <spi_init+0x2a4>)
     b30:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
     b32:	7823      	ldrb	r3, [r4, #0]
     b34:	2b01      	cmp	r3, #1
     b36:	d103      	bne.n	b40 <spi_init+0x188>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
     b38:	682a      	ldr	r2, [r5, #0]
     b3a:	230c      	movs	r3, #12
     b3c:	4313      	orrs	r3, r2
     b3e:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     b40:	683e      	ldr	r6, [r7, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     b42:	ab02      	add	r3, sp, #8
     b44:	2280      	movs	r2, #128	; 0x80
     b46:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     b48:	2200      	movs	r2, #0
     b4a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     b4c:	2101      	movs	r1, #1
     b4e:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
     b50:	70da      	strb	r2, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
     b52:	7823      	ldrb	r3, [r4, #0]
     b54:	2b00      	cmp	r3, #0
     b56:	d101      	bne.n	b5c <spi_init+0x1a4>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     b58:	ab02      	add	r3, sp, #8
     b5a:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
     b5c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
     b5e:	9203      	str	r2, [sp, #12]
     b60:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
     b62:	9304      	str	r3, [sp, #16]
     b64:	6b20      	ldr	r0, [r4, #48]	; 0x30
     b66:	9005      	str	r0, [sp, #20]
     b68:	6b61      	ldr	r1, [r4, #52]	; 0x34
     b6a:	9106      	str	r1, [sp, #24]
     b6c:	2500      	movs	r5, #0
     b6e:	b2e9      	uxtb	r1, r5
     b70:	00ab      	lsls	r3, r5, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     b72:	aa03      	add	r2, sp, #12
     b74:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     b76:	2800      	cmp	r0, #0
     b78:	d102      	bne.n	b80 <spi_init+0x1c8>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     b7a:	1c30      	adds	r0, r6, #0
     b7c:	4a2f      	ldr	r2, [pc, #188]	; (c3c <spi_init+0x284>)
     b7e:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
     b80:	1c43      	adds	r3, r0, #1
     b82:	d006      	beq.n	b92 <spi_init+0x1da>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     b84:	4669      	mov	r1, sp
     b86:	7208      	strb	r0, [r1, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     b88:	0c00      	lsrs	r0, r0, #16
     b8a:	b2c0      	uxtb	r0, r0
     b8c:	a902      	add	r1, sp, #8
     b8e:	4a34      	ldr	r2, [pc, #208]	; (c60 <spi_init+0x2a8>)
     b90:	4790      	blx	r2
     b92:	3501      	adds	r5, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     b94:	2d04      	cmp	r5, #4
     b96:	d1ea      	bne.n	b6e <spi_init+0x1b6>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
     b98:	7823      	ldrb	r3, [r4, #0]
     b9a:	717b      	strb	r3, [r7, #5]
	module->character_size   = config->character_size;
     b9c:	7c23      	ldrb	r3, [r4, #16]
     b9e:	71bb      	strb	r3, [r7, #6]
	module->receiver_enabled = config->receiver_enable;
     ba0:	7ca3      	ldrb	r3, [r4, #18]
     ba2:	71fb      	strb	r3, [r7, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
     ba4:	7d23      	ldrb	r3, [r4, #20]
     ba6:	723b      	strb	r3, [r7, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
     ba8:	2200      	movs	r2, #0
     baa:	466b      	mov	r3, sp
     bac:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
     bae:	7823      	ldrb	r3, [r4, #0]
     bb0:	2b01      	cmp	r3, #1
     bb2:	d114      	bne.n	bde <spi_init+0x226>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     bb4:	6838      	ldr	r0, [r7, #0]
     bb6:	4b25      	ldr	r3, [pc, #148]	; (c4c <spi_init+0x294>)
     bb8:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     bba:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
     bbc:	b2c0      	uxtb	r0, r0
     bbe:	4b21      	ldr	r3, [pc, #132]	; (c44 <spi_init+0x28c>)
     bc0:	4798      	blx	r3
     bc2:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
     bc4:	69a0      	ldr	r0, [r4, #24]
     bc6:	466a      	mov	r2, sp
     bc8:	3206      	adds	r2, #6
     bca:	4b1f      	ldr	r3, [pc, #124]	; (c48 <spi_init+0x290>)
     bcc:	4798      	blx	r3
     bce:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
     bd0:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
     bd2:	2b00      	cmp	r3, #0
     bd4:	d12b      	bne.n	c2e <spi_init+0x276>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
     bd6:	466b      	mov	r3, sp
     bd8:	3306      	adds	r3, #6
     bda:	781b      	ldrb	r3, [r3, #0]
     bdc:	7333      	strb	r3, [r6, #12]
# endif
	/* Set data order */
	ctrla |= config->data_order;

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
     bde:	68a2      	ldr	r2, [r4, #8]
     be0:	6863      	ldr	r3, [r4, #4]
     be2:	431a      	orrs	r2, r3

	/* Set MUX setting */
	ctrla |= config->mux_setting;
     be4:	68e0      	ldr	r0, [r4, #12]
     be6:	4302      	orrs	r2, r0

	/* Set SPI character size */
	ctrlb |= config->character_size;
     be8:	7c23      	ldrb	r3, [r4, #16]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     bea:	7c61      	ldrb	r1, [r4, #17]
     bec:	2900      	cmp	r1, #0
     bee:	d103      	bne.n	bf8 <spi_init+0x240>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     bf0:	491c      	ldr	r1, [pc, #112]	; (c64 <spi_init+0x2ac>)
     bf2:	7889      	ldrb	r1, [r1, #2]
     bf4:	0788      	lsls	r0, r1, #30
     bf6:	d501      	bpl.n	bfc <spi_init+0x244>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     bf8:	2180      	movs	r1, #128	; 0x80
     bfa:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
     bfc:	7ca1      	ldrb	r1, [r4, #18]
     bfe:	2900      	cmp	r1, #0
     c00:	d002      	beq.n	c08 <spi_init+0x250>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     c02:	2180      	movs	r1, #128	; 0x80
     c04:	0289      	lsls	r1, r1, #10
     c06:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
     c08:	7ce1      	ldrb	r1, [r4, #19]
     c0a:	2900      	cmp	r1, #0
     c0c:	d002      	beq.n	c14 <spi_init+0x25c>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     c0e:	2180      	movs	r1, #128	; 0x80
     c10:	0089      	lsls	r1, r1, #2
     c12:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
     c14:	7d21      	ldrb	r1, [r4, #20]
     c16:	2900      	cmp	r1, #0
     c18:	d002      	beq.n	c20 <spi_init+0x268>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     c1a:	2180      	movs	r1, #128	; 0x80
     c1c:	0189      	lsls	r1, r1, #6
     c1e:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
     c20:	6831      	ldr	r1, [r6, #0]
     c22:	430a      	orrs	r2, r1
     c24:	6032      	str	r2, [r6, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
     c26:	6872      	ldr	r2, [r6, #4]
     c28:	4313      	orrs	r3, r2
     c2a:	6073      	str	r3, [r6, #4]

	return STATUS_OK;
     c2c:	2000      	movs	r0, #0
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
     c2e:	b009      	add	sp, #36	; 0x24
     c30:	bc3c      	pop	{r2, r3, r4, r5}
     c32:	4690      	mov	r8, r2
     c34:	4699      	mov	r9, r3
     c36:	46a2      	mov	sl, r4
     c38:	46ab      	mov	fp, r5
     c3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c3c:	00000729 	.word	0x00000729
     c40:	41004400 	.word	0x41004400
     c44:	00001a61 	.word	0x00001a61
     c48:	000004fd 	.word	0x000004fd
     c4c:	000008b1 	.word	0x000008b1
     c50:	40000400 	.word	0x40000400
     c54:	00001a45 	.word	0x00001a45
     c58:	000019b9 	.word	0x000019b9
     c5c:	000006d9 	.word	0x000006d9
     c60:	00001b21 	.word	0x00001b21
     c64:	41002000 	.word	0x41002000

00000c68 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
     c68:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     c6a:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
     c6c:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     c6e:	2c01      	cmp	r4, #1
     c70:	d16c      	bne.n	d4c <spi_select_slave+0xe4>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
     c72:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     c74:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
     c76:	2c00      	cmp	r4, #0
     c78:	d168      	bne.n	d4c <spi_select_slave+0xe4>
#  endif
	{
		if (select) {
     c7a:	2a00      	cmp	r2, #0
     c7c:	d057      	beq.n	d2e <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
     c7e:	784b      	ldrb	r3, [r1, #1]
     c80:	2b00      	cmp	r3, #0
     c82:	d044      	beq.n	d0e <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     c84:	6802      	ldr	r2, [r0, #0]
     c86:	7e13      	ldrb	r3, [r2, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
     c88:	07dc      	lsls	r4, r3, #31
     c8a:	d40f      	bmi.n	cac <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
     c8c:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     c8e:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     c90:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     c92:	2900      	cmp	r1, #0
     c94:	d103      	bne.n	c9e <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
     c96:	095a      	lsrs	r2, r3, #5
     c98:	01d2      	lsls	r2, r2, #7
     c9a:	492d      	ldr	r1, [pc, #180]	; (d50 <spi_select_slave+0xe8>)
     c9c:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     c9e:	211f      	movs	r1, #31
     ca0:	400b      	ands	r3, r1
     ca2:	2101      	movs	r1, #1
     ca4:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     ca6:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
     ca8:	2305      	movs	r3, #5
     caa:	e04f      	b.n	d4c <spi_select_slave+0xe4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
     cac:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     cae:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     cb0:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     cb2:	2c00      	cmp	r4, #0
     cb4:	d103      	bne.n	cbe <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
     cb6:	095a      	lsrs	r2, r3, #5
     cb8:	01d2      	lsls	r2, r2, #7
     cba:	4c25      	ldr	r4, [pc, #148]	; (d50 <spi_select_slave+0xe8>)
     cbc:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     cbe:	241f      	movs	r4, #31
     cc0:	4023      	ands	r3, r4
     cc2:	2401      	movs	r4, #1
     cc4:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     cc6:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
     cc8:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     cca:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     ccc:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     cce:	07d4      	lsls	r4, r2, #31
     cd0:	d500      	bpl.n	cd4 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     cd2:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
     cd4:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     cd6:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
     cd8:	2a00      	cmp	r2, #0
     cda:	d137      	bne.n	d4c <spi_select_slave+0xe4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     cdc:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     cde:	2104      	movs	r1, #4
     ce0:	7e13      	ldrb	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
     ce2:	420b      	tst	r3, r1
     ce4:	d0fc      	beq.n	ce0 <spi_select_slave+0x78>
     ce6:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     ce8:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     cea:	074c      	lsls	r4, r1, #29
     cec:	d52e      	bpl.n	d4c <spi_select_slave+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     cee:	8b53      	ldrh	r3, [r2, #26]
     cf0:	0759      	lsls	r1, r3, #29
     cf2:	d503      	bpl.n	cfc <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     cf4:	8b51      	ldrh	r1, [r2, #26]
     cf6:	2304      	movs	r3, #4
     cf8:	430b      	orrs	r3, r1
     cfa:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     cfc:	7983      	ldrb	r3, [r0, #6]
     cfe:	2b01      	cmp	r3, #1
     d00:	d102      	bne.n	d08 <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     d02:	6a93      	ldr	r3, [r2, #40]	; 0x28
     d04:	2300      	movs	r3, #0
     d06:	e021      	b.n	d4c <spi_select_slave+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     d08:	6a93      	ldr	r3, [r2, #40]	; 0x28
     d0a:	2300      	movs	r3, #0
     d0c:	e01e      	b.n	d4c <spi_select_slave+0xe4>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
     d0e:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d10:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     d12:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d14:	2900      	cmp	r1, #0
     d16:	d103      	bne.n	d20 <spi_select_slave+0xb8>
		return &(ports[port_index]->Group[group_index]);
     d18:	095a      	lsrs	r2, r3, #5
     d1a:	01d2      	lsls	r2, r2, #7
     d1c:	4c0c      	ldr	r4, [pc, #48]	; (d50 <spi_select_slave+0xe8>)
     d1e:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     d20:	211f      	movs	r1, #31
     d22:	400b      	ands	r3, r1
     d24:	2101      	movs	r1, #1
     d26:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     d28:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     d2a:	2300      	movs	r3, #0
     d2c:	e00e      	b.n	d4c <spi_select_slave+0xe4>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
     d2e:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d30:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     d32:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d34:	2900      	cmp	r1, #0
     d36:	d103      	bne.n	d40 <spi_select_slave+0xd8>
		return &(ports[port_index]->Group[group_index]);
     d38:	095a      	lsrs	r2, r3, #5
     d3a:	01d2      	lsls	r2, r2, #7
     d3c:	4904      	ldr	r1, [pc, #16]	; (d50 <spi_select_slave+0xe8>)
     d3e:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     d40:	211f      	movs	r1, #31
     d42:	400b      	ands	r3, r1
     d44:	2101      	movs	r1, #1
     d46:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     d48:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
     d4a:	2300      	movs	r3, #0
}
     d4c:	1c18      	adds	r0, r3, #0
     d4e:	bd10      	pop	{r4, pc}
     d50:	41004400 	.word	0x41004400

00000d54 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     d54:	b5f0      	push	{r4, r5, r6, r7, lr}
     d56:	465f      	mov	r7, fp
     d58:	4656      	mov	r6, sl
     d5a:	464d      	mov	r5, r9
     d5c:	4644      	mov	r4, r8
     d5e:	b4f0      	push	{r4, r5, r6, r7}
     d60:	b091      	sub	sp, #68	; 0x44
     d62:	1c05      	adds	r5, r0, #0
     d64:	1c0c      	adds	r4, r1, #0
     d66:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     d68:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     d6a:	1c08      	adds	r0, r1, #0
     d6c:	4bad      	ldr	r3, [pc, #692]	; (1024 <usart_init+0x2d0>)
     d6e:	4798      	blx	r3
     d70:	1c02      	adds	r2, r0, #0
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     d72:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     d74:	2005      	movs	r0, #5
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     d76:	07d9      	lsls	r1, r3, #31
     d78:	d500      	bpl.n	d7c <usart_init+0x28>
     d7a:	e14b      	b.n	1014 <usart_init+0x2c0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     d7c:	6823      	ldr	r3, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
     d7e:	201c      	movs	r0, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     d80:	079f      	lsls	r7, r3, #30
     d82:	d500      	bpl.n	d86 <usart_init+0x32>
     d84:	e146      	b.n	1014 <usart_init+0x2c0>
     d86:	4ba8      	ldr	r3, [pc, #672]	; (1028 <usart_init+0x2d4>)
     d88:	6a18      	ldr	r0, [r3, #32]

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
#if (SAML21)
	uint32_t pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     d8a:	1c91      	adds	r1, r2, #2
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
	}

	/* Turn on module in PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     d8c:	2701      	movs	r7, #1
     d8e:	408f      	lsls	r7, r1
     d90:	1c39      	adds	r1, r7, #0
     d92:	4301      	orrs	r1, r0
     d94:	6219      	str	r1, [r3, #32]

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     d96:	a90f      	add	r1, sp, #60	; 0x3c
     d98:	272d      	movs	r7, #45	; 0x2d
     d9a:	5df3      	ldrb	r3, [r6, r7]
     d9c:	700b      	strb	r3, [r1, #0]
#if (SAML21)
	uint32_t pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     d9e:	3214      	adds	r2, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     da0:	b2d2      	uxtb	r2, r2
     da2:	4690      	mov	r8, r2
     da4:	1c10      	adds	r0, r2, #0
     da6:	4ba1      	ldr	r3, [pc, #644]	; (102c <usart_init+0x2d8>)
     da8:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     daa:	4640      	mov	r0, r8
     dac:	4ba0      	ldr	r3, [pc, #640]	; (1030 <usart_init+0x2dc>)
     dae:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     db0:	5df0      	ldrb	r0, [r6, r7]
     db2:	2100      	movs	r1, #0
     db4:	4b9f      	ldr	r3, [pc, #636]	; (1034 <usart_init+0x2e0>)
     db6:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
     db8:	7af3      	ldrb	r3, [r6, #11]
     dba:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
     dbc:	2324      	movs	r3, #36	; 0x24
     dbe:	5cf3      	ldrb	r3, [r6, r3]
     dc0:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     dc2:	2325      	movs	r3, #37	; 0x25
     dc4:	5cf3      	ldrb	r3, [r6, r3]
     dc6:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
     dc8:	7ef3      	ldrb	r3, [r6, #27]
     dca:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     dcc:	7f33      	ldrb	r3, [r6, #28]
     dce:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     dd0:	6829      	ldr	r1, [r5, #0]
     dd2:	4688      	mov	r8, r1

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     dd4:	1c08      	adds	r0, r1, #0
     dd6:	4b93      	ldr	r3, [pc, #588]	; (1024 <usart_init+0x2d0>)
     dd8:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     dda:	3014      	adds	r0, #20

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;
     ddc:	2200      	movs	r2, #0
     dde:	466b      	mov	r3, sp
     de0:	84da      	strh	r2, [r3, #38]	; 0x26

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
     de2:	8a32      	ldrh	r2, [r6, #16]
     de4:	9202      	str	r2, [sp, #8]
     de6:	2380      	movs	r3, #128	; 0x80
     de8:	01db      	lsls	r3, r3, #7
     dea:	429a      	cmp	r2, r3
     dec:	d021      	beq.n	e32 <usart_init+0xde>
     dee:	2380      	movs	r3, #128	; 0x80
     df0:	01db      	lsls	r3, r3, #7
     df2:	429a      	cmp	r2, r3
     df4:	d804      	bhi.n	e00 <usart_init+0xac>
     df6:	2380      	movs	r3, #128	; 0x80
     df8:	019b      	lsls	r3, r3, #6
     dfa:	429a      	cmp	r2, r3
     dfc:	d011      	beq.n	e22 <usart_init+0xce>
     dfe:	e008      	b.n	e12 <usart_init+0xbe>
     e00:	23c0      	movs	r3, #192	; 0xc0
     e02:	01db      	lsls	r3, r3, #7
     e04:	9f02      	ldr	r7, [sp, #8]
     e06:	429f      	cmp	r7, r3
     e08:	d00f      	beq.n	e2a <usart_init+0xd6>
     e0a:	2380      	movs	r3, #128	; 0x80
     e0c:	021b      	lsls	r3, r3, #8
     e0e:	429f      	cmp	r7, r3
     e10:	d003      	beq.n	e1a <usart_init+0xc6>
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     e12:	2710      	movs	r7, #16
     e14:	9706      	str	r7, [sp, #24]
	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     e16:	2700      	movs	r7, #0
     e18:	e00e      	b.n	e38 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     e1a:	2703      	movs	r7, #3
     e1c:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     e1e:	2700      	movs	r7, #0
     e20:	e00a      	b.n	e38 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     e22:	2710      	movs	r7, #16
     e24:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     e26:	2701      	movs	r7, #1
     e28:	e006      	b.n	e38 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     e2a:	2708      	movs	r7, #8
     e2c:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     e2e:	2701      	movs	r7, #1
     e30:	e002      	b.n	e38 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     e32:	2708      	movs	r7, #8
     e34:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     e36:	2700      	movs	r7, #0
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     e38:	6831      	ldr	r1, [r6, #0]
     e3a:	9103      	str	r1, [sp, #12]
		(uint32_t)config->mux_setting |
     e3c:	68f2      	ldr	r2, [r6, #12]
     e3e:	4691      	mov	r9, r2
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     e40:	6973      	ldr	r3, [r6, #20]
     e42:	9304      	str	r3, [sp, #16]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     e44:	7e31      	ldrb	r1, [r6, #24]
     e46:	468a      	mov	sl, r1
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     e48:	2326      	movs	r3, #38	; 0x26
     e4a:	5cf3      	ldrb	r3, [r6, r3]
     e4c:	469b      	mov	fp, r3

	enum status_code status_code = STATUS_OK;

	/* Get baud value from mode and clock */
	switch (config->transfer_mode)
     e4e:	6873      	ldr	r3, [r6, #4]
     e50:	2b00      	cmp	r3, #0
     e52:	d013      	beq.n	e7c <usart_init+0x128>
     e54:	2280      	movs	r2, #128	; 0x80
     e56:	0552      	lsls	r2, r2, #21
     e58:	4293      	cmp	r3, r2
     e5a:	d12e      	bne.n	eba <usart_init+0x166>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
     e5c:	2327      	movs	r3, #39	; 0x27
     e5e:	5cf3      	ldrb	r3, [r6, r3]
     e60:	2b00      	cmp	r3, #0
     e62:	d12e      	bne.n	ec2 <usart_init+0x16e>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     e64:	6a37      	ldr	r7, [r6, #32]
     e66:	b2c0      	uxtb	r0, r0
     e68:	4b73      	ldr	r3, [pc, #460]	; (1038 <usart_init+0x2e4>)
     e6a:	4798      	blx	r3
     e6c:	1c01      	adds	r1, r0, #0
     e6e:	1c38      	adds	r0, r7, #0
     e70:	466a      	mov	r2, sp
     e72:	3226      	adds	r2, #38	; 0x26
     e74:	4b71      	ldr	r3, [pc, #452]	; (103c <usart_init+0x2e8>)
     e76:	4798      	blx	r3
     e78:	1c03      	adds	r3, r0, #0
     e7a:	e01f      	b.n	ebc <usart_init+0x168>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
     e7c:	2327      	movs	r3, #39	; 0x27
     e7e:	5cf3      	ldrb	r3, [r6, r3]
     e80:	2b00      	cmp	r3, #0
     e82:	d00a      	beq.n	e9a <usart_init+0x146>
				status_code =
     e84:	9a06      	ldr	r2, [sp, #24]
     e86:	9200      	str	r2, [sp, #0]
     e88:	6a30      	ldr	r0, [r6, #32]
     e8a:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     e8c:	466a      	mov	r2, sp
     e8e:	3226      	adds	r2, #38	; 0x26
     e90:	1c3b      	adds	r3, r7, #0
     e92:	4f6b      	ldr	r7, [pc, #428]	; (1040 <usart_init+0x2ec>)
     e94:	47b8      	blx	r7
     e96:	1c03      	adds	r3, r0, #0
     e98:	e010      	b.n	ebc <usart_init+0x168>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
     e9a:	6a31      	ldr	r1, [r6, #32]
     e9c:	9107      	str	r1, [sp, #28]
     e9e:	b2c0      	uxtb	r0, r0
     ea0:	4b65      	ldr	r3, [pc, #404]	; (1038 <usart_init+0x2e4>)
     ea2:	4798      	blx	r3
     ea4:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
     ea6:	9a06      	ldr	r2, [sp, #24]
     ea8:	9200      	str	r2, [sp, #0]
     eaa:	9807      	ldr	r0, [sp, #28]
     eac:	466a      	mov	r2, sp
     eae:	3226      	adds	r2, #38	; 0x26
     eb0:	1c3b      	adds	r3, r7, #0
     eb2:	4f63      	ldr	r7, [pc, #396]	; (1040 <usart_init+0x2ec>)
     eb4:	47b8      	blx	r7
     eb6:	1c03      	adds	r3, r0, #0
     eb8:	e000      	b.n	ebc <usart_init+0x168>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
     eba:	2300      	movs	r3, #0
     ebc:	1e18      	subs	r0, r3, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
     ebe:	d000      	beq.n	ec2 <usart_init+0x16e>
     ec0:	e0a8      	b.n	1014 <usart_init+0x2c0>
		/* Abort */
		return status_code;
	}

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
     ec2:	7e73      	ldrb	r3, [r6, #25]
     ec4:	2b00      	cmp	r3, #0
     ec6:	d002      	beq.n	ece <usart_init+0x17a>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     ec8:	7eb3      	ldrb	r3, [r6, #26]
     eca:	4641      	mov	r1, r8
     ecc:	738b      	strb	r3, [r1, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     ece:	682a      	ldr	r2, [r5, #0]
     ed0:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     ed2:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     ed4:	2b00      	cmp	r3, #0
     ed6:	d1fc      	bne.n	ed2 <usart_init+0x17e>
     ed8:	9702      	str	r7, [sp, #8]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
     eda:	466b      	mov	r3, sp
     edc:	3326      	adds	r3, #38	; 0x26
     ede:	881b      	ldrh	r3, [r3, #0]
     ee0:	4642      	mov	r2, r8
     ee2:	8193      	strh	r3, [r2, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     ee4:	464b      	mov	r3, r9
     ee6:	9f03      	ldr	r7, [sp, #12]
     ee8:	433b      	orrs	r3, r7
		(uint32_t)config->mux_setting |
     eea:	9f04      	ldr	r7, [sp, #16]
     eec:	433b      	orrs	r3, r7
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     eee:	6871      	ldr	r1, [r6, #4]
     ef0:	430b      	orrs	r3, r1
		config->sample_rate |
     ef2:	9f02      	ldr	r7, [sp, #8]
     ef4:	431f      	orrs	r7, r3
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     ef6:	4652      	mov	r2, sl
     ef8:	0213      	lsls	r3, r2, #8
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     efa:	431f      	orrs	r7, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     efc:	4659      	mov	r1, fp
     efe:	074b      	lsls	r3, r1, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= config->transfer_mode;
     f00:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
     f02:	2327      	movs	r3, #39	; 0x27
     f04:	5cf3      	ldrb	r3, [r6, r3]
     f06:	2b00      	cmp	r3, #0
     f08:	d101      	bne.n	f0e <usart_init+0x1ba>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     f0a:	2304      	movs	r3, #4
     f0c:	431f      	orrs	r7, r3
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     f0e:	7e71      	ldrb	r1, [r6, #25]
     f10:	0289      	lsls	r1, r1, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     f12:	7f33      	ldrb	r3, [r6, #28]
     f14:	025b      	lsls	r3, r3, #9
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
     f16:	4319      	orrs	r1, r3
     f18:	7af2      	ldrb	r2, [r6, #11]
     f1a:	7ab3      	ldrb	r3, [r6, #10]
     f1c:	4313      	orrs	r3, r2
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     f1e:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     f20:	7f73      	ldrb	r3, [r6, #29]
     f22:	021b      	lsls	r3, r3, #8
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     f24:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     f26:	2324      	movs	r3, #36	; 0x24
     f28:	5cf3      	ldrb	r3, [r6, r3]
     f2a:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     f2c:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     f2e:	2325      	movs	r3, #37	; 0x25
     f30:	5cf3      	ldrb	r3, [r6, r3]
     f32:	041b      	lsls	r3, r3, #16
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
     f34:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);

	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
     f36:	8933      	ldrh	r3, [r6, #8]
     f38:	2bff      	cmp	r3, #255	; 0xff
     f3a:	d00b      	beq.n	f54 <usart_init+0x200>
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     f3c:	7ef2      	ldrb	r2, [r6, #27]
     f3e:	2a00      	cmp	r2, #0
     f40:	d003      	beq.n	f4a <usart_init+0x1f6>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x5);
     f42:	22a0      	movs	r2, #160	; 0xa0
     f44:	04d2      	lsls	r2, r2, #19
     f46:	4317      	orrs	r7, r2
     f48:	e002      	b.n	f50 <usart_init+0x1fc>
		} else {
			ctrla |= SERCOM_USART_CTRLA_FORM(1);
     f4a:	2280      	movs	r2, #128	; 0x80
     f4c:	0452      	lsls	r2, r2, #17
     f4e:	4317      	orrs	r7, r2
		}
#else
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
#endif
		ctrlb |= config->parity;
     f50:	4319      	orrs	r1, r3
     f52:	e005      	b.n	f60 <usart_init+0x20c>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     f54:	7ef3      	ldrb	r3, [r6, #27]
     f56:	2b00      	cmp	r3, #0
     f58:	d002      	beq.n	f60 <usart_init+0x20c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     f5a:	2380      	movs	r3, #128	; 0x80
     f5c:	04db      	lsls	r3, r3, #19
     f5e:	431f      	orrs	r7, r3
		ctrla |= SERCOM_USART_CTRLA_FORM(0);
#endif
	}

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     f60:	232c      	movs	r3, #44	; 0x2c
     f62:	5cf3      	ldrb	r3, [r6, r3]
     f64:	2b00      	cmp	r3, #0
     f66:	d103      	bne.n	f70 <usart_init+0x21c>
     f68:	4b36      	ldr	r3, [pc, #216]	; (1044 <usart_init+0x2f0>)
     f6a:	789b      	ldrb	r3, [r3, #2]
     f6c:	079a      	lsls	r2, r3, #30
     f6e:	d501      	bpl.n	f74 <usart_init+0x220>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     f70:	2380      	movs	r3, #128	; 0x80
     f72:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     f74:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     f76:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     f78:	2b00      	cmp	r3, #0
     f7a:	d1fc      	bne.n	f76 <usart_init+0x222>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
     f7c:	4643      	mov	r3, r8
     f7e:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     f80:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     f82:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     f84:	2b00      	cmp	r3, #0
     f86:	d1fc      	bne.n	f82 <usart_init+0x22e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
     f88:	4641      	mov	r1, r8
     f8a:	600f      	str	r7, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     f8c:	ab0e      	add	r3, sp, #56	; 0x38
     f8e:	2280      	movs	r2, #128	; 0x80
     f90:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     f92:	2200      	movs	r2, #0
     f94:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     f96:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     f98:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
     f9a:	6b32      	ldr	r2, [r6, #48]	; 0x30
     f9c:	920a      	str	r2, [sp, #40]	; 0x28
     f9e:	6b73      	ldr	r3, [r6, #52]	; 0x34
     fa0:	930b      	str	r3, [sp, #44]	; 0x2c
     fa2:	6bb7      	ldr	r7, [r6, #56]	; 0x38
     fa4:	970c      	str	r7, [sp, #48]	; 0x30
     fa6:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
     fa8:	960d      	str	r6, [sp, #52]	; 0x34
     faa:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     fac:	ae0e      	add	r6, sp, #56	; 0x38
     fae:	b2f9      	uxtb	r1, r7
     fb0:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     fb2:	aa0a      	add	r2, sp, #40	; 0x28
     fb4:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     fb6:	2800      	cmp	r0, #0
     fb8:	d102      	bne.n	fc0 <usart_init+0x26c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     fba:	1c20      	adds	r0, r4, #0
     fbc:	4a22      	ldr	r2, [pc, #136]	; (1048 <usart_init+0x2f4>)
     fbe:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
     fc0:	1c43      	adds	r3, r0, #1
     fc2:	d005      	beq.n	fd0 <usart_init+0x27c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     fc4:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     fc6:	0c00      	lsrs	r0, r0, #16
     fc8:	b2c0      	uxtb	r0, r0
     fca:	1c31      	adds	r1, r6, #0
     fcc:	4a1f      	ldr	r2, [pc, #124]	; (104c <usart_init+0x2f8>)
     fce:	4790      	blx	r2
     fd0:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     fd2:	2f04      	cmp	r7, #4
     fd4:	d1eb      	bne.n	fae <usart_init+0x25a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
     fd6:	2300      	movs	r3, #0
     fd8:	60eb      	str	r3, [r5, #12]
     fda:	612b      	str	r3, [r5, #16]
     fdc:	616b      	str	r3, [r5, #20]
     fde:	61ab      	str	r3, [r5, #24]
     fe0:	61eb      	str	r3, [r5, #28]
     fe2:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
     fe4:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
     fe6:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
     fe8:	2200      	movs	r2, #0
     fea:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
     fec:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
     fee:	2330      	movs	r3, #48	; 0x30
     ff0:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
     ff2:	2331      	movs	r3, #49	; 0x31
     ff4:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
     ff6:	2332      	movs	r3, #50	; 0x32
     ff8:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
     ffa:	2333      	movs	r3, #51	; 0x33
     ffc:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     ffe:	6828      	ldr	r0, [r5, #0]
    1000:	4b08      	ldr	r3, [pc, #32]	; (1024 <usart_init+0x2d0>)
    1002:	4798      	blx	r3
    1004:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    1006:	4912      	ldr	r1, [pc, #72]	; (1050 <usart_init+0x2fc>)
    1008:	4b12      	ldr	r3, [pc, #72]	; (1054 <usart_init+0x300>)
    100a:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    100c:	00a4      	lsls	r4, r4, #2
    100e:	4b12      	ldr	r3, [pc, #72]	; (1058 <usart_init+0x304>)
    1010:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    1012:	2000      	movs	r0, #0
}
    1014:	b011      	add	sp, #68	; 0x44
    1016:	bc3c      	pop	{r2, r3, r4, r5}
    1018:	4690      	mov	r8, r2
    101a:	4699      	mov	r9, r3
    101c:	46a2      	mov	sl, r4
    101e:	46ab      	mov	fp, r5
    1020:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1022:	46c0      	nop			; (mov r8, r8)
    1024:	000008b1 	.word	0x000008b1
    1028:	40000400 	.word	0x40000400
    102c:	00001a45 	.word	0x00001a45
    1030:	000019b9 	.word	0x000019b9
    1034:	000006d9 	.word	0x000006d9
    1038:	00001a61 	.word	0x00001a61
    103c:	000004fd 	.word	0x000004fd
    1040:	00000529 	.word	0x00000529
    1044:	41002000 	.word	0x41002000
    1048:	00000729 	.word	0x00000729
    104c:	00001b21 	.word	0x00001b21
    1050:	000011a1 	.word	0x000011a1
    1054:	000008f1 	.word	0x000008f1
    1058:	20000960 	.word	0x20000960

0000105c <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    105c:	b510      	push	{r4, lr}
    105e:	1c02      	adds	r2, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1060:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1062:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    1064:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1066:	2c00      	cmp	r4, #0
    1068:	d00d      	beq.n	1086 <usart_write_wait+0x2a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    106a:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
    106c:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    106e:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    1070:	2a00      	cmp	r2, #0
    1072:	d108      	bne.n	1086 <usart_write_wait+0x2a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1074:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    1076:	2a00      	cmp	r2, #0
    1078:	d1fc      	bne.n	1074 <usart_write_wait+0x18>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    107a:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    107c:	2102      	movs	r1, #2
    107e:	7e1a      	ldrb	r2, [r3, #24]
    1080:	420a      	tst	r2, r1
    1082:	d0fc      	beq.n	107e <usart_write_wait+0x22>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    1084:	2000      	movs	r0, #0
}
    1086:	bd10      	pop	{r4, pc}

00001088 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    1088:	b510      	push	{r4, lr}
    108a:	1c03      	adds	r3, r0, #0

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    108c:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    108e:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    1090:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1092:	2a00      	cmp	r2, #0
    1094:	d033      	beq.n	10fe <usart_read_wait+0x76>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    1096:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    1098:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    109a:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    109c:	2b00      	cmp	r3, #0
    109e:	d12e      	bne.n	10fe <usart_read_wait+0x76>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    10a0:	7e23      	ldrb	r3, [r4, #24]
    10a2:	075a      	lsls	r2, r3, #29
    10a4:	d52b      	bpl.n	10fe <usart_read_wait+0x76>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    10a6:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    10a8:	2b00      	cmp	r3, #0
    10aa:	d1fc      	bne.n	10a6 <usart_read_wait+0x1e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    10ac:	8b63      	ldrh	r3, [r4, #26]
    10ae:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    10b0:	069a      	lsls	r2, r3, #26
    10b2:	d021      	beq.n	10f8 <usart_read_wait+0x70>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    10b4:	079a      	lsls	r2, r3, #30
    10b6:	d503      	bpl.n	10c0 <usart_read_wait+0x38>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    10b8:	2302      	movs	r3, #2
    10ba:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_FORMAT;
    10bc:	201a      	movs	r0, #26
    10be:	e01e      	b.n	10fe <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    10c0:	075a      	lsls	r2, r3, #29
    10c2:	d503      	bpl.n	10cc <usart_read_wait+0x44>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    10c4:	2304      	movs	r3, #4
    10c6:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_OVERFLOW;
    10c8:	201e      	movs	r0, #30
    10ca:	e018      	b.n	10fe <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    10cc:	07da      	lsls	r2, r3, #31
    10ce:	d503      	bpl.n	10d8 <usart_read_wait+0x50>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    10d0:	2301      	movs	r3, #1
    10d2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_DATA;
    10d4:	2013      	movs	r0, #19
    10d6:	e012      	b.n	10fe <usart_read_wait+0x76>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    10d8:	06da      	lsls	r2, r3, #27
    10da:	d505      	bpl.n	10e8 <usart_read_wait+0x60>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    10dc:	8b62      	ldrh	r2, [r4, #26]
    10de:	2310      	movs	r3, #16
    10e0:	4313      	orrs	r3, r2
    10e2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PROTOCOL;
    10e4:	2042      	movs	r0, #66	; 0x42
    10e6:	e00a      	b.n	10fe <usart_read_wait+0x76>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    10e8:	069a      	lsls	r2, r3, #26
    10ea:	d505      	bpl.n	10f8 <usart_read_wait+0x70>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    10ec:	8b62      	ldrh	r2, [r4, #26]
    10ee:	2320      	movs	r3, #32
    10f0:	4313      	orrs	r3, r2
    10f2:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PACKET_COLLISION;
    10f4:	2041      	movs	r0, #65	; 0x41
    10f6:	e002      	b.n	10fe <usart_read_wait+0x76>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    10f8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    10fa:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    10fc:	2000      	movs	r0, #0
}
    10fe:	bd10      	pop	{r4, pc}

00001100 <usart_read_buffer_wait>:
 */
enum status_code usart_read_buffer_wait(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1100:	b5f0      	push	{r4, r5, r6, r7, lr}
    1102:	4657      	mov	r7, sl
    1104:	464e      	mov	r6, r9
    1106:	4645      	mov	r5, r8
    1108:	b4e0      	push	{r5, r6, r7}
    110a:	b082      	sub	sp, #8
    110c:	1c06      	adds	r6, r0, #0
    110e:	4688      	mov	r8, r1
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1110:	2017      	movs	r0, #23
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
    1112:	2a00      	cmp	r2, #0
    1114:	d039      	beq.n	118a <usart_read_buffer_wait+0x8a>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1116:	79b3      	ldrb	r3, [r6, #6]
		return STATUS_ERR_DENIED;
    1118:	201c      	movs	r0, #28
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    111a:	2b00      	cmp	r3, #0
    111c:	d035      	beq.n	118a <usart_read_buffer_wait+0x8a>
		return STATUS_ERR_DENIED;
	}

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    111e:	6835      	ldr	r5, [r6, #0]
    1120:	4692      	mov	sl, r2

	uint16_t rx_pos = 0;
    1122:	2700      	movs	r7, #0
	/* Blocks while buffer is being received */
	while (length--) {
		/* Wait for the USART to have new data and abort operation if it
		 * doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    1124:	2404      	movs	r4, #4
    1126:	481c      	ldr	r0, [pc, #112]	; (1198 <usart_read_buffer_wait+0x98>)
    1128:	4681      	mov	r9, r0
    112a:	e029      	b.n	1180 <usart_read_buffer_wait+0x80>
    112c:	7e2a      	ldrb	r2, [r5, #24]
    112e:	4222      	tst	r2, r4
    1130:	d104      	bne.n	113c <usart_read_buffer_wait+0x3c>
				break;
			} else if (i == USART_TIMEOUT) {
    1132:	2b01      	cmp	r3, #1
    1134:	d021      	beq.n	117a <usart_read_buffer_wait+0x7a>
    1136:	3b01      	subs	r3, #1

	/* Blocks while buffer is being received */
	while (length--) {
		/* Wait for the USART to have new data and abort operation if it
		 * doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    1138:	2b00      	cmp	r3, #0
    113a:	d1f7      	bne.n	112c <usart_read_buffer_wait+0x2c>
				return STATUS_ERR_TIMEOUT;
			}
		}

		enum status_code retval;
		uint16_t received_data = 0;
    113c:	4669      	mov	r1, sp
    113e:	3106      	adds	r1, #6
    1140:	2300      	movs	r3, #0
    1142:	800b      	strh	r3, [r1, #0]

		retval = usart_read_wait(module, &received_data);
    1144:	1c30      	adds	r0, r6, #0
    1146:	4a15      	ldr	r2, [pc, #84]	; (119c <usart_read_buffer_wait+0x9c>)
    1148:	4790      	blx	r2

		if (retval != STATUS_OK) {
    114a:	2800      	cmp	r0, #0
    114c:	d11d      	bne.n	118a <usart_read_buffer_wait+0x8a>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    114e:	1c7b      	adds	r3, r7, #1
    1150:	b29b      	uxth	r3, r3
    1152:	466a      	mov	r2, sp
    1154:	3206      	adds	r2, #6
    1156:	8812      	ldrh	r2, [r2, #0]
    1158:	4640      	mov	r0, r8
    115a:	55c2      	strb	r2, [r0, r7]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    115c:	7971      	ldrb	r1, [r6, #5]
    115e:	2901      	cmp	r1, #1
    1160:	d103      	bne.n	116a <usart_read_buffer_wait+0x6a>
			rx_data[rx_pos++] = (received_data >> 8);
    1162:	1cb9      	adds	r1, r7, #2
    1164:	0a12      	lsrs	r2, r2, #8
    1166:	54c2      	strb	r2, [r0, r3]
    1168:	b28b      	uxth	r3, r1
    116a:	4652      	mov	r2, sl
    116c:	3a01      	subs	r2, #1
    116e:	b292      	uxth	r2, r2
    1170:	4692      	mov	sl, r2
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint16_t rx_pos = 0;

	/* Blocks while buffer is being received */
	while (length--) {
    1172:	2a00      	cmp	r2, #0
    1174:	d103      	bne.n	117e <usart_read_buffer_wait+0x7e>
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
    1176:	2000      	movs	r0, #0
    1178:	e007      	b.n	118a <usart_read_buffer_wait+0x8a>
		 * doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
				break;
			} else if (i == USART_TIMEOUT) {
				return STATUS_ERR_TIMEOUT;
    117a:	2012      	movs	r0, #18
    117c:	e005      	b.n	118a <usart_read_buffer_wait+0x8a>
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint16_t rx_pos = 0;

	/* Blocks while buffer is being received */
	while (length--) {
    117e:	1c1f      	adds	r7, r3, #0
		/* Wait for the USART to have new data and abort operation if it
		 * doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    1180:	7e2b      	ldrb	r3, [r5, #24]
    1182:	4223      	tst	r3, r4
    1184:	d1da      	bne.n	113c <usart_read_buffer_wait+0x3c>
    1186:	464b      	mov	r3, r9
    1188:	e7d0      	b.n	112c <usart_read_buffer_wait+0x2c>
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    118a:	b002      	add	sp, #8
    118c:	bc1c      	pop	{r2, r3, r4}
    118e:	4690      	mov	r8, r2
    1190:	4699      	mov	r9, r3
    1192:	46a2      	mov	sl, r4
    1194:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1196:	46c0      	nop			; (mov r8, r8)
    1198:	0000ffff 	.word	0x0000ffff
    119c:	00001089 	.word	0x00001089

000011a0 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    11a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    11a2:	0080      	lsls	r0, r0, #2
    11a4:	4b64      	ldr	r3, [pc, #400]	; (1338 <_usart_interrupt_handler+0x198>)
    11a6:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    11a8:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    11aa:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    11ac:	2b00      	cmp	r3, #0
    11ae:	d1fc      	bne.n	11aa <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    11b0:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    11b2:	7da6      	ldrb	r6, [r4, #22]
    11b4:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
    11b6:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
    11b8:	5ceb      	ldrb	r3, [r5, r3]
    11ba:	2230      	movs	r2, #48	; 0x30
    11bc:	5caf      	ldrb	r7, [r5, r2]
    11be:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    11c0:	07f1      	lsls	r1, r6, #31
    11c2:	d520      	bpl.n	1206 <_usart_interrupt_handler+0x66>
		if (module->remaining_tx_buffer_length) {
    11c4:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    11c6:	b29b      	uxth	r3, r3
    11c8:	2b00      	cmp	r3, #0
    11ca:	d01a      	beq.n	1202 <_usart_interrupt_handler+0x62>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    11cc:	6aab      	ldr	r3, [r5, #40]	; 0x28
    11ce:	781a      	ldrb	r2, [r3, #0]
    11d0:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    11d2:	1c59      	adds	r1, r3, #1
    11d4:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    11d6:	7969      	ldrb	r1, [r5, #5]
    11d8:	2901      	cmp	r1, #1
    11da:	d104      	bne.n	11e6 <_usart_interrupt_handler+0x46>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    11dc:	7859      	ldrb	r1, [r3, #1]
    11de:	0209      	lsls	r1, r1, #8
    11e0:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    11e2:	3302      	adds	r3, #2
    11e4:	62ab      	str	r3, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    11e6:	05d3      	lsls	r3, r2, #23
    11e8:	0ddb      	lsrs	r3, r3, #23
    11ea:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    11ec:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    11ee:	3b01      	subs	r3, #1
    11f0:	b29b      	uxth	r3, r3
    11f2:	85eb      	strh	r3, [r5, #46]	; 0x2e
    11f4:	2b00      	cmp	r3, #0
    11f6:	d106      	bne.n	1206 <_usart_interrupt_handler+0x66>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    11f8:	2301      	movs	r3, #1
    11fa:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    11fc:	2302      	movs	r3, #2
    11fe:	75a3      	strb	r3, [r4, #22]
    1200:	e001      	b.n	1206 <_usart_interrupt_handler+0x66>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1202:	2301      	movs	r3, #1
    1204:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    1206:	07b2      	lsls	r2, r6, #30
    1208:	d509      	bpl.n	121e <_usart_interrupt_handler+0x7e>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    120a:	2302      	movs	r3, #2
    120c:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    120e:	2200      	movs	r2, #0
    1210:	2333      	movs	r3, #51	; 0x33
    1212:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    1214:	07fb      	lsls	r3, r7, #31
    1216:	d502      	bpl.n	121e <_usart_interrupt_handler+0x7e>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    1218:	1c28      	adds	r0, r5, #0
    121a:	68e9      	ldr	r1, [r5, #12]
    121c:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    121e:	0772      	lsls	r2, r6, #29
    1220:	d56a      	bpl.n	12f8 <_usart_interrupt_handler+0x158>

		if (module->remaining_rx_buffer_length) {
    1222:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1224:	b29b      	uxth	r3, r3
    1226:	2b00      	cmp	r3, #0
    1228:	d064      	beq.n	12f4 <_usart_interrupt_handler+0x154>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    122a:	8b63      	ldrh	r3, [r4, #26]
    122c:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    122e:	0719      	lsls	r1, r3, #28
    1230:	d402      	bmi.n	1238 <_usart_interrupt_handler+0x98>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1232:	223f      	movs	r2, #63	; 0x3f
    1234:	4013      	ands	r3, r2
    1236:	e001      	b.n	123c <_usart_interrupt_handler+0x9c>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    1238:	2237      	movs	r2, #55	; 0x37
    123a:	4013      	ands	r3, r2
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    123c:	2b00      	cmp	r3, #0
    123e:	d037      	beq.n	12b0 <_usart_interrupt_handler+0x110>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    1240:	079a      	lsls	r2, r3, #30
    1242:	d507      	bpl.n	1254 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    1244:	221a      	movs	r2, #26
    1246:	2332      	movs	r3, #50	; 0x32
    1248:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
    124a:	8b62      	ldrh	r2, [r4, #26]
    124c:	2302      	movs	r3, #2
    124e:	4313      	orrs	r3, r2
    1250:	8363      	strh	r3, [r4, #26]
    1252:	e027      	b.n	12a4 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1254:	0759      	lsls	r1, r3, #29
    1256:	d507      	bpl.n	1268 <_usart_interrupt_handler+0xc8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    1258:	221e      	movs	r2, #30
    125a:	2332      	movs	r3, #50	; 0x32
    125c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
    125e:	8b62      	ldrh	r2, [r4, #26]
    1260:	2304      	movs	r3, #4
    1262:	4313      	orrs	r3, r2
    1264:	8363      	strh	r3, [r4, #26]
    1266:	e01d      	b.n	12a4 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1268:	07da      	lsls	r2, r3, #31
    126a:	d507      	bpl.n	127c <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    126c:	2213      	movs	r2, #19
    126e:	2332      	movs	r3, #50	; 0x32
    1270:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
    1272:	8b62      	ldrh	r2, [r4, #26]
    1274:	2301      	movs	r3, #1
    1276:	4313      	orrs	r3, r2
    1278:	8363      	strh	r3, [r4, #26]
    127a:	e013      	b.n	12a4 <_usart_interrupt_handler+0x104>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    127c:	06d9      	lsls	r1, r3, #27
    127e:	d507      	bpl.n	1290 <_usart_interrupt_handler+0xf0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    1280:	2242      	movs	r2, #66	; 0x42
    1282:	2332      	movs	r3, #50	; 0x32
    1284:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    1286:	8b62      	ldrh	r2, [r4, #26]
    1288:	2310      	movs	r3, #16
    128a:	4313      	orrs	r3, r2
    128c:	8363      	strh	r3, [r4, #26]
    128e:	e009      	b.n	12a4 <_usart_interrupt_handler+0x104>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    1290:	2220      	movs	r2, #32
    1292:	421a      	tst	r2, r3
    1294:	d006      	beq.n	12a4 <_usart_interrupt_handler+0x104>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1296:	2241      	movs	r2, #65	; 0x41
    1298:	2332      	movs	r3, #50	; 0x32
    129a:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    129c:	8b62      	ldrh	r2, [r4, #26]
    129e:	2320      	movs	r3, #32
    12a0:	4313      	orrs	r3, r2
    12a2:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    12a4:	077a      	lsls	r2, r7, #29
    12a6:	d527      	bpl.n	12f8 <_usart_interrupt_handler+0x158>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    12a8:	1c28      	adds	r0, r5, #0
    12aa:	696b      	ldr	r3, [r5, #20]
    12ac:	4798      	blx	r3
    12ae:	e023      	b.n	12f8 <_usart_interrupt_handler+0x158>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    12b0:	8d22      	ldrh	r2, [r4, #40]	; 0x28
    12b2:	05d2      	lsls	r2, r2, #23
    12b4:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    12b6:	b2d3      	uxtb	r3, r2
    12b8:	6a69      	ldr	r1, [r5, #36]	; 0x24
    12ba:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    12bc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    12be:	1c59      	adds	r1, r3, #1
    12c0:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    12c2:	7969      	ldrb	r1, [r5, #5]
    12c4:	2901      	cmp	r1, #1
    12c6:	d104      	bne.n	12d2 <_usart_interrupt_handler+0x132>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    12c8:	0a12      	lsrs	r2, r2, #8
    12ca:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    12cc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    12ce:	3301      	adds	r3, #1
    12d0:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    12d2:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    12d4:	3b01      	subs	r3, #1
    12d6:	b29b      	uxth	r3, r3
    12d8:	85ab      	strh	r3, [r5, #44]	; 0x2c
    12da:	2b00      	cmp	r3, #0
    12dc:	d10c      	bne.n	12f8 <_usart_interrupt_handler+0x158>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    12de:	2304      	movs	r3, #4
    12e0:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    12e2:	2200      	movs	r2, #0
    12e4:	2332      	movs	r3, #50	; 0x32
    12e6:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    12e8:	07ba      	lsls	r2, r7, #30
    12ea:	d505      	bpl.n	12f8 <_usart_interrupt_handler+0x158>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    12ec:	1c28      	adds	r0, r5, #0
    12ee:	692b      	ldr	r3, [r5, #16]
    12f0:	4798      	blx	r3
    12f2:	e001      	b.n	12f8 <_usart_interrupt_handler+0x158>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    12f4:	2304      	movs	r3, #4
    12f6:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    12f8:	06f1      	lsls	r1, r6, #27
    12fa:	d507      	bpl.n	130c <_usart_interrupt_handler+0x16c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    12fc:	2310      	movs	r3, #16
    12fe:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    1300:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    1302:	06fa      	lsls	r2, r7, #27
    1304:	d502      	bpl.n	130c <_usart_interrupt_handler+0x16c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    1306:	1c28      	adds	r0, r5, #0
    1308:	69eb      	ldr	r3, [r5, #28]
    130a:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    130c:	06b1      	lsls	r1, r6, #26
    130e:	d507      	bpl.n	1320 <_usart_interrupt_handler+0x180>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    1310:	2320      	movs	r3, #32
    1312:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    1314:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    1316:	073a      	lsls	r2, r7, #28
    1318:	d502      	bpl.n	1320 <_usart_interrupt_handler+0x180>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    131a:	1c28      	adds	r0, r5, #0
    131c:	69ab      	ldr	r3, [r5, #24]
    131e:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    1320:	0731      	lsls	r1, r6, #28
    1322:	d507      	bpl.n	1334 <_usart_interrupt_handler+0x194>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    1324:	2308      	movs	r3, #8
    1326:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    1328:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    132a:	06ba      	lsls	r2, r7, #26
    132c:	d502      	bpl.n	1334 <_usart_interrupt_handler+0x194>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    132e:	6a2b      	ldr	r3, [r5, #32]
    1330:	1c28      	adds	r0, r5, #0
    1332:	4798      	blx	r3
		}
	}
#endif
}
    1334:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1336:	46c0      	nop			; (mov r8, r8)
    1338:	20000960 	.word	0x20000960

0000133c <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    133c:	b508      	push	{r3, lr}
	switch (clock_source) {
    133e:	2808      	cmp	r0, #8
    1340:	d834      	bhi.n	13ac <system_clock_source_get_hz+0x70>
    1342:	0080      	lsls	r0, r0, #2
    1344:	4b1b      	ldr	r3, [pc, #108]	; (13b4 <system_clock_source_get_hz+0x78>)
    1346:	581b      	ldr	r3, [r3, r0]
    1348:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    134a:	2080      	movs	r0, #128	; 0x80
    134c:	0200      	lsls	r0, r0, #8
    134e:	e030      	b.n	13b2 <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    1350:	4b19      	ldr	r3, [pc, #100]	; (13b8 <system_clock_source_get_hz+0x7c>)
    1352:	6918      	ldr	r0, [r3, #16]
    1354:	e02d      	b.n	13b2 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1356:	4b19      	ldr	r3, [pc, #100]	; (13bc <system_clock_source_get_hz+0x80>)
    1358:	6a18      	ldr	r0, [r3, #32]
    135a:	0580      	lsls	r0, r0, #22
    135c:	0f80      	lsrs	r0, r0, #30
    135e:	4b18      	ldr	r3, [pc, #96]	; (13c0 <system_clock_source_get_hz+0x84>)
    1360:	40c3      	lsrs	r3, r0
    1362:	1c18      	adds	r0, r3, #0
    1364:	e025      	b.n	13b2 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    1366:	4b14      	ldr	r3, [pc, #80]	; (13b8 <system_clock_source_get_hz+0x7c>)
    1368:	6958      	ldr	r0, [r3, #20]
    136a:	e022      	b.n	13b2 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    136c:	4b12      	ldr	r3, [pc, #72]	; (13b8 <system_clock_source_get_hz+0x7c>)
    136e:	681b      	ldr	r3, [r3, #0]
    1370:	2002      	movs	r0, #2
    1372:	4018      	ands	r0, r3
    1374:	d01d      	beq.n	13b2 <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1376:	4911      	ldr	r1, [pc, #68]	; (13bc <system_clock_source_get_hz+0x80>)
    1378:	2210      	movs	r2, #16
    137a:	68cb      	ldr	r3, [r1, #12]
    137c:	421a      	tst	r2, r3
    137e:	d0fc      	beq.n	137a <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    1380:	4b0d      	ldr	r3, [pc, #52]	; (13b8 <system_clock_source_get_hz+0x7c>)
    1382:	681b      	ldr	r3, [r3, #0]
    1384:	075a      	lsls	r2, r3, #29
    1386:	d513      	bpl.n	13b0 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1388:	2000      	movs	r0, #0
    138a:	4b0e      	ldr	r3, [pc, #56]	; (13c4 <system_clock_source_get_hz+0x88>)
    138c:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    138e:	4b0a      	ldr	r3, [pc, #40]	; (13b8 <system_clock_source_get_hz+0x7c>)
    1390:	689b      	ldr	r3, [r3, #8]
    1392:	041b      	lsls	r3, r3, #16
    1394:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1396:	4358      	muls	r0, r3
    1398:	e00b      	b.n	13b2 <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    139a:	2350      	movs	r3, #80	; 0x50
    139c:	4a07      	ldr	r2, [pc, #28]	; (13bc <system_clock_source_get_hz+0x80>)
    139e:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    13a0:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    13a2:	075a      	lsls	r2, r3, #29
    13a4:	d505      	bpl.n	13b2 <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    13a6:	4b04      	ldr	r3, [pc, #16]	; (13b8 <system_clock_source_get_hz+0x7c>)
    13a8:	68d8      	ldr	r0, [r3, #12]
    13aa:	e002      	b.n	13b2 <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    13ac:	2000      	movs	r0, #0
    13ae:	e000      	b.n	13b2 <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    13b0:	4805      	ldr	r0, [pc, #20]	; (13c8 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    13b2:	bd08      	pop	{r3, pc}
    13b4:	0000537c 	.word	0x0000537c
    13b8:	200000b4 	.word	0x200000b4
    13bc:	40000800 	.word	0x40000800
    13c0:	007a1200 	.word	0x007a1200
    13c4:	00001a61 	.word	0x00001a61
    13c8:	02dc6c00 	.word	0x02dc6c00

000013cc <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    13cc:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    13ce:	4b0c      	ldr	r3, [pc, #48]	; (1400 <system_clock_source_osc8m_set_config+0x34>)
    13d0:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    13d2:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    13d4:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    13d6:	7840      	ldrb	r0, [r0, #1]
    13d8:	2201      	movs	r2, #1
    13da:	4010      	ands	r0, r2
    13dc:	0180      	lsls	r0, r0, #6
    13de:	2640      	movs	r6, #64	; 0x40
    13e0:	43b4      	bics	r4, r6
    13e2:	4304      	orrs	r4, r0
    13e4:	402a      	ands	r2, r5
    13e6:	01d0      	lsls	r0, r2, #7
    13e8:	2280      	movs	r2, #128	; 0x80
    13ea:	4394      	bics	r4, r2
    13ec:	1c22      	adds	r2, r4, #0
    13ee:	4302      	orrs	r2, r0
    13f0:	2003      	movs	r0, #3
    13f2:	4001      	ands	r1, r0
    13f4:	0209      	lsls	r1, r1, #8
    13f6:	4803      	ldr	r0, [pc, #12]	; (1404 <system_clock_source_osc8m_set_config+0x38>)
    13f8:	4002      	ands	r2, r0
    13fa:	430a      	orrs	r2, r1
    13fc:	621a      	str	r2, [r3, #32]
}
    13fe:	bd70      	pop	{r4, r5, r6, pc}
    1400:	40000800 	.word	0x40000800
    1404:	fffffcff 	.word	0xfffffcff

00001408 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    1408:	b5f0      	push	{r4, r5, r6, r7, lr}
    140a:	464f      	mov	r7, r9
    140c:	4646      	mov	r6, r8
    140e:	b4c0      	push	{r6, r7}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    1410:	4a19      	ldr	r2, [pc, #100]	; (1478 <system_clock_source_osc32k_set_config+0x70>)
    1412:	6994      	ldr	r4, [r2, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    1414:	7841      	ldrb	r1, [r0, #1]
    1416:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    1418:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    141a:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    141c:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    141e:	7943      	ldrb	r3, [r0, #5]
    1420:	4699      	mov	r9, r3

	SYSCTRL->OSC32K  = temp;
    1422:	7880      	ldrb	r0, [r0, #2]
    1424:	2301      	movs	r3, #1
    1426:	4018      	ands	r0, r3
    1428:	0080      	lsls	r0, r0, #2
    142a:	2104      	movs	r1, #4
    142c:	438c      	bics	r4, r1
    142e:	4304      	orrs	r4, r0
    1430:	4660      	mov	r0, ip
    1432:	4018      	ands	r0, r3
    1434:	00c0      	lsls	r0, r0, #3
    1436:	2108      	movs	r1, #8
    1438:	438c      	bics	r4, r1
    143a:	4304      	orrs	r4, r0
    143c:	1c18      	adds	r0, r3, #0
    143e:	4038      	ands	r0, r7
    1440:	0180      	lsls	r0, r0, #6
    1442:	2740      	movs	r7, #64	; 0x40
    1444:	43bc      	bics	r4, r7
    1446:	4304      	orrs	r4, r0
    1448:	1c18      	adds	r0, r3, #0
    144a:	4030      	ands	r0, r6
    144c:	01c0      	lsls	r0, r0, #7
    144e:	2680      	movs	r6, #128	; 0x80
    1450:	43b4      	bics	r4, r6
    1452:	4304      	orrs	r4, r0
    1454:	2007      	movs	r0, #7
    1456:	4028      	ands	r0, r5
    1458:	0200      	lsls	r0, r0, #8
    145a:	4d08      	ldr	r5, [pc, #32]	; (147c <system_clock_source_osc32k_set_config+0x74>)
    145c:	402c      	ands	r4, r5
    145e:	4304      	orrs	r4, r0
    1460:	4649      	mov	r1, r9
    1462:	400b      	ands	r3, r1
    1464:	0319      	lsls	r1, r3, #12
    1466:	4806      	ldr	r0, [pc, #24]	; (1480 <system_clock_source_osc32k_set_config+0x78>)
    1468:	1c23      	adds	r3, r4, #0
    146a:	4003      	ands	r3, r0
    146c:	430b      	orrs	r3, r1
    146e:	6193      	str	r3, [r2, #24]
}
    1470:	bc0c      	pop	{r2, r3}
    1472:	4690      	mov	r8, r2
    1474:	4699      	mov	r9, r3
    1476:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1478:	40000800 	.word	0x40000800
    147c:	fffff8ff 	.word	0xfffff8ff
    1480:	ffffefff 	.word	0xffffefff

00001484 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    1484:	b5f0      	push	{r4, r5, r6, r7, lr}
    1486:	465f      	mov	r7, fp
    1488:	4656      	mov	r6, sl
    148a:	464d      	mov	r5, r9
    148c:	4644      	mov	r4, r8
    148e:	b4f0      	push	{r4, r5, r6, r7}
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    1490:	4a25      	ldr	r2, [pc, #148]	; (1528 <system_clock_source_xosc32k_set_config+0xa4>)
    1492:	8a94      	ldrh	r4, [r2, #20]

	temp.bit.STARTUP = config->startup_time;
    1494:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    1496:	7803      	ldrb	r3, [r0, #0]
    1498:	4259      	negs	r1, r3
    149a:	4159      	adcs	r1, r3
    149c:	468a      	mov	sl, r1
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    149e:	7883      	ldrb	r3, [r0, #2]
    14a0:	469c      	mov	ip, r3
	temp.bit.EN1K = config->enable_1khz_output;
    14a2:	78c1      	ldrb	r1, [r0, #3]
    14a4:	4688      	mov	r8, r1
	temp.bit.EN32K = config->enable_32khz_output;
    14a6:	7903      	ldrb	r3, [r0, #4]
    14a8:	4699      	mov	r9, r3

	temp.bit.ONDEMAND = config->on_demand;
    14aa:	7b46      	ldrb	r6, [r0, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    14ac:	7b07      	ldrb	r7, [r0, #12]
	temp.bit.WRTLOCK  = config->write_once;
    14ae:	7b81      	ldrb	r1, [r0, #14]
    14b0:	468b      	mov	fp, r1

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    14b2:	6880      	ldr	r0, [r0, #8]
    14b4:	4b1d      	ldr	r3, [pc, #116]	; (152c <system_clock_source_xosc32k_set_config+0xa8>)
    14b6:	6158      	str	r0, [r3, #20]

	SYSCTRL->XOSC32K = temp;
    14b8:	2301      	movs	r3, #1
    14ba:	4651      	mov	r1, sl
    14bc:	0088      	lsls	r0, r1, #2
    14be:	2104      	movs	r1, #4
    14c0:	438c      	bics	r4, r1
    14c2:	4304      	orrs	r4, r0
    14c4:	4648      	mov	r0, r9
    14c6:	4018      	ands	r0, r3
    14c8:	00c0      	lsls	r0, r0, #3
    14ca:	2108      	movs	r1, #8
    14cc:	438c      	bics	r4, r1
    14ce:	4304      	orrs	r4, r0
    14d0:	4640      	mov	r0, r8
    14d2:	4018      	ands	r0, r3
    14d4:	0100      	lsls	r0, r0, #4
    14d6:	2110      	movs	r1, #16
    14d8:	438c      	bics	r4, r1
    14da:	4304      	orrs	r4, r0
    14dc:	4660      	mov	r0, ip
    14de:	4018      	ands	r0, r3
    14e0:	0140      	lsls	r0, r0, #5
    14e2:	2120      	movs	r1, #32
    14e4:	438c      	bics	r4, r1
    14e6:	4304      	orrs	r4, r0
    14e8:	1c18      	adds	r0, r3, #0
    14ea:	4038      	ands	r0, r7
    14ec:	0180      	lsls	r0, r0, #6
    14ee:	2740      	movs	r7, #64	; 0x40
    14f0:	43bc      	bics	r4, r7
    14f2:	4304      	orrs	r4, r0
    14f4:	1c18      	adds	r0, r3, #0
    14f6:	4030      	ands	r0, r6
    14f8:	01c0      	lsls	r0, r0, #7
    14fa:	2680      	movs	r6, #128	; 0x80
    14fc:	43b4      	bics	r4, r6
    14fe:	4304      	orrs	r4, r0
    1500:	2007      	movs	r0, #7
    1502:	4028      	ands	r0, r5
    1504:	0200      	lsls	r0, r0, #8
    1506:	4d0a      	ldr	r5, [pc, #40]	; (1530 <system_clock_source_xosc32k_set_config+0xac>)
    1508:	402c      	ands	r4, r5
    150a:	4304      	orrs	r4, r0
    150c:	4659      	mov	r1, fp
    150e:	400b      	ands	r3, r1
    1510:	0319      	lsls	r1, r3, #12
    1512:	4808      	ldr	r0, [pc, #32]	; (1534 <system_clock_source_xosc32k_set_config+0xb0>)
    1514:	1c23      	adds	r3, r4, #0
    1516:	4003      	ands	r3, r0
    1518:	430b      	orrs	r3, r1
    151a:	8293      	strh	r3, [r2, #20]
}
    151c:	bc3c      	pop	{r2, r3, r4, r5}
    151e:	4690      	mov	r8, r2
    1520:	4699      	mov	r9, r3
    1522:	46a2      	mov	sl, r4
    1524:	46ab      	mov	fp, r5
    1526:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1528:	40000800 	.word	0x40000800
    152c:	200000b4 	.word	0x200000b4
    1530:	fffff8ff 	.word	0xfffff8ff
    1534:	ffffefff 	.word	0xffffefff

00001538 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    1538:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    153a:	7a02      	ldrb	r2, [r0, #8]
    153c:	0692      	lsls	r2, r2, #26
    153e:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    1540:	8943      	ldrh	r3, [r0, #10]
    1542:	059b      	lsls	r3, r3, #22
    1544:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    1546:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    1548:	4b15      	ldr	r3, [pc, #84]	; (15a0 <system_clock_source_dfll_set_config+0x68>)
    154a:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    154c:	8881      	ldrh	r1, [r0, #4]
    154e:	8842      	ldrh	r2, [r0, #2]
    1550:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    1552:	79c4      	ldrb	r4, [r0, #7]
    1554:	7982      	ldrb	r2, [r0, #6]
    1556:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    1558:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    155a:	7841      	ldrb	r1, [r0, #1]
    155c:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    155e:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    1560:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    1562:	7803      	ldrb	r3, [r0, #0]
    1564:	2b04      	cmp	r3, #4
    1566:	d10f      	bne.n	1588 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    1568:	7b02      	ldrb	r2, [r0, #12]
    156a:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    156c:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    156e:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1570:	89c3      	ldrh	r3, [r0, #14]
    1572:	041b      	lsls	r3, r3, #16
    1574:	490b      	ldr	r1, [pc, #44]	; (15a4 <system_clock_source_dfll_set_config+0x6c>)
    1576:	400b      	ands	r3, r1
    1578:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    157a:	4b09      	ldr	r3, [pc, #36]	; (15a0 <system_clock_source_dfll_set_config+0x68>)
    157c:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    157e:	6819      	ldr	r1, [r3, #0]
    1580:	2204      	movs	r2, #4
    1582:	430a      	orrs	r2, r1
    1584:	601a      	str	r2, [r3, #0]
    1586:	e009      	b.n	159c <system_clock_source_dfll_set_config+0x64>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    1588:	2b20      	cmp	r3, #32
    158a:	d107      	bne.n	159c <system_clock_source_dfll_set_config+0x64>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    158c:	8a02      	ldrh	r2, [r0, #16]
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    158e:	4b04      	ldr	r3, [pc, #16]	; (15a0 <system_clock_source_dfll_set_config+0x68>)
    1590:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    1592:	6819      	ldr	r1, [r3, #0]
    1594:	2284      	movs	r2, #132	; 0x84
    1596:	00d2      	lsls	r2, r2, #3
    1598:	430a      	orrs	r2, r1
    159a:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    159c:	bd10      	pop	{r4, pc}
    159e:	46c0      	nop			; (mov r8, r8)
    15a0:	200000b4 	.word	0x200000b4
    15a4:	03ff0000 	.word	0x03ff0000

000015a8 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    15a8:	2808      	cmp	r0, #8
    15aa:	d843      	bhi.n	1634 <system_clock_source_enable+0x8c>
    15ac:	0080      	lsls	r0, r0, #2
    15ae:	4b22      	ldr	r3, [pc, #136]	; (1638 <system_clock_source_enable+0x90>)
    15b0:	581b      	ldr	r3, [r3, r0]
    15b2:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    15b4:	2000      	movs	r0, #0
    15b6:	e03e      	b.n	1636 <system_clock_source_enable+0x8e>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    15b8:	4b20      	ldr	r3, [pc, #128]	; (163c <system_clock_source_enable+0x94>)
    15ba:	6a19      	ldr	r1, [r3, #32]
    15bc:	2202      	movs	r2, #2
    15be:	430a      	orrs	r2, r1
    15c0:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    15c2:	2000      	movs	r0, #0
    15c4:	e037      	b.n	1636 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    15c6:	4b1d      	ldr	r3, [pc, #116]	; (163c <system_clock_source_enable+0x94>)
    15c8:	6999      	ldr	r1, [r3, #24]
    15ca:	2202      	movs	r2, #2
    15cc:	430a      	orrs	r2, r1
    15ce:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    15d0:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    15d2:	e030      	b.n	1636 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    15d4:	4b19      	ldr	r3, [pc, #100]	; (163c <system_clock_source_enable+0x94>)
    15d6:	8a19      	ldrh	r1, [r3, #16]
    15d8:	2202      	movs	r2, #2
    15da:	430a      	orrs	r2, r1
    15dc:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    15de:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    15e0:	e029      	b.n	1636 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    15e2:	4b16      	ldr	r3, [pc, #88]	; (163c <system_clock_source_enable+0x94>)
    15e4:	8a99      	ldrh	r1, [r3, #20]
    15e6:	2202      	movs	r2, #2
    15e8:	430a      	orrs	r2, r1
    15ea:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    15ec:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    15ee:	e022      	b.n	1636 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    15f0:	4b13      	ldr	r3, [pc, #76]	; (1640 <system_clock_source_enable+0x98>)
    15f2:	6819      	ldr	r1, [r3, #0]
    15f4:	2202      	movs	r2, #2
    15f6:	430a      	orrs	r2, r1
    15f8:	601a      	str	r2, [r3, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
    15fa:	681a      	ldr	r2, [r3, #0]
    15fc:	4b11      	ldr	r3, [pc, #68]	; (1644 <system_clock_source_enable+0x9c>)
    15fe:	401a      	ands	r2, r3
    1600:	4b0e      	ldr	r3, [pc, #56]	; (163c <system_clock_source_enable+0x94>)
    1602:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1604:	1c19      	adds	r1, r3, #0
    1606:	2210      	movs	r2, #16
    1608:	68cb      	ldr	r3, [r1, #12]
    160a:	421a      	tst	r2, r3
    160c:	d0fc      	beq.n	1608 <system_clock_source_enable+0x60>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    160e:	4a0c      	ldr	r2, [pc, #48]	; (1640 <system_clock_source_enable+0x98>)
    1610:	6891      	ldr	r1, [r2, #8]
    1612:	4b0a      	ldr	r3, [pc, #40]	; (163c <system_clock_source_enable+0x94>)
    1614:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1616:	6851      	ldr	r1, [r2, #4]
    1618:	6299      	str	r1, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    161a:	6812      	ldr	r2, [r2, #0]
    161c:	b292      	uxth	r2, r2
    161e:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1620:	2000      	movs	r0, #0
    1622:	e008      	b.n	1636 <system_clock_source_enable+0x8e>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1624:	4a05      	ldr	r2, [pc, #20]	; (163c <system_clock_source_enable+0x94>)
    1626:	2344      	movs	r3, #68	; 0x44
    1628:	5cd0      	ldrb	r0, [r2, r3]
    162a:	2102      	movs	r1, #2
    162c:	4301      	orrs	r1, r0
    162e:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1630:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    1632:	e000      	b.n	1636 <system_clock_source_enable+0x8e>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1634:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    1636:	4770      	bx	lr
    1638:	000053a0 	.word	0x000053a0
    163c:	40000800 	.word	0x40000800
    1640:	200000b4 	.word	0x200000b4
    1644:	0000ff7f 	.word	0x0000ff7f

00001648 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1648:	b5f0      	push	{r4, r5, r6, r7, lr}
    164a:	4657      	mov	r7, sl
    164c:	464e      	mov	r6, r9
    164e:	4645      	mov	r5, r8
    1650:	b4e0      	push	{r5, r6, r7}
    1652:	b090      	sub	sp, #64	; 0x40
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1654:	22c2      	movs	r2, #194	; 0xc2
    1656:	00d2      	lsls	r2, r2, #3
    1658:	4b5e      	ldr	r3, [pc, #376]	; (17d4 <system_clock_init+0x18c>)
    165a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    165c:	4b5e      	ldr	r3, [pc, #376]	; (17d8 <system_clock_init+0x190>)
    165e:	685a      	ldr	r2, [r3, #4]
    1660:	211e      	movs	r1, #30
    1662:	438a      	bics	r2, r1
    1664:	2104      	movs	r1, #4
    1666:	430a      	orrs	r2, r1
    1668:	605a      	str	r2, [r3, #4]
#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
#elif CONF_CLOCK_GCLK_2_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_2;
#elif CONF_CLOCK_GCLK_3_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_3;
    166a:	2203      	movs	r2, #3
    166c:	ab01      	add	r3, sp, #4
    166e:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1670:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    1672:	4d5a      	ldr	r5, [pc, #360]	; (17dc <system_clock_init+0x194>)
    1674:	b2e0      	uxtb	r0, r4
    1676:	a901      	add	r1, sp, #4
    1678:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    167a:	3401      	adds	r4, #1
    167c:	2c25      	cmp	r4, #37	; 0x25
    167e:	d1f9      	bne.n	1674 <system_clock_init+0x2c>
static inline void system_clock_source_xosc32k_get_config_defaults(
		struct system_clock_source_xosc32k_config *const config)
{
	Assert(config);

	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    1680:	a80c      	add	r0, sp, #48	; 0x30
    1682:	2300      	movs	r3, #0
    1684:	7003      	strb	r3, [r0, #0]
	config->startup_time        = SYSTEM_XOSC32K_STARTUP_16384;
	config->auto_gain_control   = false;
	config->frequency           = 32768UL;
    1686:	2280      	movs	r2, #128	; 0x80
    1688:	0212      	lsls	r2, r2, #8
    168a:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    168c:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    168e:	2201      	movs	r2, #1
    1690:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    1692:	7303      	strb	r3, [r0, #12]
	config->on_demand           = true;
	config->write_once          = false;
    1694:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    1696:	2106      	movs	r1, #6
    1698:	7041      	strb	r1, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
    169a:	7082      	strb	r2, [r0, #2]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    169c:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    169e:	4b50      	ldr	r3, [pc, #320]	; (17e0 <system_clock_init+0x198>)
    16a0:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    16a2:	2005      	movs	r0, #5
    16a4:	4b4f      	ldr	r3, [pc, #316]	; (17e4 <system_clock_init+0x19c>)
    16a6:	4798      	blx	r3

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    16a8:	494a      	ldr	r1, [pc, #296]	; (17d4 <system_clock_init+0x18c>)
    16aa:	2202      	movs	r2, #2
    16ac:	68cb      	ldr	r3, [r1, #12]
	xosc32k_conf.on_demand           = false;
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    16ae:	421a      	tst	r2, r3
    16b0:	d0fc      	beq.n	16ac <system_clock_init+0x64>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    16b2:	4b48      	ldr	r3, [pc, #288]	; (17d4 <system_clock_init+0x18c>)
    16b4:	8a99      	ldrh	r1, [r3, #20]
    16b6:	2280      	movs	r2, #128	; 0x80
    16b8:	430a      	orrs	r2, r1
    16ba:	829a      	strh	r2, [r3, #20]


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			(*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> SYSCTRL_FUSES_OSC32K_Pos);
    16bc:	4a4a      	ldr	r2, [pc, #296]	; (17e8 <system_clock_init+0x1a0>)
    16be:	6811      	ldr	r1, [r2, #0]
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    16c0:	04c9      	lsls	r1, r1, #19
    16c2:	0e49      	lsrs	r1, r1, #25
    16c4:	0409      	lsls	r1, r1, #16
    16c6:	6998      	ldr	r0, [r3, #24]
    16c8:	4a48      	ldr	r2, [pc, #288]	; (17ec <system_clock_init+0x1a4>)
    16ca:	4002      	ands	r2, r0
    16cc:	430a      	orrs	r2, r1
    16ce:	619a      	str	r2, [r3, #24]
static inline void system_clock_source_osc32k_get_config_defaults(
		struct system_clock_source_osc32k_config *const config)
{
	Assert(config);

	config->enable_1khz_output  = true;
    16d0:	a80a      	add	r0, sp, #40	; 0x28
    16d2:	2601      	movs	r6, #1
    16d4:	7046      	strb	r6, [r0, #1]
	config->enable_32khz_output = true;
    16d6:	7086      	strb	r6, [r0, #2]
	config->run_in_standby      = false;
	config->on_demand           = true;
    16d8:	7106      	strb	r6, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    16da:	2407      	movs	r4, #7
    16dc:	7004      	strb	r4, [r0, #0]
	config->write_once          = false;
    16de:	2200      	movs	r2, #0
    16e0:	4690      	mov	r8, r2
    16e2:	7142      	strb	r2, [r0, #5]

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    16e4:	70c6      	strb	r6, [r0, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    16e6:	4b42      	ldr	r3, [pc, #264]	; (17f0 <system_clock_init+0x1a8>)
    16e8:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    16ea:	2004      	movs	r0, #4
    16ec:	4f3d      	ldr	r7, [pc, #244]	; (17e4 <system_clock_init+0x19c>)
    16ee:	47b8      	blx	r7
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    16f0:	a805      	add	r0, sp, #20
    16f2:	2500      	movs	r5, #0
    16f4:	4642      	mov	r2, r8
    16f6:	8042      	strh	r2, [r0, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    16f8:	8082      	strh	r2, [r0, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    16fa:	7185      	strb	r5, [r0, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    16fc:	71c5      	strb	r5, [r0, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
    16fe:	7204      	strb	r4, [r0, #8]
	config->fine_value      = 0xff / 4; /* Midpoint */
    1700:	233f      	movs	r3, #63	; 0x3f
    1702:	8143      	strh	r3, [r0, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    1704:	2204      	movs	r2, #4
    1706:	4691      	mov	r9, r2
    1708:	7002      	strb	r2, [r0, #0]
	dfll_conf.on_demand      = false;
    170a:	7045      	strb	r5, [r0, #1]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    170c:	22b7      	movs	r2, #183	; 0xb7
    170e:	00d2      	lsls	r2, r2, #3
    1710:	8202      	strh	r2, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    1712:	7304      	strb	r4, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    1714:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    1716:	4b37      	ldr	r3, [pc, #220]	; (17f4 <system_clock_init+0x1ac>)
    1718:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    171a:	a804      	add	r0, sp, #16
    171c:	7045      	strb	r5, [r0, #1]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    171e:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    1720:	7085      	strb	r5, [r0, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    1722:	4b35      	ldr	r3, [pc, #212]	; (17f8 <system_clock_init+0x1b0>)
    1724:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1726:	2006      	movs	r0, #6
    1728:	47b8      	blx	r7


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    172a:	4b34      	ldr	r3, [pc, #208]	; (17fc <system_clock_init+0x1b4>)
    172c:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    172e:	ac01      	add	r4, sp, #4
    1730:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    1732:	7065      	strb	r5, [r4, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    1734:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    1736:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    1738:	2305      	movs	r3, #5
    173a:	7023      	strb	r3, [r4, #0]
    173c:	2001      	movs	r0, #1
    173e:	1c21      	adds	r1, r4, #0
    1740:	4b2f      	ldr	r3, [pc, #188]	; (1800 <system_clock_init+0x1b8>)
    1742:	469a      	mov	sl, r3
    1744:	4798      	blx	r3
    1746:	2001      	movs	r0, #1
    1748:	4a2e      	ldr	r2, [pc, #184]	; (1804 <system_clock_init+0x1bc>)
    174a:	4690      	mov	r8, r2
    174c:	4790      	blx	r2
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    174e:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
	config->output_enable      = false;
    1750:	7265      	strb	r5, [r4, #9]
    1752:	464b      	mov	r3, r9
    1754:	7023      	strb	r3, [r4, #0]
    1756:	2220      	movs	r2, #32
    1758:	4691      	mov	r9, r2
    175a:	6062      	str	r2, [r4, #4]
    175c:	7226      	strb	r6, [r4, #8]
    175e:	2002      	movs	r0, #2
    1760:	1c21      	adds	r1, r4, #0
    1762:	47d0      	blx	sl
    1764:	2002      	movs	r0, #2
    1766:	47c0      	blx	r8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    1768:	7065      	strb	r5, [r4, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    176a:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    176c:	7265      	strb	r5, [r4, #9]
    176e:	2303      	movs	r3, #3
    1770:	7023      	strb	r3, [r4, #0]
    1772:	464a      	mov	r2, r9
    1774:	6062      	str	r2, [r4, #4]
    1776:	2004      	movs	r0, #4
    1778:	1c21      	adds	r1, r4, #0
    177a:	47d0      	blx	sl
    177c:	2004      	movs	r0, #4
    177e:	47c0      	blx	r8
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    1780:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    1782:	2000      	movs	r0, #0
    1784:	1c21      	adds	r1, r4, #0
    1786:	4b15      	ldr	r3, [pc, #84]	; (17dc <system_clock_init+0x194>)
    1788:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    178a:	2000      	movs	r0, #0
    178c:	4b1e      	ldr	r3, [pc, #120]	; (1808 <system_clock_init+0x1c0>)
    178e:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    1790:	2007      	movs	r0, #7
    1792:	47b8      	blx	r7

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    1794:	490f      	ldr	r1, [pc, #60]	; (17d4 <system_clock_init+0x18c>)
    1796:	22d0      	movs	r2, #208	; 0xd0
    1798:	68cb      	ldr	r3, [r1, #12]
    179a:	4013      	ands	r3, r2


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    179c:	2bd0      	cmp	r3, #208	; 0xd0
    179e:	d1fb      	bne.n	1798 <system_clock_init+0x150>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    17a0:	4a1a      	ldr	r2, [pc, #104]	; (180c <system_clock_init+0x1c4>)
    17a2:	2300      	movs	r3, #0
    17a4:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    17a6:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    17a8:	7293      	strb	r3, [r2, #10]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    17aa:	a901      	add	r1, sp, #4
    17ac:	2201      	movs	r2, #1
    17ae:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    17b0:	704b      	strb	r3, [r1, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    17b2:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    17b4:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    17b6:	2307      	movs	r3, #7
    17b8:	700b      	strb	r3, [r1, #0]
    17ba:	2000      	movs	r0, #0
    17bc:	4b10      	ldr	r3, [pc, #64]	; (1800 <system_clock_init+0x1b8>)
    17be:	4798      	blx	r3
    17c0:	2000      	movs	r0, #0
    17c2:	4b10      	ldr	r3, [pc, #64]	; (1804 <system_clock_init+0x1bc>)
    17c4:	4798      	blx	r3
#endif
}
    17c6:	b010      	add	sp, #64	; 0x40
    17c8:	bc1c      	pop	{r2, r3, r4}
    17ca:	4690      	mov	r8, r2
    17cc:	4699      	mov	r9, r3
    17ce:	46a2      	mov	sl, r4
    17d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    17d2:	46c0      	nop			; (mov r8, r8)
    17d4:	40000800 	.word	0x40000800
    17d8:	41004000 	.word	0x41004000
    17dc:	00001a45 	.word	0x00001a45
    17e0:	00001485 	.word	0x00001485
    17e4:	000015a9 	.word	0x000015a9
    17e8:	00806024 	.word	0x00806024
    17ec:	ff80ffff 	.word	0xff80ffff
    17f0:	00001409 	.word	0x00001409
    17f4:	00001539 	.word	0x00001539
    17f8:	000013cd 	.word	0x000013cd
    17fc:	00001811 	.word	0x00001811
    1800:	00001835 	.word	0x00001835
    1804:	000018e9 	.word	0x000018e9
    1808:	000019b9 	.word	0x000019b9
    180c:	40000400 	.word	0x40000400

00001810 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    1810:	4b06      	ldr	r3, [pc, #24]	; (182c <system_gclk_init+0x1c>)
    1812:	6999      	ldr	r1, [r3, #24]
    1814:	2208      	movs	r2, #8
    1816:	430a      	orrs	r2, r1
    1818:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    181a:	2201      	movs	r2, #1
    181c:	4b04      	ldr	r3, [pc, #16]	; (1830 <system_gclk_init+0x20>)
    181e:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1820:	1c19      	adds	r1, r3, #0
    1822:	780b      	ldrb	r3, [r1, #0]
    1824:	4213      	tst	r3, r2
    1826:	d1fc      	bne.n	1822 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1828:	4770      	bx	lr
    182a:	46c0      	nop			; (mov r8, r8)
    182c:	40000400 	.word	0x40000400
    1830:	40000c00 	.word	0x40000c00

00001834 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1836:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1838:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    183a:	780d      	ldrb	r5, [r1, #0]
    183c:	022d      	lsls	r5, r5, #8
    183e:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1840:	784b      	ldrb	r3, [r1, #1]
    1842:	2b00      	cmp	r3, #0
    1844:	d002      	beq.n	184c <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1846:	2380      	movs	r3, #128	; 0x80
    1848:	02db      	lsls	r3, r3, #11
    184a:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    184c:	7a4b      	ldrb	r3, [r1, #9]
    184e:	2b00      	cmp	r3, #0
    1850:	d002      	beq.n	1858 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    1852:	2380      	movs	r3, #128	; 0x80
    1854:	031b      	lsls	r3, r3, #12
    1856:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1858:	684c      	ldr	r4, [r1, #4]
    185a:	2c01      	cmp	r4, #1
    185c:	d917      	bls.n	188e <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    185e:	1e63      	subs	r3, r4, #1
    1860:	421c      	tst	r4, r3
    1862:	d10f      	bne.n	1884 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1864:	2c02      	cmp	r4, #2
    1866:	d906      	bls.n	1876 <system_gclk_gen_set_config+0x42>
    1868:	2302      	movs	r3, #2
    186a:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    186c:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    186e:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1870:	429c      	cmp	r4, r3
    1872:	d8fb      	bhi.n	186c <system_gclk_gen_set_config+0x38>
    1874:	e000      	b.n	1878 <system_gclk_gen_set_config+0x44>
    1876:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1878:	0217      	lsls	r7, r2, #8
    187a:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    187c:	2380      	movs	r3, #128	; 0x80
    187e:	035b      	lsls	r3, r3, #13
    1880:	431d      	orrs	r5, r3
    1882:	e004      	b.n	188e <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    1884:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    1886:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    1888:	2380      	movs	r3, #128	; 0x80
    188a:	029b      	lsls	r3, r3, #10
    188c:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    188e:	7a0b      	ldrb	r3, [r1, #8]
    1890:	2b00      	cmp	r3, #0
    1892:	d002      	beq.n	189a <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    1894:	2380      	movs	r3, #128	; 0x80
    1896:	039b      	lsls	r3, r3, #14
    1898:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    189a:	4a0f      	ldr	r2, [pc, #60]	; (18d8 <system_gclk_gen_set_config+0xa4>)
    189c:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    189e:	b25b      	sxtb	r3, r3
    18a0:	2b00      	cmp	r3, #0
    18a2:	dbfb      	blt.n	189c <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    18a4:	4b0d      	ldr	r3, [pc, #52]	; (18dc <system_gclk_gen_set_config+0xa8>)
    18a6:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    18a8:	4b0d      	ldr	r3, [pc, #52]	; (18e0 <system_gclk_gen_set_config+0xac>)
    18aa:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    18ac:	4a0a      	ldr	r2, [pc, #40]	; (18d8 <system_gclk_gen_set_config+0xa4>)
    18ae:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    18b0:	b25b      	sxtb	r3, r3
    18b2:	2b00      	cmp	r3, #0
    18b4:	dbfb      	blt.n	18ae <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    18b6:	4b08      	ldr	r3, [pc, #32]	; (18d8 <system_gclk_gen_set_config+0xa4>)
    18b8:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    18ba:	1c1a      	adds	r2, r3, #0
    18bc:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    18be:	b25b      	sxtb	r3, r3
    18c0:	2b00      	cmp	r3, #0
    18c2:	dbfb      	blt.n	18bc <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    18c4:	4b04      	ldr	r3, [pc, #16]	; (18d8 <system_gclk_gen_set_config+0xa4>)
    18c6:	6859      	ldr	r1, [r3, #4]
    18c8:	2280      	movs	r2, #128	; 0x80
    18ca:	0252      	lsls	r2, r2, #9
    18cc:	400a      	ands	r2, r1
    18ce:	4315      	orrs	r5, r2
    18d0:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    18d2:	4b04      	ldr	r3, [pc, #16]	; (18e4 <system_gclk_gen_set_config+0xb0>)
    18d4:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    18d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    18d8:	40000c00 	.word	0x40000c00
    18dc:	000001a9 	.word	0x000001a9
    18e0:	40000c08 	.word	0x40000c08
    18e4:	000001e9 	.word	0x000001e9

000018e8 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    18e8:	b510      	push	{r4, lr}
    18ea:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    18ec:	4a0b      	ldr	r2, [pc, #44]	; (191c <system_gclk_gen_enable+0x34>)
    18ee:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    18f0:	b25b      	sxtb	r3, r3
    18f2:	2b00      	cmp	r3, #0
    18f4:	dbfb      	blt.n	18ee <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    18f6:	4b0a      	ldr	r3, [pc, #40]	; (1920 <system_gclk_gen_enable+0x38>)
    18f8:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    18fa:	4b0a      	ldr	r3, [pc, #40]	; (1924 <system_gclk_gen_enable+0x3c>)
    18fc:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    18fe:	4a07      	ldr	r2, [pc, #28]	; (191c <system_gclk_gen_enable+0x34>)
    1900:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    1902:	b25b      	sxtb	r3, r3
    1904:	2b00      	cmp	r3, #0
    1906:	dbfb      	blt.n	1900 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1908:	4b04      	ldr	r3, [pc, #16]	; (191c <system_gclk_gen_enable+0x34>)
    190a:	6859      	ldr	r1, [r3, #4]
    190c:	2280      	movs	r2, #128	; 0x80
    190e:	0252      	lsls	r2, r2, #9
    1910:	430a      	orrs	r2, r1
    1912:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1914:	4b04      	ldr	r3, [pc, #16]	; (1928 <system_gclk_gen_enable+0x40>)
    1916:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1918:	bd10      	pop	{r4, pc}
    191a:	46c0      	nop			; (mov r8, r8)
    191c:	40000c00 	.word	0x40000c00
    1920:	000001a9 	.word	0x000001a9
    1924:	40000c04 	.word	0x40000c04
    1928:	000001e9 	.word	0x000001e9

0000192c <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    192c:	b570      	push	{r4, r5, r6, lr}
    192e:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1930:	4a1a      	ldr	r2, [pc, #104]	; (199c <system_gclk_gen_get_hz+0x70>)
    1932:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    1934:	b25b      	sxtb	r3, r3
    1936:	2b00      	cmp	r3, #0
    1938:	dbfb      	blt.n	1932 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    193a:	4b19      	ldr	r3, [pc, #100]	; (19a0 <system_gclk_gen_get_hz+0x74>)
    193c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    193e:	4b19      	ldr	r3, [pc, #100]	; (19a4 <system_gclk_gen_get_hz+0x78>)
    1940:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1942:	4a16      	ldr	r2, [pc, #88]	; (199c <system_gclk_gen_get_hz+0x70>)
    1944:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    1946:	b25b      	sxtb	r3, r3
    1948:	2b00      	cmp	r3, #0
    194a:	dbfb      	blt.n	1944 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    194c:	4e13      	ldr	r6, [pc, #76]	; (199c <system_gclk_gen_get_hz+0x70>)
    194e:	6870      	ldr	r0, [r6, #4]
    1950:	04c0      	lsls	r0, r0, #19
    1952:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1954:	4b14      	ldr	r3, [pc, #80]	; (19a8 <system_gclk_gen_get_hz+0x7c>)
    1956:	4798      	blx	r3
    1958:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    195a:	4b12      	ldr	r3, [pc, #72]	; (19a4 <system_gclk_gen_get_hz+0x78>)
    195c:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    195e:	6876      	ldr	r6, [r6, #4]
    1960:	02f6      	lsls	r6, r6, #11
    1962:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1964:	4b11      	ldr	r3, [pc, #68]	; (19ac <system_gclk_gen_get_hz+0x80>)
    1966:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1968:	4a0c      	ldr	r2, [pc, #48]	; (199c <system_gclk_gen_get_hz+0x70>)
    196a:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    196c:	b25b      	sxtb	r3, r3
    196e:	2b00      	cmp	r3, #0
    1970:	dbfb      	blt.n	196a <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1972:	4b0a      	ldr	r3, [pc, #40]	; (199c <system_gclk_gen_get_hz+0x70>)
    1974:	689c      	ldr	r4, [r3, #8]
    1976:	0a24      	lsrs	r4, r4, #8
    1978:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    197a:	4b0d      	ldr	r3, [pc, #52]	; (19b0 <system_gclk_gen_get_hz+0x84>)
    197c:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    197e:	2e00      	cmp	r6, #0
    1980:	d107      	bne.n	1992 <system_gclk_gen_get_hz+0x66>
    1982:	2c01      	cmp	r4, #1
    1984:	d907      	bls.n	1996 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1986:	1c28      	adds	r0, r5, #0
    1988:	1c21      	adds	r1, r4, #0
    198a:	4b0a      	ldr	r3, [pc, #40]	; (19b4 <system_gclk_gen_get_hz+0x88>)
    198c:	4798      	blx	r3
    198e:	1c05      	adds	r5, r0, #0
    1990:	e001      	b.n	1996 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    1992:	3401      	adds	r4, #1
    1994:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    1996:	1c28      	adds	r0, r5, #0
    1998:	bd70      	pop	{r4, r5, r6, pc}
    199a:	46c0      	nop			; (mov r8, r8)
    199c:	40000c00 	.word	0x40000c00
    19a0:	000001a9 	.word	0x000001a9
    19a4:	40000c04 	.word	0x40000c04
    19a8:	0000133d 	.word	0x0000133d
    19ac:	40000c08 	.word	0x40000c08
    19b0:	000001e9 	.word	0x000001e9
    19b4:	00004ac1 	.word	0x00004ac1

000019b8 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    19b8:	b510      	push	{r4, lr}
    19ba:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    19bc:	4b06      	ldr	r3, [pc, #24]	; (19d8 <system_gclk_chan_enable+0x20>)
    19be:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    19c0:	4b06      	ldr	r3, [pc, #24]	; (19dc <system_gclk_chan_enable+0x24>)
    19c2:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    19c4:	4b06      	ldr	r3, [pc, #24]	; (19e0 <system_gclk_chan_enable+0x28>)
    19c6:	8859      	ldrh	r1, [r3, #2]
    19c8:	2280      	movs	r2, #128	; 0x80
    19ca:	01d2      	lsls	r2, r2, #7
    19cc:	430a      	orrs	r2, r1
    19ce:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    19d0:	4b04      	ldr	r3, [pc, #16]	; (19e4 <system_gclk_chan_enable+0x2c>)
    19d2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    19d4:	bd10      	pop	{r4, pc}
    19d6:	46c0      	nop			; (mov r8, r8)
    19d8:	000001a9 	.word	0x000001a9
    19dc:	40000c02 	.word	0x40000c02
    19e0:	40000c00 	.word	0x40000c00
    19e4:	000001e9 	.word	0x000001e9

000019e8 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    19e8:	b510      	push	{r4, lr}
    19ea:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    19ec:	4b0f      	ldr	r3, [pc, #60]	; (1a2c <system_gclk_chan_disable+0x44>)
    19ee:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    19f0:	4b0f      	ldr	r3, [pc, #60]	; (1a30 <system_gclk_chan_disable+0x48>)
    19f2:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    19f4:	4b0f      	ldr	r3, [pc, #60]	; (1a34 <system_gclk_chan_disable+0x4c>)
    19f6:	8858      	ldrh	r0, [r3, #2]
    19f8:	0500      	lsls	r0, r0, #20
    19fa:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    19fc:	8859      	ldrh	r1, [r3, #2]
    19fe:	4a0e      	ldr	r2, [pc, #56]	; (1a38 <system_gclk_chan_disable+0x50>)
    1a00:	400a      	ands	r2, r1
    1a02:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1a04:	8859      	ldrh	r1, [r3, #2]
    1a06:	4a0d      	ldr	r2, [pc, #52]	; (1a3c <system_gclk_chan_disable+0x54>)
    1a08:	400a      	ands	r2, r1
    1a0a:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1a0c:	1c19      	adds	r1, r3, #0
    1a0e:	2280      	movs	r2, #128	; 0x80
    1a10:	01d2      	lsls	r2, r2, #7
    1a12:	884b      	ldrh	r3, [r1, #2]
    1a14:	4213      	tst	r3, r2
    1a16:	d1fc      	bne.n	1a12 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1a18:	4b06      	ldr	r3, [pc, #24]	; (1a34 <system_gclk_chan_disable+0x4c>)
    1a1a:	0201      	lsls	r1, r0, #8
    1a1c:	8858      	ldrh	r0, [r3, #2]
    1a1e:	4a06      	ldr	r2, [pc, #24]	; (1a38 <system_gclk_chan_disable+0x50>)
    1a20:	4002      	ands	r2, r0
    1a22:	430a      	orrs	r2, r1
    1a24:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1a26:	4b06      	ldr	r3, [pc, #24]	; (1a40 <system_gclk_chan_disable+0x58>)
    1a28:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1a2a:	bd10      	pop	{r4, pc}
    1a2c:	000001a9 	.word	0x000001a9
    1a30:	40000c02 	.word	0x40000c02
    1a34:	40000c00 	.word	0x40000c00
    1a38:	fffff0ff 	.word	0xfffff0ff
    1a3c:	ffffbfff 	.word	0xffffbfff
    1a40:	000001e9 	.word	0x000001e9

00001a44 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    1a44:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1a46:	780c      	ldrb	r4, [r1, #0]
    1a48:	0224      	lsls	r4, r4, #8
    1a4a:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    1a4c:	4b02      	ldr	r3, [pc, #8]	; (1a58 <system_gclk_chan_set_config+0x14>)
    1a4e:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1a50:	b2a4      	uxth	r4, r4
    1a52:	4b02      	ldr	r3, [pc, #8]	; (1a5c <system_gclk_chan_set_config+0x18>)
    1a54:	805c      	strh	r4, [r3, #2]
}
    1a56:	bd10      	pop	{r4, pc}
    1a58:	000019e9 	.word	0x000019e9
    1a5c:	40000c00 	.word	0x40000c00

00001a60 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1a60:	b510      	push	{r4, lr}
    1a62:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1a64:	4b06      	ldr	r3, [pc, #24]	; (1a80 <system_gclk_chan_get_hz+0x20>)
    1a66:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1a68:	4b06      	ldr	r3, [pc, #24]	; (1a84 <system_gclk_chan_get_hz+0x24>)
    1a6a:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1a6c:	4b06      	ldr	r3, [pc, #24]	; (1a88 <system_gclk_chan_get_hz+0x28>)
    1a6e:	885c      	ldrh	r4, [r3, #2]
    1a70:	0524      	lsls	r4, r4, #20
    1a72:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1a74:	4b05      	ldr	r3, [pc, #20]	; (1a8c <system_gclk_chan_get_hz+0x2c>)
    1a76:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1a78:	1c20      	adds	r0, r4, #0
    1a7a:	4b05      	ldr	r3, [pc, #20]	; (1a90 <system_gclk_chan_get_hz+0x30>)
    1a7c:	4798      	blx	r3
}
    1a7e:	bd10      	pop	{r4, pc}
    1a80:	000001a9 	.word	0x000001a9
    1a84:	40000c02 	.word	0x40000c02
    1a88:	40000c00 	.word	0x40000c00
    1a8c:	000001e9 	.word	0x000001e9
    1a90:	0000192d 	.word	0x0000192d

00001a94 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1a94:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1a96:	78d3      	ldrb	r3, [r2, #3]
    1a98:	2b00      	cmp	r3, #0
    1a9a:	d11e      	bne.n	1ada <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1a9c:	7813      	ldrb	r3, [r2, #0]
    1a9e:	2b80      	cmp	r3, #128	; 0x80
    1aa0:	d004      	beq.n	1aac <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1aa2:	061b      	lsls	r3, r3, #24
    1aa4:	2480      	movs	r4, #128	; 0x80
    1aa6:	0264      	lsls	r4, r4, #9
    1aa8:	4323      	orrs	r3, r4
    1aaa:	e000      	b.n	1aae <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    1aac:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1aae:	7854      	ldrb	r4, [r2, #1]
    1ab0:	2502      	movs	r5, #2
    1ab2:	43ac      	bics	r4, r5
    1ab4:	d10a      	bne.n	1acc <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1ab6:	7894      	ldrb	r4, [r2, #2]
    1ab8:	2c00      	cmp	r4, #0
    1aba:	d103      	bne.n	1ac4 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    1abc:	2480      	movs	r4, #128	; 0x80
    1abe:	02a4      	lsls	r4, r4, #10
    1ac0:	4323      	orrs	r3, r4
    1ac2:	e002      	b.n	1aca <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1ac4:	24c0      	movs	r4, #192	; 0xc0
    1ac6:	02e4      	lsls	r4, r4, #11
    1ac8:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1aca:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1acc:	7854      	ldrb	r4, [r2, #1]
    1ace:	3c01      	subs	r4, #1
    1ad0:	2c01      	cmp	r4, #1
    1ad2:	d804      	bhi.n	1ade <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pullup if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1ad4:	4c11      	ldr	r4, [pc, #68]	; (1b1c <_system_pinmux_config+0x88>)
    1ad6:	4023      	ands	r3, r4
    1ad8:	e001      	b.n	1ade <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    1ada:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    1adc:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1ade:	040d      	lsls	r5, r1, #16
    1ae0:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1ae2:	24a0      	movs	r4, #160	; 0xa0
    1ae4:	05e4      	lsls	r4, r4, #23
    1ae6:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1ae8:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1aea:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1aec:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1aee:	24d0      	movs	r4, #208	; 0xd0
    1af0:	0624      	lsls	r4, r4, #24
    1af2:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1af4:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1af6:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1af8:	78d4      	ldrb	r4, [r2, #3]
    1afa:	2c00      	cmp	r4, #0
    1afc:	d10c      	bne.n	1b18 <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1afe:	035c      	lsls	r4, r3, #13
    1b00:	d505      	bpl.n	1b0e <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pullup if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1b02:	7893      	ldrb	r3, [r2, #2]
    1b04:	2b01      	cmp	r3, #1
    1b06:	d101      	bne.n	1b0c <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    1b08:	6181      	str	r1, [r0, #24]
    1b0a:	e000      	b.n	1b0e <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    1b0c:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1b0e:	7853      	ldrb	r3, [r2, #1]
    1b10:	3b01      	subs	r3, #1
    1b12:	2b01      	cmp	r3, #1
    1b14:	d800      	bhi.n	1b18 <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    1b16:	6081      	str	r1, [r0, #8]
		}
	}
}
    1b18:	bd30      	pop	{r4, r5, pc}
    1b1a:	46c0      	nop			; (mov r8, r8)
    1b1c:	fffbffff 	.word	0xfffbffff

00001b20 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1b20:	b508      	push	{r3, lr}
    1b22:	1c03      	adds	r3, r0, #0
    1b24:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1b26:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1b28:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1b2a:	2900      	cmp	r1, #0
    1b2c:	d103      	bne.n	1b36 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1b2e:	0958      	lsrs	r0, r3, #5
    1b30:	01c0      	lsls	r0, r0, #7
    1b32:	4904      	ldr	r1, [pc, #16]	; (1b44 <system_pinmux_pin_set_config+0x24>)
    1b34:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1b36:	211f      	movs	r1, #31
    1b38:	400b      	ands	r3, r1
    1b3a:	2101      	movs	r1, #1
    1b3c:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    1b3e:	4b02      	ldr	r3, [pc, #8]	; (1b48 <system_pinmux_pin_set_config+0x28>)
    1b40:	4798      	blx	r3
}
    1b42:	bd08      	pop	{r3, pc}
    1b44:	41004400 	.word	0x41004400
    1b48:	00001a95 	.word	0x00001a95

00001b4c <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1b4c:	4770      	bx	lr
    1b4e:	46c0      	nop			; (mov r8, r8)

00001b50 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1b50:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1b52:	4b04      	ldr	r3, [pc, #16]	; (1b64 <system_init+0x14>)
    1b54:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1b56:	4b04      	ldr	r3, [pc, #16]	; (1b68 <system_init+0x18>)
    1b58:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1b5a:	4b04      	ldr	r3, [pc, #16]	; (1b6c <system_init+0x1c>)
    1b5c:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1b5e:	4b04      	ldr	r3, [pc, #16]	; (1b70 <system_init+0x20>)
    1b60:	4798      	blx	r3
}
    1b62:	bd08      	pop	{r3, pc}
    1b64:	00001649 	.word	0x00001649
    1b68:	00000219 	.word	0x00000219
    1b6c:	00001b4d 	.word	0x00001b4d
    1b70:	000003e1 	.word	0x000003e1

00001b74 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1b74:	1c93      	adds	r3, r2, #2
    1b76:	009b      	lsls	r3, r3, #2
    1b78:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    1b7a:	2a02      	cmp	r2, #2
    1b7c:	d104      	bne.n	1b88 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    1b7e:	7e02      	ldrb	r2, [r0, #24]
    1b80:	2310      	movs	r3, #16
    1b82:	4313      	orrs	r3, r2
    1b84:	7603      	strb	r3, [r0, #24]
    1b86:	e00c      	b.n	1ba2 <tc_register_callback+0x2e>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    1b88:	2a03      	cmp	r2, #3
    1b8a:	d104      	bne.n	1b96 <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    1b8c:	7e02      	ldrb	r2, [r0, #24]
    1b8e:	2320      	movs	r3, #32
    1b90:	4313      	orrs	r3, r2
    1b92:	7603      	strb	r3, [r0, #24]
    1b94:	e005      	b.n	1ba2 <tc_register_callback+0x2e>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    1b96:	2301      	movs	r3, #1
    1b98:	4093      	lsls	r3, r2
    1b9a:	1c1a      	adds	r2, r3, #0
    1b9c:	7e03      	ldrb	r3, [r0, #24]
    1b9e:	431a      	orrs	r2, r3
    1ba0:	7602      	strb	r2, [r0, #24]
	}
	return STATUS_OK;
}
    1ba2:	2000      	movs	r0, #0
    1ba4:	4770      	bx	lr
    1ba6:	46c0      	nop			; (mov r8, r8)

00001ba8 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    1ba8:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    1baa:	0080      	lsls	r0, r0, #2
    1bac:	4b14      	ldr	r3, [pc, #80]	; (1c00 <_tc_interrupt_handler+0x58>)
    1bae:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    1bb0:	6822      	ldr	r2, [r4, #0]
    1bb2:	7b95      	ldrb	r5, [r2, #14]
    1bb4:	7e23      	ldrb	r3, [r4, #24]
    1bb6:	401d      	ands	r5, r3
    1bb8:	7e63      	ldrb	r3, [r4, #25]
    1bba:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    1bbc:	07eb      	lsls	r3, r5, #31
    1bbe:	d505      	bpl.n	1bcc <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    1bc0:	1c20      	adds	r0, r4, #0
    1bc2:	68a2      	ldr	r2, [r4, #8]
    1bc4:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    1bc6:	2301      	movs	r3, #1
    1bc8:	6822      	ldr	r2, [r4, #0]
    1bca:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    1bcc:	07ab      	lsls	r3, r5, #30
    1bce:	d505      	bpl.n	1bdc <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    1bd0:	1c20      	adds	r0, r4, #0
    1bd2:	68e2      	ldr	r2, [r4, #12]
    1bd4:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    1bd6:	2302      	movs	r3, #2
    1bd8:	6822      	ldr	r2, [r4, #0]
    1bda:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    1bdc:	06eb      	lsls	r3, r5, #27
    1bde:	d505      	bpl.n	1bec <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    1be0:	1c20      	adds	r0, r4, #0
    1be2:	6922      	ldr	r2, [r4, #16]
    1be4:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    1be6:	2310      	movs	r3, #16
    1be8:	6822      	ldr	r2, [r4, #0]
    1bea:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    1bec:	06ab      	lsls	r3, r5, #26
    1bee:	d505      	bpl.n	1bfc <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    1bf0:	1c20      	adds	r0, r4, #0
    1bf2:	6962      	ldr	r2, [r4, #20]
    1bf4:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    1bf6:	6823      	ldr	r3, [r4, #0]
    1bf8:	2220      	movs	r2, #32
    1bfa:	739a      	strb	r2, [r3, #14]
	}
}
    1bfc:	bd38      	pop	{r3, r4, r5, pc}
    1bfe:	46c0      	nop			; (mov r8, r8)
    1c00:	20000978 	.word	0x20000978

00001c04 <TC3_Handler>:
#if (SAML21E) || (SAML21G)
_TC_INTERRUPT_HANDLER(0,0)
_TC_INTERRUPT_HANDLER(1,1)
_TC_INTERRUPT_HANDLER(4,2)
#else
MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    1c04:	b508      	push	{r3, lr}
    1c06:	2000      	movs	r0, #0
    1c08:	4b01      	ldr	r3, [pc, #4]	; (1c10 <TC3_Handler+0xc>)
    1c0a:	4798      	blx	r3
    1c0c:	bd08      	pop	{r3, pc}
    1c0e:	46c0      	nop			; (mov r8, r8)
    1c10:	00001ba9 	.word	0x00001ba9

00001c14 <TC4_Handler>:
    1c14:	b508      	push	{r3, lr}
    1c16:	2001      	movs	r0, #1
    1c18:	4b01      	ldr	r3, [pc, #4]	; (1c20 <TC4_Handler+0xc>)
    1c1a:	4798      	blx	r3
    1c1c:	bd08      	pop	{r3, pc}
    1c1e:	46c0      	nop			; (mov r8, r8)
    1c20:	00001ba9 	.word	0x00001ba9

00001c24 <TC5_Handler>:
    1c24:	b508      	push	{r3, lr}
    1c26:	2002      	movs	r0, #2
    1c28:	4b01      	ldr	r3, [pc, #4]	; (1c30 <TC5_Handler+0xc>)
    1c2a:	4798      	blx	r3
    1c2c:	bd08      	pop	{r3, pc}
    1c2e:	46c0      	nop			; (mov r8, r8)
    1c30:	00001ba9 	.word	0x00001ba9

00001c34 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    1c34:	b570      	push	{r4, r5, r6, lr}
    1c36:	b084      	sub	sp, #16
    1c38:	1c01      	adds	r1, r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    1c3a:	ab01      	add	r3, sp, #4
    1c3c:	4a0a      	ldr	r2, [pc, #40]	; (1c68 <_tc_get_inst_index+0x34>)
    1c3e:	ca70      	ldmia	r2!, {r4, r5, r6}
    1c40:	c370      	stmia	r3!, {r4, r5, r6}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    1c42:	9b01      	ldr	r3, [sp, #4]
    1c44:	4283      	cmp	r3, r0
    1c46:	d00a      	beq.n	1c5e <_tc_get_inst_index+0x2a>
    1c48:	9c02      	ldr	r4, [sp, #8]
    1c4a:	4284      	cmp	r4, r0
    1c4c:	d005      	beq.n	1c5a <_tc_get_inst_index+0x26>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    1c4e:	2000      	movs	r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    1c50:	9d03      	ldr	r5, [sp, #12]
    1c52:	428d      	cmp	r5, r1
    1c54:	d105      	bne.n	1c62 <_tc_get_inst_index+0x2e>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    1c56:	2002      	movs	r0, #2
    1c58:	e002      	b.n	1c60 <_tc_get_inst_index+0x2c>
    1c5a:	2001      	movs	r0, #1
    1c5c:	e000      	b.n	1c60 <_tc_get_inst_index+0x2c>
    1c5e:	2000      	movs	r0, #0
		if (hw == tc_modules[i]) {
			return i;
    1c60:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    1c62:	b004      	add	sp, #16
    1c64:	bd70      	pop	{r4, r5, r6, pc}
    1c66:	46c0      	nop			; (mov r8, r8)
    1c68:	000053c4 	.word	0x000053c4

00001c6c <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    1c6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1c6e:	464f      	mov	r7, r9
    1c70:	4646      	mov	r6, r8
    1c72:	b4c0      	push	{r6, r7}
    1c74:	b087      	sub	sp, #28
    1c76:	1c04      	adds	r4, r0, #0
    1c78:	1c0d      	adds	r5, r1, #0
    1c7a:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    1c7c:	1c08      	adds	r0, r1, #0
    1c7e:	4b90      	ldr	r3, [pc, #576]	; (1ec0 <tc_init+0x254>)
    1c80:	4798      	blx	r3
    1c82:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    1c84:	4f8f      	ldr	r7, [pc, #572]	; (1ec4 <tc_init+0x258>)
    1c86:	1c39      	adds	r1, r7, #0
    1c88:	310c      	adds	r1, #12
    1c8a:	a805      	add	r0, sp, #20
    1c8c:	2203      	movs	r2, #3
    1c8e:	4e8e      	ldr	r6, [pc, #568]	; (1ec8 <tc_init+0x25c>)
    1c90:	47b0      	blx	r6
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    1c92:	1c39      	adds	r1, r7, #0
    1c94:	3110      	adds	r1, #16
    1c96:	a803      	add	r0, sp, #12
    1c98:	2206      	movs	r2, #6
    1c9a:	47b0      	blx	r6
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    1c9c:	2300      	movs	r3, #0
    1c9e:	60a3      	str	r3, [r4, #8]
    1ca0:	60e3      	str	r3, [r4, #12]
    1ca2:	6123      	str	r3, [r4, #16]
    1ca4:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    1ca6:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    1ca8:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    1caa:	4648      	mov	r0, r9
    1cac:	0082      	lsls	r2, r0, #2
    1cae:	4b87      	ldr	r3, [pc, #540]	; (1ecc <tc_init+0x260>)
    1cb0:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    1cb2:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1cb4:	4641      	mov	r1, r8
    1cb6:	788b      	ldrb	r3, [r1, #2]
    1cb8:	2b08      	cmp	r3, #8
    1cba:	d104      	bne.n	1cc6 <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1cbc:	2017      	movs	r0, #23
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1cbe:	464a      	mov	r2, r9
    1cc0:	07d2      	lsls	r2, r2, #31
    1cc2:	d400      	bmi.n	1cc6 <tc_init+0x5a>
    1cc4:	e0f6      	b.n	1eb4 <tc_init+0x248>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    1cc6:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1cc8:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    1cca:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1ccc:	07d9      	lsls	r1, r3, #31
    1cce:	d500      	bpl.n	1cd2 <tc_init+0x66>
    1cd0:	e0f0      	b.n	1eb4 <tc_init+0x248>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1cd2:	7beb      	ldrb	r3, [r5, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    1cd4:	201c      	movs	r0, #28
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1cd6:	06da      	lsls	r2, r3, #27
    1cd8:	d500      	bpl.n	1cdc <tc_init+0x70>
    1cda:	e0eb      	b.n	1eb4 <tc_init+0x248>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    1cdc:	882b      	ldrh	r3, [r5, #0]
    1cde:	0799      	lsls	r1, r3, #30
    1ce0:	d500      	bpl.n	1ce4 <tc_init+0x78>
    1ce2:	e0e7      	b.n	1eb4 <tc_init+0x248>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    1ce4:	4642      	mov	r2, r8
    1ce6:	7c13      	ldrb	r3, [r2, #16]
    1ce8:	2b00      	cmp	r3, #0
    1cea:	d00c      	beq.n	1d06 <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1cec:	a902      	add	r1, sp, #8
    1cee:	2301      	movs	r3, #1
    1cf0:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1cf2:	2200      	movs	r2, #0
    1cf4:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    1cf6:	4640      	mov	r0, r8
    1cf8:	6980      	ldr	r0, [r0, #24]
    1cfa:	7008      	strb	r0, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1cfc:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1cfe:	4642      	mov	r2, r8
    1d00:	7d10      	ldrb	r0, [r2, #20]
    1d02:	4b73      	ldr	r3, [pc, #460]	; (1ed0 <tc_init+0x264>)
    1d04:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    1d06:	4640      	mov	r0, r8
    1d08:	7f03      	ldrb	r3, [r0, #28]
    1d0a:	2b00      	cmp	r3, #0
    1d0c:	d00b      	beq.n	1d26 <tc_init+0xba>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1d0e:	a902      	add	r1, sp, #8
    1d10:	2301      	movs	r3, #1
    1d12:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1d14:	2200      	movs	r2, #0
    1d16:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    1d18:	6a42      	ldr	r2, [r0, #36]	; 0x24
    1d1a:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1d1c:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1d1e:	6a03      	ldr	r3, [r0, #32]
    1d20:	b2d8      	uxtb	r0, r3
    1d22:	4b6b      	ldr	r3, [pc, #428]	; (1ed0 <tc_init+0x264>)
    1d24:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    1d26:	4b6b      	ldr	r3, [pc, #428]	; (1ed4 <tc_init+0x268>)
    1d28:	6a19      	ldr	r1, [r3, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    1d2a:	4648      	mov	r0, r9
    1d2c:	0042      	lsls	r2, r0, #1
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1d2e:	a803      	add	r0, sp, #12
    1d30:	5a12      	ldrh	r2, [r2, r0]
    1d32:	430a      	orrs	r2, r1
    1d34:	621a      	str	r2, [r3, #32]
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    1d36:	4641      	mov	r1, r8
    1d38:	788b      	ldrb	r3, [r1, #2]
    1d3a:	2b08      	cmp	r3, #8
    1d3c:	d108      	bne.n	1d50 <tc_init+0xe4>
    1d3e:	4b65      	ldr	r3, [pc, #404]	; (1ed4 <tc_init+0x268>)
    1d40:	6a1a      	ldr	r2, [r3, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    1d42:	4648      	mov	r0, r9
    1d44:	3001      	adds	r0, #1
    1d46:	0040      	lsls	r0, r0, #1

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1d48:	a903      	add	r1, sp, #12
    1d4a:	5a41      	ldrh	r1, [r0, r1]
    1d4c:	430a      	orrs	r2, r1
    1d4e:	621a      	str	r2, [r3, #32]
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    1d50:	a901      	add	r1, sp, #4
    1d52:	4642      	mov	r2, r8
    1d54:	7813      	ldrb	r3, [r2, #0]
    1d56:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    1d58:	ab05      	add	r3, sp, #20
    1d5a:	4648      	mov	r0, r9
    1d5c:	5c1e      	ldrb	r6, [r3, r0]
    1d5e:	1c30      	adds	r0, r6, #0
    1d60:	4b5d      	ldr	r3, [pc, #372]	; (1ed8 <tc_init+0x26c>)
    1d62:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    1d64:	1c30      	adds	r0, r6, #0
    1d66:	4b5d      	ldr	r3, [pc, #372]	; (1edc <tc_init+0x270>)
    1d68:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    1d6a:	4641      	mov	r1, r8
    1d6c:	8888      	ldrh	r0, [r1, #4]
    1d6e:	890b      	ldrh	r3, [r1, #8]
    1d70:	4303      	orrs	r3, r0
    1d72:	7988      	ldrb	r0, [r1, #6]
    1d74:	788a      	ldrb	r2, [r1, #2]
    1d76:	4310      	orrs	r0, r2
    1d78:	4318      	orrs	r0, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    1d7a:	784b      	ldrb	r3, [r1, #1]
    1d7c:	2b00      	cmp	r3, #0
    1d7e:	d002      	beq.n	1d86 <tc_init+0x11a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    1d80:	2380      	movs	r3, #128	; 0x80
    1d82:	011b      	lsls	r3, r3, #4
    1d84:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1d86:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1d88:	227f      	movs	r2, #127	; 0x7f
    1d8a:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1d8c:	4393      	bics	r3, r2
    1d8e:	d1fc      	bne.n	1d8a <tc_init+0x11e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    1d90:	8028      	strh	r0, [r5, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    1d92:	4642      	mov	r2, r8
    1d94:	7b50      	ldrb	r0, [r2, #13]
	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    1d96:	1e43      	subs	r3, r0, #1
    1d98:	4198      	sbcs	r0, r3
    1d9a:	0080      	lsls	r0, r0, #2
	/* Set ctrlb register */
	if (config->oneshot) {
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
	}

	if (config->count_direction) {
    1d9c:	7b93      	ldrb	r3, [r2, #14]
    1d9e:	2b00      	cmp	r3, #0
    1da0:	d001      	beq.n	1da6 <tc_init+0x13a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    1da2:	2301      	movs	r3, #1
    1da4:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1da6:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1da8:	227f      	movs	r2, #127	; 0x7f
    1daa:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    1dac:	4393      	bics	r3, r2
    1dae:	d1fc      	bne.n	1daa <tc_init+0x13e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    1db0:	23ff      	movs	r3, #255	; 0xff
    1db2:	712b      	strb	r3, [r5, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    1db4:	2800      	cmp	r0, #0
    1db6:	d005      	beq.n	1dc4 <tc_init+0x158>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1db8:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1dba:	227f      	movs	r2, #127	; 0x7f
    1dbc:	7bcb      	ldrb	r3, [r1, #15]
		while (tc_is_syncing(module_inst)) {
    1dbe:	4393      	bics	r3, r2
    1dc0:	d1fc      	bne.n	1dbc <tc_init+0x150>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    1dc2:	7168      	strb	r0, [r5, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    1dc4:	4643      	mov	r3, r8
    1dc6:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    1dc8:	7adb      	ldrb	r3, [r3, #11]
    1dca:	2b00      	cmp	r3, #0
    1dcc:	d001      	beq.n	1dd2 <tc_init+0x166>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1dce:	2310      	movs	r3, #16
    1dd0:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    1dd2:	4641      	mov	r1, r8
    1dd4:	7b0b      	ldrb	r3, [r1, #12]
    1dd6:	2b00      	cmp	r3, #0
    1dd8:	d001      	beq.n	1dde <tc_init+0x172>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1dda:	2320      	movs	r3, #32
    1ddc:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1dde:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1de0:	227f      	movs	r2, #127	; 0x7f
    1de2:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1de4:	4393      	bics	r3, r2
    1de6:	d1fc      	bne.n	1de2 <tc_init+0x176>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    1de8:	71a8      	strb	r0, [r5, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1dea:	6822      	ldr	r2, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1dec:	217f      	movs	r1, #127	; 0x7f
    1dee:	7bd3      	ldrb	r3, [r2, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1df0:	438b      	bics	r3, r1
    1df2:	d1fc      	bne.n	1dee <tc_init+0x182>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    1df4:	7923      	ldrb	r3, [r4, #4]
    1df6:	2b04      	cmp	r3, #4
    1df8:	d005      	beq.n	1e06 <tc_init+0x19a>
    1dfa:	2b08      	cmp	r3, #8
    1dfc:	d041      	beq.n	1e82 <tc_init+0x216>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    1dfe:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    1e00:	2b00      	cmp	r3, #0
    1e02:	d157      	bne.n	1eb4 <tc_init+0x248>
    1e04:	e024      	b.n	1e50 <tc_init+0x1e4>
    1e06:	217f      	movs	r1, #127	; 0x7f
    1e08:	7bd3      	ldrb	r3, [r2, #15]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    1e0a:	438b      	bics	r3, r1
    1e0c:	d1fc      	bne.n	1e08 <tc_init+0x19c>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    1e0e:	2328      	movs	r3, #40	; 0x28
    1e10:	4642      	mov	r2, r8
    1e12:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    1e14:	742b      	strb	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1e16:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1e18:	227f      	movs	r2, #127	; 0x7f
    1e1a:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    1e1c:	4393      	bics	r3, r2
    1e1e:	d1fc      	bne.n	1e1a <tc_init+0x1ae>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    1e20:	2329      	movs	r3, #41	; 0x29
    1e22:	4640      	mov	r0, r8
    1e24:	5cc3      	ldrb	r3, [r0, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    1e26:	752b      	strb	r3, [r5, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1e28:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1e2a:	227f      	movs	r2, #127	; 0x7f
    1e2c:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    1e2e:	4393      	bics	r3, r2
    1e30:	d1fc      	bne.n	1e2c <tc_init+0x1c0>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    1e32:	232a      	movs	r3, #42	; 0x2a
    1e34:	4641      	mov	r1, r8
    1e36:	5ccb      	ldrb	r3, [r1, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    1e38:	762b      	strb	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1e3a:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1e3c:	227f      	movs	r2, #127	; 0x7f
    1e3e:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    1e40:	4393      	bics	r3, r2
    1e42:	d1fc      	bne.n	1e3e <tc_init+0x1d2>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    1e44:	232b      	movs	r3, #43	; 0x2b
    1e46:	4642      	mov	r2, r8
    1e48:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    1e4a:	766b      	strb	r3, [r5, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    1e4c:	2000      	movs	r0, #0
    1e4e:	e031      	b.n	1eb4 <tc_init+0x248>
    1e50:	217f      	movs	r1, #127	; 0x7f
    1e52:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    1e54:	438b      	bics	r3, r1
    1e56:	d1fc      	bne.n	1e52 <tc_init+0x1e6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    1e58:	4640      	mov	r0, r8
    1e5a:	8d03      	ldrh	r3, [r0, #40]	; 0x28
    1e5c:	822b      	strh	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1e5e:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1e60:	227f      	movs	r2, #127	; 0x7f
    1e62:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    1e64:	4393      	bics	r3, r2
    1e66:	d1fc      	bne.n	1e62 <tc_init+0x1f6>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    1e68:	4641      	mov	r1, r8
    1e6a:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    1e6c:	832b      	strh	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1e6e:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1e70:	227f      	movs	r2, #127	; 0x7f
    1e72:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    1e74:	4393      	bics	r3, r2
    1e76:	d1fc      	bne.n	1e72 <tc_init+0x206>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    1e78:	4642      	mov	r2, r8
    1e7a:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    1e7c:	836b      	strh	r3, [r5, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    1e7e:	2000      	movs	r0, #0
    1e80:	e018      	b.n	1eb4 <tc_init+0x248>
    1e82:	217f      	movs	r1, #127	; 0x7f
    1e84:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    1e86:	438b      	bics	r3, r1
    1e88:	d1fc      	bne.n	1e84 <tc_init+0x218>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    1e8a:	4643      	mov	r3, r8
    1e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1e8e:	612b      	str	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1e90:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1e92:	227f      	movs	r2, #127	; 0x7f
    1e94:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    1e96:	4393      	bics	r3, r2
    1e98:	d1fc      	bne.n	1e94 <tc_init+0x228>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    1e9a:	4640      	mov	r0, r8
    1e9c:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    1e9e:	61a8      	str	r0, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1ea0:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1ea2:	227f      	movs	r2, #127	; 0x7f
    1ea4:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    1ea6:	4393      	bics	r3, r2
    1ea8:	d1fc      	bne.n	1ea4 <tc_init+0x238>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    1eaa:	4641      	mov	r1, r8
    1eac:	6b0b      	ldr	r3, [r1, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    1eae:	61eb      	str	r3, [r5, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    1eb0:	2000      	movs	r0, #0
    1eb2:	e7ff      	b.n	1eb4 <tc_init+0x248>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    1eb4:	b007      	add	sp, #28
    1eb6:	bc0c      	pop	{r2, r3}
    1eb8:	4690      	mov	r8, r2
    1eba:	4699      	mov	r9, r3
    1ebc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1ebe:	46c0      	nop			; (mov r8, r8)
    1ec0:	00001c35 	.word	0x00001c35
    1ec4:	000053c4 	.word	0x000053c4
    1ec8:	00004bf1 	.word	0x00004bf1
    1ecc:	20000978 	.word	0x20000978
    1ed0:	00001b21 	.word	0x00001b21
    1ed4:	40000400 	.word	0x40000400
    1ed8:	00001a45 	.word	0x00001a45
    1edc:	000019b9 	.word	0x000019b9

00001ee0 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    1ee0:	6802      	ldr	r2, [r0, #0]
    1ee2:	217f      	movs	r1, #127	; 0x7f
    1ee4:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    1ee6:	438b      	bics	r3, r1
    1ee8:	d1fc      	bne.n	1ee4 <tc_get_count_value+0x4>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    1eea:	7903      	ldrb	r3, [r0, #4]
    1eec:	2b04      	cmp	r3, #4
    1eee:	d005      	beq.n	1efc <tc_get_count_value+0x1c>
    1ef0:	2b08      	cmp	r3, #8
    1ef2:	d009      	beq.n	1f08 <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    1ef4:	2000      	movs	r0, #0
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    1ef6:	2b00      	cmp	r3, #0
    1ef8:	d108      	bne.n	1f0c <tc_get_count_value+0x2c>
    1efa:	e002      	b.n	1f02 <tc_get_count_value+0x22>
		case TC_COUNTER_SIZE_8BIT:
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    1efc:	7c10      	ldrb	r0, [r2, #16]
    1efe:	b2c0      	uxtb	r0, r0
    1f00:	e004      	b.n	1f0c <tc_get_count_value+0x2c>

		case TC_COUNTER_SIZE_16BIT:
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    1f02:	8a10      	ldrh	r0, [r2, #16]
    1f04:	b280      	uxth	r0, r0
    1f06:	e001      	b.n	1f0c <tc_get_count_value+0x2c>

		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
    1f08:	6910      	ldr	r0, [r2, #16]
    1f0a:	e7ff      	b.n	1f0c <tc_get_count_value+0x2c>
	}

	Assert(false);
	return 0;
}
    1f0c:	4770      	bx	lr
    1f0e:	46c0      	nop			; (mov r8, r8)

00001f10 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    1f10:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    1f12:	6804      	ldr	r4, [r0, #0]
    1f14:	257f      	movs	r5, #127	; 0x7f
    1f16:	7be3      	ldrb	r3, [r4, #15]

	while (tc_is_syncing(module_inst)) {
    1f18:	43ab      	bics	r3, r5
    1f1a:	d1fc      	bne.n	1f16 <tc_set_compare_value+0x6>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    1f1c:	7903      	ldrb	r3, [r0, #4]
    1f1e:	2b04      	cmp	r3, #4
    1f20:	d005      	beq.n	1f2e <tc_set_compare_value+0x1e>
    1f22:	2b08      	cmp	r3, #8
    1f24:	d014      	beq.n	1f50 <tc_set_compare_value+0x40>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    1f26:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    1f28:	2b00      	cmp	r3, #0
    1f2a:	d119      	bne.n	1f60 <tc_set_compare_value+0x50>
    1f2c:	e007      	b.n	1f3e <tc_set_compare_value+0x2e>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    1f2e:	2017      	movs	r0, #23
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
		case TC_COUNTER_SIZE_8BIT:
			if (channel_index <
    1f30:	2901      	cmp	r1, #1
    1f32:	d815      	bhi.n	1f60 <tc_set_compare_value+0x50>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT8.CC[channel_index].reg  =
						(uint8_t)compare;
    1f34:	b2d2      	uxtb	r2, r2
	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
		case TC_COUNTER_SIZE_8BIT:
			if (channel_index <
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT8.CC[channel_index].reg  =
    1f36:	1861      	adds	r1, r4, r1
    1f38:	760a      	strb	r2, [r1, #24]
						(uint8_t)compare;
				return STATUS_OK;
    1f3a:	2000      	movs	r0, #0
    1f3c:	e010      	b.n	1f60 <tc_set_compare_value+0x50>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    1f3e:	2017      	movs	r0, #23
						(uint8_t)compare;
				return STATUS_OK;
			}

		case TC_COUNTER_SIZE_16BIT:
			if (channel_index <
    1f40:	2901      	cmp	r1, #1
    1f42:	d80d      	bhi.n	1f60 <tc_set_compare_value+0x50>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT16.CC[channel_index].reg =
						(uint16_t)compare;
    1f44:	b292      	uxth	r2, r2
			}

		case TC_COUNTER_SIZE_16BIT:
			if (channel_index <
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT16.CC[channel_index].reg =
    1f46:	310c      	adds	r1, #12
    1f48:	0049      	lsls	r1, r1, #1
    1f4a:	530a      	strh	r2, [r1, r4]
						(uint16_t)compare;
				return STATUS_OK;
    1f4c:	2000      	movs	r0, #0
    1f4e:	e007      	b.n	1f60 <tc_set_compare_value+0x50>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    1f50:	2017      	movs	r0, #23
						(uint16_t)compare;
				return STATUS_OK;
			}

		case TC_COUNTER_SIZE_32BIT:
			if (channel_index <
    1f52:	2901      	cmp	r1, #1
    1f54:	d804      	bhi.n	1f60 <tc_set_compare_value+0x50>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT32.CC[channel_index].reg =
    1f56:	3106      	adds	r1, #6
    1f58:	0089      	lsls	r1, r1, #2
    1f5a:	510a      	str	r2, [r1, r4]
						(uint32_t)compare;
				return STATUS_OK;
    1f5c:	2000      	movs	r0, #0
    1f5e:	e7ff      	b.n	1f60 <tc_set_compare_value+0x50>
			}
	}

	return STATUS_ERR_INVALID_ARG;
}
    1f60:	bd30      	pop	{r4, r5, pc}
    1f62:	46c0      	nop			; (mov r8, r8)

00001f64 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1f64:	e7fe      	b.n	1f64 <Dummy_Handler>
    1f66:	46c0      	nop			; (mov r8, r8)

00001f68 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    1f68:	b510      	push	{r4, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    1f6a:	4b1c      	ldr	r3, [pc, #112]	; (1fdc <Reset_Handler+0x74>)
    1f6c:	4a1c      	ldr	r2, [pc, #112]	; (1fe0 <Reset_Handler+0x78>)
    1f6e:	429a      	cmp	r2, r3
    1f70:	d003      	beq.n	1f7a <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    1f72:	4b1c      	ldr	r3, [pc, #112]	; (1fe4 <Reset_Handler+0x7c>)
    1f74:	4a19      	ldr	r2, [pc, #100]	; (1fdc <Reset_Handler+0x74>)
    1f76:	429a      	cmp	r2, r3
    1f78:	d304      	bcc.n	1f84 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    1f7a:	4b1b      	ldr	r3, [pc, #108]	; (1fe8 <Reset_Handler+0x80>)
    1f7c:	4a1b      	ldr	r2, [pc, #108]	; (1fec <Reset_Handler+0x84>)
    1f7e:	429a      	cmp	r2, r3
    1f80:	d310      	bcc.n	1fa4 <Reset_Handler+0x3c>
    1f82:	e01b      	b.n	1fbc <Reset_Handler+0x54>
    1f84:	4b1a      	ldr	r3, [pc, #104]	; (1ff0 <Reset_Handler+0x88>)
    1f86:	4817      	ldr	r0, [pc, #92]	; (1fe4 <Reset_Handler+0x7c>)
    1f88:	3003      	adds	r0, #3
    1f8a:	1ac0      	subs	r0, r0, r3
    1f8c:	0880      	lsrs	r0, r0, #2
    1f8e:	3001      	adds	r0, #1
    1f90:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    1f92:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    1f94:	4911      	ldr	r1, [pc, #68]	; (1fdc <Reset_Handler+0x74>)
    1f96:	4a12      	ldr	r2, [pc, #72]	; (1fe0 <Reset_Handler+0x78>)
    1f98:	58d4      	ldr	r4, [r2, r3]
    1f9a:	50cc      	str	r4, [r1, r3]
    1f9c:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    1f9e:	4283      	cmp	r3, r0
    1fa0:	d1fa      	bne.n	1f98 <Reset_Handler+0x30>
    1fa2:	e7ea      	b.n	1f7a <Reset_Handler+0x12>
    1fa4:	4b11      	ldr	r3, [pc, #68]	; (1fec <Reset_Handler+0x84>)
    1fa6:	1d1a      	adds	r2, r3, #4
    1fa8:	490f      	ldr	r1, [pc, #60]	; (1fe8 <Reset_Handler+0x80>)
    1faa:	3103      	adds	r1, #3
    1fac:	1a89      	subs	r1, r1, r2
    1fae:	0889      	lsrs	r1, r1, #2
    1fb0:	0089      	lsls	r1, r1, #2
    1fb2:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    1fb4:	2100      	movs	r1, #0
    1fb6:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    1fb8:	4293      	cmp	r3, r2
    1fba:	d1fc      	bne.n	1fb6 <Reset_Handler+0x4e>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1fbc:	4b0d      	ldr	r3, [pc, #52]	; (1ff4 <Reset_Handler+0x8c>)
    1fbe:	217f      	movs	r1, #127	; 0x7f
    1fc0:	4a0d      	ldr	r2, [pc, #52]	; (1ff8 <Reset_Handler+0x90>)
    1fc2:	438a      	bics	r2, r1
    1fc4:	609a      	str	r2, [r3, #8]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    1fc6:	4b0d      	ldr	r3, [pc, #52]	; (1ffc <Reset_Handler+0x94>)
    1fc8:	6859      	ldr	r1, [r3, #4]
    1fca:	2280      	movs	r2, #128	; 0x80
    1fcc:	430a      	orrs	r2, r1
    1fce:	605a      	str	r2, [r3, #4]

        /* Initialize the C library */
        __libc_init_array();
    1fd0:	4b0b      	ldr	r3, [pc, #44]	; (2000 <STACK_SIZE>)
    1fd2:	4798      	blx	r3

        /* Branch to main function */
        main();
    1fd4:	4b0b      	ldr	r3, [pc, #44]	; (2004 <STACK_SIZE+0x4>)
    1fd6:	4798      	blx	r3
    1fd8:	e7fe      	b.n	1fd8 <Reset_Handler+0x70>
    1fda:	46c0      	nop			; (mov r8, r8)
    1fdc:	20000000 	.word	0x20000000
    1fe0:	000054c8 	.word	0x000054c8
    1fe4:	20000070 	.word	0x20000070
    1fe8:	20000a98 	.word	0x20000a98
    1fec:	20000070 	.word	0x20000070
    1ff0:	20000004 	.word	0x20000004
    1ff4:	e000ed00 	.word	0xe000ed00
    1ff8:	00000000 	.word	0x00000000
    1ffc:	41004000 	.word	0x41004000
    2000:	00004ba5 	.word	0x00004ba5
    2004:	0000486d 	.word	0x0000486d

00002008 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    2008:	b5f0      	push	{r4, r5, r6, r7, lr}
    200a:	4647      	mov	r7, r8
    200c:	b480      	push	{r7}
    200e:	1c0c      	adds	r4, r1, #0
    2010:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    2012:	2800      	cmp	r0, #0
    2014:	d10c      	bne.n	2030 <_read+0x28>
		return -1;
	}

	for (; len > 0; --len) {
    2016:	2a00      	cmp	r2, #0
    2018:	dd0d      	ble.n	2036 <_read+0x2e>
    201a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    201c:	4e09      	ldr	r6, [pc, #36]	; (2044 <_read+0x3c>)
    201e:	4d0a      	ldr	r5, [pc, #40]	; (2048 <_read+0x40>)
    2020:	6830      	ldr	r0, [r6, #0]
    2022:	1c21      	adds	r1, r4, #0
    2024:	682b      	ldr	r3, [r5, #0]
    2026:	4798      	blx	r3
		ptr++;
    2028:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    202a:	42bc      	cmp	r4, r7
    202c:	d1f8      	bne.n	2020 <_read+0x18>
    202e:	e004      	b.n	203a <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    2030:	2001      	movs	r0, #1
    2032:	4240      	negs	r0, r0
    2034:	e002      	b.n	203c <_read+0x34>
	}

	for (; len > 0; --len) {
    2036:	2000      	movs	r0, #0
    2038:	e000      	b.n	203c <_read+0x34>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    203a:	4640      	mov	r0, r8
	}
	return nChars;
}
    203c:	bc04      	pop	{r2}
    203e:	4690      	mov	r8, r2
    2040:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2042:	46c0      	nop			; (mov r8, r8)
    2044:	2000098c 	.word	0x2000098c
    2048:	20000984 	.word	0x20000984

0000204c <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    204c:	b5f0      	push	{r4, r5, r6, r7, lr}
    204e:	4647      	mov	r7, r8
    2050:	b480      	push	{r7}
    2052:	1c0e      	adds	r6, r1, #0
    2054:	1c15      	adds	r5, r2, #0
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    2056:	3801      	subs	r0, #1
    2058:	2802      	cmp	r0, #2
    205a:	d810      	bhi.n	207e <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    205c:	2a00      	cmp	r2, #0
    205e:	d011      	beq.n	2084 <_write+0x38>
    2060:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    2062:	4b0d      	ldr	r3, [pc, #52]	; (2098 <_write+0x4c>)
    2064:	4698      	mov	r8, r3
    2066:	4f0d      	ldr	r7, [pc, #52]	; (209c <_write+0x50>)
    2068:	4643      	mov	r3, r8
    206a:	6818      	ldr	r0, [r3, #0]
    206c:	5d31      	ldrb	r1, [r6, r4]
    206e:	683b      	ldr	r3, [r7, #0]
    2070:	4798      	blx	r3
    2072:	2800      	cmp	r0, #0
    2074:	db08      	blt.n	2088 <_write+0x3c>
			return -1;
		}
		++nChars;
    2076:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    2078:	42a5      	cmp	r5, r4
    207a:	d1f5      	bne.n	2068 <_write+0x1c>
    207c:	e007      	b.n	208e <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    207e:	2001      	movs	r0, #1
    2080:	4240      	negs	r0, r0
    2082:	e005      	b.n	2090 <_write+0x44>
	}

	for (; len != 0; --len) {
    2084:	2000      	movs	r0, #0
    2086:	e003      	b.n	2090 <_write+0x44>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    2088:	2001      	movs	r0, #1
    208a:	4240      	negs	r0, r0
    208c:	e000      	b.n	2090 <_write+0x44>
		}
		++nChars;
    208e:	1c20      	adds	r0, r4, #0
	}
	return nChars;
}
    2090:	bc04      	pop	{r2}
    2092:	4690      	mov	r8, r2
    2094:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2096:	46c0      	nop			; (mov r8, r8)
    2098:	2000098c 	.word	0x2000098c
    209c:	20000988 	.word	0x20000988

000020a0 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    20a0:	4b06      	ldr	r3, [pc, #24]	; (20bc <_sbrk+0x1c>)
    20a2:	681b      	ldr	r3, [r3, #0]
    20a4:	2b00      	cmp	r3, #0
    20a6:	d102      	bne.n	20ae <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    20a8:	4a05      	ldr	r2, [pc, #20]	; (20c0 <_sbrk+0x20>)
    20aa:	4b04      	ldr	r3, [pc, #16]	; (20bc <_sbrk+0x1c>)
    20ac:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    20ae:	4a03      	ldr	r2, [pc, #12]	; (20bc <_sbrk+0x1c>)
    20b0:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    20b2:	1818      	adds	r0, r3, r0
    20b4:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    20b6:	1c18      	adds	r0, r3, #0
    20b8:	4770      	bx	lr
    20ba:	46c0      	nop			; (mov r8, r8)
    20bc:	200000cc 	.word	0x200000cc
    20c0:	20002a98 	.word	0x20002a98

000020c4 <_close>:
	return -1;
}

extern int _close(int file)
{
	return -1;
    20c4:	2001      	movs	r0, #1
}
    20c6:	4240      	negs	r0, r0
    20c8:	4770      	bx	lr
    20ca:	46c0      	nop			; (mov r8, r8)

000020cc <_lseek>:
}

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    20cc:	2000      	movs	r0, #0
    20ce:	4770      	bx	lr

000020d0 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    20d0:	b570      	push	{r4, r5, r6, lr}
    20d2:	b082      	sub	sp, #8
    20d4:	1c05      	adds	r5, r0, #0
    20d6:	1c0e      	adds	r6, r1, #0
	uint16_t temp = 0;
    20d8:	2200      	movs	r2, #0
    20da:	466b      	mov	r3, sp
    20dc:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    20de:	4c06      	ldr	r4, [pc, #24]	; (20f8 <usart_serial_getchar+0x28>)
    20e0:	1c28      	adds	r0, r5, #0
    20e2:	4669      	mov	r1, sp
    20e4:	3106      	adds	r1, #6
    20e6:	47a0      	blx	r4
    20e8:	2800      	cmp	r0, #0
    20ea:	d1f9      	bne.n	20e0 <usart_serial_getchar+0x10>

	*c = temp;
    20ec:	466b      	mov	r3, sp
    20ee:	3306      	adds	r3, #6
    20f0:	881b      	ldrh	r3, [r3, #0]
    20f2:	7033      	strb	r3, [r6, #0]
}
    20f4:	b002      	add	sp, #8
    20f6:	bd70      	pop	{r4, r5, r6, pc}
    20f8:	00001089 	.word	0x00001089

000020fc <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    20fc:	b570      	push	{r4, r5, r6, lr}
    20fe:	1c06      	adds	r6, r0, #0
    2100:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=usart_write_wait(module, c));
    2102:	4c03      	ldr	r4, [pc, #12]	; (2110 <usart_serial_putchar+0x14>)
    2104:	1c30      	adds	r0, r6, #0
    2106:	1c29      	adds	r1, r5, #0
    2108:	47a0      	blx	r4
    210a:	2800      	cmp	r0, #0
    210c:	d1fa      	bne.n	2104 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    210e:	bd70      	pop	{r4, r5, r6, pc}
    2110:	0000105d 	.word	0x0000105d

00002114 <USART_HOST_ISR_VECT>:
#if SAMD || SAMR21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
    2114:	b510      	push	{r4, lr}
    2116:	b082      	sub	sp, #8
static inline enum status_code usart_serial_read_packet(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
	return usart_read_buffer_wait(module, rx_data, length);
    2118:	466c      	mov	r4, sp
    211a:	3407      	adds	r4, #7
    211c:	4812      	ldr	r0, [pc, #72]	; (2168 <USART_HOST_ISR_VECT+0x54>)
    211e:	1c21      	adds	r1, r4, #0
    2120:	2201      	movs	r2, #1
    2122:	4b12      	ldr	r3, [pc, #72]	; (216c <USART_HOST_ISR_VECT+0x58>)
    2124:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    2126:	b672      	cpsid	i
    2128:	f3bf 8f5f 	dmb	sy
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
    212c:	2200      	movs	r2, #0
    212e:	4b10      	ldr	r3, [pc, #64]	; (2170 <USART_HOST_ISR_VECT+0x5c>)
    2130:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */
	serial_rx_count++;
    2132:	4b10      	ldr	r3, [pc, #64]	; (2174 <USART_HOST_ISR_VECT+0x60>)
    2134:	781a      	ldrb	r2, [r3, #0]
    2136:	3201      	adds	r2, #1
    2138:	701a      	strb	r2, [r3, #0]

	serial_rx_buf[serial_rx_buf_tail] = temp;
    213a:	4b0f      	ldr	r3, [pc, #60]	; (2178 <USART_HOST_ISR_VECT+0x64>)
    213c:	781b      	ldrb	r3, [r3, #0]
    213e:	7821      	ldrb	r1, [r4, #0]
    2140:	4a0e      	ldr	r2, [pc, #56]	; (217c <USART_HOST_ISR_VECT+0x68>)
    2142:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
    2144:	2b9b      	cmp	r3, #155	; 0x9b
    2146:	d103      	bne.n	2150 <USART_HOST_ISR_VECT+0x3c>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
    2148:	2200      	movs	r2, #0
    214a:	4b0b      	ldr	r3, [pc, #44]	; (2178 <USART_HOST_ISR_VECT+0x64>)
    214c:	701a      	strb	r2, [r3, #0]
    214e:	e002      	b.n	2156 <USART_HOST_ISR_VECT+0x42>
	} else {
		serial_rx_buf_tail++;
    2150:	3301      	adds	r3, #1
    2152:	4a09      	ldr	r2, [pc, #36]	; (2178 <USART_HOST_ISR_VECT+0x64>)
    2154:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
    2156:	2201      	movs	r2, #1
    2158:	4b05      	ldr	r3, [pc, #20]	; (2170 <USART_HOST_ISR_VECT+0x5c>)
    215a:	701a      	strb	r2, [r3, #0]
    215c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    2160:	b662      	cpsie	i
}
    2162:	b002      	add	sp, #8
    2164:	bd10      	pop	{r4, pc}
    2166:	46c0      	nop			; (mov r8, r8)
    2168:	2000016c 	.word	0x2000016c
    216c:	00001101 	.word	0x00001101
    2170:	20000008 	.word	0x20000008
    2174:	200001a1 	.word	0x200001a1
    2178:	200001a0 	.word	0x200001a0
    217c:	200000d0 	.word	0x200000d0

00002180 <sio2host_init>:
static uint8_t serial_rx_count;

/* === IMPLEMENTATION ====================================================== */

void sio2host_init(void)
{
    2180:	b5f0      	push	{r4, r5, r6, r7, lr}
    2182:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    2184:	2380      	movs	r3, #128	; 0x80
    2186:	05db      	lsls	r3, r3, #23
    2188:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    218a:	2300      	movs	r3, #0
    218c:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    218e:	22ff      	movs	r2, #255	; 0xff
    2190:	4668      	mov	r0, sp
    2192:	8102      	strh	r2, [r0, #8]
	config->stopbits         = USART_STOPBITS_1;
    2194:	2200      	movs	r2, #0
    2196:	7283      	strb	r3, [r0, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    2198:	72c3      	strb	r3, [r0, #11]
	config->baudrate         = 9600;
    219a:	2196      	movs	r1, #150	; 0x96
    219c:	0189      	lsls	r1, r1, #6
    219e:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    21a0:	2601      	movs	r6, #1
    21a2:	2124      	movs	r1, #36	; 0x24
    21a4:	5446      	strb	r6, [r0, r1]
	config->transmitter_enable = true;
    21a6:	2125      	movs	r1, #37	; 0x25
    21a8:	5446      	strb	r6, [r0, r1]
	config->clock_polarity_inverted = false;
    21aa:	2126      	movs	r1, #38	; 0x26
    21ac:	5443      	strb	r3, [r0, r1]
	config->use_external_clock = false;
    21ae:	2127      	movs	r1, #39	; 0x27
    21b0:	5443      	strb	r3, [r0, r1]
	config->ext_clock_freq   = 0;
    21b2:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    21b4:	212c      	movs	r1, #44	; 0x2c
    21b6:	5443      	strb	r3, [r0, r1]
	config->generator_source = GCLK_GENERATOR_0;
    21b8:	212d      	movs	r1, #45	; 0x2d
    21ba:	5443      	strb	r3, [r0, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    21bc:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    21be:	8203      	strh	r3, [r0, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    21c0:	76c3      	strb	r3, [r0, #27]
#endif
#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification      = false;
    21c2:	7602      	strb	r2, [r0, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable                = false;
    21c4:	7702      	strb	r2, [r0, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                      = false;
    21c6:	7642      	strb	r2, [r0, #25]
	config->receive_pulse_length                        = 19;
    21c8:	2313      	movs	r3, #19
    21ca:	7683      	strb	r3, [r0, #26]
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable                  = false;
    21cc:	7742      	strb	r2, [r0, #29]
#if SAMD || SAMR21
	struct usart_config host_uart_config;
	/* Configure USART for unit test output */
	usart_get_config_defaults(&host_uart_config);
	host_uart_config.mux_setting = HOST_SERCOM_MUX_SETTING;
    21ce:	2380      	movs	r3, #128	; 0x80
    21d0:	035b      	lsls	r3, r3, #13
    21d2:	9303      	str	r3, [sp, #12]

	host_uart_config.pinmux_pad0 = HOST_SERCOM_PINMUX_PAD0;
    21d4:	4b2a      	ldr	r3, [pc, #168]	; (2280 <sio2host_init+0x100>)
    21d6:	930c      	str	r3, [sp, #48]	; 0x30
	host_uart_config.pinmux_pad1 = HOST_SERCOM_PINMUX_PAD1;
    21d8:	4b2a      	ldr	r3, [pc, #168]	; (2284 <sio2host_init+0x104>)
    21da:	930d      	str	r3, [sp, #52]	; 0x34
	host_uart_config.pinmux_pad2 = HOST_SERCOM_PINMUX_PAD2;
    21dc:	2301      	movs	r3, #1
    21de:	425b      	negs	r3, r3
    21e0:	930e      	str	r3, [sp, #56]	; 0x38
	host_uart_config.pinmux_pad3 = HOST_SERCOM_PINMUX_PAD3;
    21e2:	930f      	str	r3, [sp, #60]	; 0x3c
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    21e4:	4c28      	ldr	r4, [pc, #160]	; (2288 <sio2host_init+0x108>)
    21e6:	4b29      	ldr	r3, [pc, #164]	; (228c <sio2host_init+0x10c>)
    21e8:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    21ea:	4a29      	ldr	r2, [pc, #164]	; (2290 <sio2host_init+0x110>)
    21ec:	4b29      	ldr	r3, [pc, #164]	; (2294 <sio2host_init+0x114>)
    21ee:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    21f0:	4a29      	ldr	r2, [pc, #164]	; (2298 <sio2host_init+0x118>)
    21f2:	4b2a      	ldr	r3, [pc, #168]	; (229c <sio2host_init+0x11c>)
    21f4:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    21f6:	1c20      	adds	r0, r4, #0
    21f8:	4929      	ldr	r1, [pc, #164]	; (22a0 <sio2host_init+0x120>)
    21fa:	466a      	mov	r2, sp
    21fc:	4b29      	ldr	r3, [pc, #164]	; (22a4 <sio2host_init+0x124>)
    21fe:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    2200:	4f29      	ldr	r7, [pc, #164]	; (22a8 <sio2host_init+0x128>)
    2202:	683b      	ldr	r3, [r7, #0]
    2204:	6898      	ldr	r0, [r3, #8]
    2206:	2100      	movs	r1, #0
    2208:	4d28      	ldr	r5, [pc, #160]	; (22ac <sio2host_init+0x12c>)
    220a:	47a8      	blx	r5
	setbuf(stdin, NULL);
    220c:	683b      	ldr	r3, [r7, #0]
    220e:	6858      	ldr	r0, [r3, #4]
    2210:	2100      	movs	r1, #0
    2212:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2214:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    2216:	1c28      	adds	r0, r5, #0
    2218:	4b25      	ldr	r3, [pc, #148]	; (22b0 <sio2host_init+0x130>)
    221a:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    221c:	231f      	movs	r3, #31
    221e:	4018      	ands	r0, r3
    2220:	4086      	lsls	r6, r0
    2222:	4b24      	ldr	r3, [pc, #144]	; (22b4 <sio2host_init+0x134>)
    2224:	601e      	str	r6, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2226:	6822      	ldr	r2, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2228:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    222a:	2b00      	cmp	r3, #0
    222c:	d1fc      	bne.n	2228 <sio2host_init+0xa8>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    222e:	682a      	ldr	r2, [r5, #0]
    2230:	2302      	movs	r3, #2
    2232:	4313      	orrs	r3, r2
    2234:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2236:	4b14      	ldr	r3, [pc, #80]	; (2288 <sio2host_init+0x108>)
    2238:	681b      	ldr	r3, [r3, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    223a:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    223c:	2a00      	cmp	r2, #0
    223e:	d1fc      	bne.n	223a <sio2host_init+0xba>
			module->receiver_enabled = true;
			break;

		case USART_TRANSCEIVER_TX:
			/* Enable TX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN;
    2240:	6859      	ldr	r1, [r3, #4]
    2242:	2280      	movs	r2, #128	; 0x80
    2244:	0252      	lsls	r2, r2, #9
    2246:	430a      	orrs	r2, r1
    2248:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = true;
    224a:	2101      	movs	r1, #1
    224c:	4a0e      	ldr	r2, [pc, #56]	; (2288 <sio2host_init+0x108>)
    224e:	71d1      	strb	r1, [r2, #7]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2250:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    2252:	2a00      	cmp	r2, #0
    2254:	d1fc      	bne.n	2250 <sio2host_init+0xd0>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Enable RX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
    2256:	6859      	ldr	r1, [r3, #4]
    2258:	2280      	movs	r2, #128	; 0x80
    225a:	0292      	lsls	r2, r2, #10
    225c:	430a      	orrs	r2, r1
    225e:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
    2260:	2201      	movs	r2, #1
    2262:	4b09      	ldr	r3, [pc, #36]	; (2288 <sio2host_init+0x108>)
    2264:	719a      	strb	r2, [r3, #6]
	usart_enable_transceiver(&host_uart_module, USART_TRANSCEIVER_TX);
	usart_enable_transceiver(&host_uart_module, USART_TRANSCEIVER_RX);
#else
	stdio_serial_init(USART_HOST, &usart_serial_options);
#endif
	USART_HOST_RX_ISR_ENABLE();
    2266:	2000      	movs	r0, #0
    2268:	4913      	ldr	r1, [pc, #76]	; (22b8 <sio2host_init+0x138>)
    226a:	4b14      	ldr	r3, [pc, #80]	; (22bc <sio2host_init+0x13c>)
    226c:	4798      	blx	r3
    226e:	2204      	movs	r2, #4
    2270:	4b0b      	ldr	r3, [pc, #44]	; (22a0 <sio2host_init+0x120>)
    2272:	759a      	strb	r2, [r3, #22]
    2274:	2280      	movs	r2, #128	; 0x80
    2276:	0092      	lsls	r2, r2, #2
    2278:	4b0e      	ldr	r3, [pc, #56]	; (22b4 <sio2host_init+0x134>)
    227a:	601a      	str	r2, [r3, #0]
}
    227c:	b011      	add	sp, #68	; 0x44
    227e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2280:	00040003 	.word	0x00040003
    2284:	00050003 	.word	0x00050003
    2288:	2000016c 	.word	0x2000016c
    228c:	2000098c 	.word	0x2000098c
    2290:	000020fd 	.word	0x000020fd
    2294:	20000988 	.word	0x20000988
    2298:	000020d1 	.word	0x000020d1
    229c:	20000984 	.word	0x20000984
    22a0:	42000800 	.word	0x42000800
    22a4:	00000d55 	.word	0x00000d55
    22a8:	2000006c 	.word	0x2000006c
    22ac:	00004c91 	.word	0x00004c91
    22b0:	0000092d 	.word	0x0000092d
    22b4:	e000e100 	.word	0xe000e100
    22b8:	00002115 	.word	0x00002115
    22bc:	000008f1 	.word	0x000008f1

000022c0 <NWK_Init>:

/*************************************************************************//**
*  @brief Initializes all network layer modules
*****************************************************************************/
void NWK_Init(void)
{
    22c0:	b508      	push	{r3, lr}
	nwkIb.nwkSeqNum = 0;
    22c2:	490d      	ldr	r1, [pc, #52]	; (22f8 <NWK_Init+0x38>)
    22c4:	2300      	movs	r3, #0
    22c6:	710b      	strb	r3, [r1, #4]
	nwkIb.macSeqNum = 0;
    22c8:	714b      	strb	r3, [r1, #5]
	nwkIb.addr = 0;
    22ca:	800b      	strh	r3, [r1, #0]
	nwkIb.lock = 0;
    22cc:	2258      	movs	r2, #88	; 0x58
    22ce:	528b      	strh	r3, [r1, r2]
    22d0:	1c0b      	adds	r3, r1, #0
    22d2:	3308      	adds	r3, #8
    22d4:	3148      	adds	r1, #72	; 0x48

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
		nwkIb.endpoint[i] = NULL;
    22d6:	2200      	movs	r2, #0
    22d8:	c304      	stmia	r3!, {r2}
	nwkIb.nwkSeqNum = 0;
	nwkIb.macSeqNum = 0;
	nwkIb.addr = 0;
	nwkIb.lock = 0;

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    22da:	428b      	cmp	r3, r1
    22dc:	d1fc      	bne.n	22d8 <NWK_Init+0x18>
		nwkIb.endpoint[i] = NULL;
	}

	nwkTxInit();
    22de:	4b07      	ldr	r3, [pc, #28]	; (22fc <NWK_Init+0x3c>)
    22e0:	4798      	blx	r3
	nwkRxInit();
    22e2:	4b07      	ldr	r3, [pc, #28]	; (2300 <NWK_Init+0x40>)
    22e4:	4798      	blx	r3
	nwkFrameInit();
    22e6:	4b07      	ldr	r3, [pc, #28]	; (2304 <NWK_Init+0x44>)
    22e8:	4798      	blx	r3
	nwkDataReqInit();
    22ea:	4b07      	ldr	r3, [pc, #28]	; (2308 <NWK_Init+0x48>)
    22ec:	4798      	blx	r3

#ifdef NWK_ENABLE_ROUTING
	nwkRouteInit();
    22ee:	4b07      	ldr	r3, [pc, #28]	; (230c <NWK_Init+0x4c>)
    22f0:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_SECURITY
	nwkSecurityInit();
    22f2:	4b07      	ldr	r3, [pc, #28]	; (2310 <NWK_Init+0x50>)
    22f4:	4798      	blx	r3
#endif

#ifdef NWK_ENABLE_ROUTE_DISCOVERY
	nwkRouteDiscoveryInit();
#endif
}
    22f6:	bd08      	pop	{r3, pc}
    22f8:	20000990 	.word	0x20000990
    22fc:	0000319d 	.word	0x0000319d
    2300:	00002a09 	.word	0x00002a09
    2304:	00002535 	.word	0x00002535
    2308:	000023b1 	.word	0x000023b1
    230c:	00002629 	.word	0x00002629
    2310:	00002e69 	.word	0x00002e69

00002314 <NWK_SetAddr>:
/*************************************************************************//**
*  @brief Sets network address of the node
*  @param[in] addr Adddress to set
*****************************************************************************/
void NWK_SetAddr(uint16_t addr)
{
    2314:	b508      	push	{r3, lr}
	nwkIb.addr = addr;
    2316:	4b02      	ldr	r3, [pc, #8]	; (2320 <NWK_SetAddr+0xc>)
    2318:	8018      	strh	r0, [r3, #0]
	PHY_SetShortAddr(addr);
    231a:	4b02      	ldr	r3, [pc, #8]	; (2324 <NWK_SetAddr+0x10>)
    231c:	4798      	blx	r3
}
    231e:	bd08      	pop	{r3, pc}
    2320:	20000990 	.word	0x20000990
    2324:	000035c5 	.word	0x000035c5

00002328 <NWK_SetPanId>:
/*************************************************************************//**
*  @brief Sets network identifier (PAN) of the node
*  @param[in] panId PAN ID to set
*****************************************************************************/
void NWK_SetPanId(uint16_t panId)
{
    2328:	b508      	push	{r3, lr}
	nwkIb.panId = panId;
    232a:	4b02      	ldr	r3, [pc, #8]	; (2334 <NWK_SetPanId+0xc>)
    232c:	8058      	strh	r0, [r3, #2]
	PHY_SetPanId(panId);
    232e:	4b02      	ldr	r3, [pc, #8]	; (2338 <NWK_SetPanId+0x10>)
    2330:	4798      	blx	r3
}
    2332:	bd08      	pop	{r3, pc}
    2334:	20000990 	.word	0x20000990
    2338:	000035a5 	.word	0x000035a5

0000233c <NWK_OpenEndpoint>:
*  @param[in] id Endpoint index (1-15)
*  @param[in] handler Pointer to the callback function
*****************************************************************************/
void NWK_OpenEndpoint(uint8_t id, bool (*handler)(NWK_DataInd_t *ind))
{
	nwkIb.endpoint[id] = handler;
    233c:	3002      	adds	r0, #2
    233e:	0080      	lsls	r0, r0, #2
    2340:	4b01      	ldr	r3, [pc, #4]	; (2348 <NWK_OpenEndpoint+0xc>)
    2342:	50c1      	str	r1, [r0, r3]
}
    2344:	4770      	bx	lr
    2346:	46c0      	nop			; (mov r8, r8)
    2348:	20000990 	.word	0x20000990

0000234c <NWK_TaskHandler>:

/*************************************************************************//**
*  @brief Network layer task handler
*****************************************************************************/
void NWK_TaskHandler(void)
{
    234c:	b508      	push	{r3, lr}
	nwkRxTaskHandler();
    234e:	4b04      	ldr	r3, [pc, #16]	; (2360 <NWK_TaskHandler+0x14>)
    2350:	4798      	blx	r3
	nwkTxTaskHandler();
    2352:	4b04      	ldr	r3, [pc, #16]	; (2364 <NWK_TaskHandler+0x18>)
    2354:	4798      	blx	r3
	nwkDataReqTaskHandler();
    2356:	4b04      	ldr	r3, [pc, #16]	; (2368 <NWK_TaskHandler+0x1c>)
    2358:	4798      	blx	r3
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityTaskHandler();
    235a:	4b04      	ldr	r3, [pc, #16]	; (236c <NWK_TaskHandler+0x20>)
    235c:	4798      	blx	r3
#endif
}
    235e:	bd08      	pop	{r3, pc}
    2360:	00002aa5 	.word	0x00002aa5
    2364:	000033a1 	.word	0x000033a1
    2368:	000023f1 	.word	0x000023f1
    236c:	00002f5d 	.word	0x00002f5d

00002370 <nwkDataReqTxConf>:
/*************************************************************************//**
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
    2370:	b508      	push	{r3, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2372:	4b0d      	ldr	r3, [pc, #52]	; (23a8 <nwkDataReqTxConf+0x38>)
    2374:	681b      	ldr	r3, [r3, #0]
    2376:	2b00      	cmp	r3, #0
    2378:	d012      	beq.n	23a0 <nwkDataReqTxConf+0x30>
		if (req->frame == frame) {
    237a:	685a      	ldr	r2, [r3, #4]
    237c:	4282      	cmp	r2, r0
    237e:	d10c      	bne.n	239a <nwkDataReqTxConf+0x2a>
    2380:	e002      	b.n	2388 <nwkDataReqTxConf+0x18>
    2382:	685a      	ldr	r2, [r3, #4]
    2384:	4282      	cmp	r2, r0
    2386:	d108      	bne.n	239a <nwkDataReqTxConf+0x2a>
			req->status = frame->tx.status;
    2388:	2285      	movs	r2, #133	; 0x85
    238a:	5c82      	ldrb	r2, [r0, r2]
    238c:	771a      	strb	r2, [r3, #28]
			req->control = frame->tx.control;
    238e:	2288      	movs	r2, #136	; 0x88
    2390:	5c82      	ldrb	r2, [r0, r2]
    2392:	775a      	strb	r2, [r3, #29]
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    2394:	2202      	movs	r2, #2
    2396:	721a      	strb	r2, [r3, #8]
			break;
    2398:	e002      	b.n	23a0 <nwkDataReqTxConf+0x30>
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    239a:	681b      	ldr	r3, [r3, #0]
    239c:	2b00      	cmp	r3, #0
    239e:	d1f0      	bne.n	2382 <nwkDataReqTxConf+0x12>
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
			break;
		}
	}

	nwkFrameFree(frame);
    23a0:	4b02      	ldr	r3, [pc, #8]	; (23ac <nwkDataReqTxConf+0x3c>)
    23a2:	4798      	blx	r3
}
    23a4:	bd08      	pop	{r3, pc}
    23a6:	46c0      	nop			; (mov r8, r8)
    23a8:	200001a4 	.word	0x200001a4
    23ac:	000025b9 	.word	0x000025b9

000023b0 <nwkDataReqInit>:
/*************************************************************************//**
*  @brief Initializes the Data Request module
*****************************************************************************/
void nwkDataReqInit(void)
{
	nwkDataReqQueue = NULL;
    23b0:	2200      	movs	r2, #0
    23b2:	4b01      	ldr	r3, [pc, #4]	; (23b8 <nwkDataReqInit+0x8>)
    23b4:	601a      	str	r2, [r3, #0]
}
    23b6:	4770      	bx	lr
    23b8:	200001a4 	.word	0x200001a4

000023bc <NWK_DataReq>:
*  @brief Adds request @a req to the queue of outgoing requests
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
void NWK_DataReq(NWK_DataReq_t *req)
{
	req->state = NWK_DATA_REQ_STATE_INITIAL;
    23bc:	2300      	movs	r3, #0
    23be:	7203      	strb	r3, [r0, #8]
	req->status = NWK_SUCCESS_STATUS;
    23c0:	7703      	strb	r3, [r0, #28]
	req->frame = NULL;
    23c2:	6043      	str	r3, [r0, #4]

	nwkIb.lock++;
    23c4:	4a08      	ldr	r2, [pc, #32]	; (23e8 <NWK_DataReq+0x2c>)
    23c6:	2358      	movs	r3, #88	; 0x58
    23c8:	5ad1      	ldrh	r1, [r2, r3]
    23ca:	3101      	adds	r1, #1
    23cc:	52d1      	strh	r1, [r2, r3]

	if (NULL == nwkDataReqQueue) {
    23ce:	4b07      	ldr	r3, [pc, #28]	; (23ec <NWK_DataReq+0x30>)
    23d0:	681b      	ldr	r3, [r3, #0]
    23d2:	2b00      	cmp	r3, #0
    23d4:	d103      	bne.n	23de <NWK_DataReq+0x22>
		req->next = NULL;
    23d6:	6003      	str	r3, [r0, #0]
		nwkDataReqQueue = req;
    23d8:	4b04      	ldr	r3, [pc, #16]	; (23ec <NWK_DataReq+0x30>)
    23da:	6018      	str	r0, [r3, #0]
    23dc:	e002      	b.n	23e4 <NWK_DataReq+0x28>
	} else {
		req->next = nwkDataReqQueue;
    23de:	6003      	str	r3, [r0, #0]
		nwkDataReqQueue = req;
    23e0:	4b02      	ldr	r3, [pc, #8]	; (23ec <NWK_DataReq+0x30>)
    23e2:	6018      	str	r0, [r3, #0]
	}
}
    23e4:	4770      	bx	lr
    23e6:	46c0      	nop			; (mov r8, r8)
    23e8:	20000990 	.word	0x20000990
    23ec:	200001a4 	.word	0x200001a4

000023f0 <nwkDataReqTaskHandler>:

/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
    23f0:	b538      	push	{r3, r4, r5, lr}
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    23f2:	4b4a      	ldr	r3, [pc, #296]	; (251c <nwkDataReqTaskHandler+0x12c>)
    23f4:	681a      	ldr	r2, [r3, #0]
    23f6:	2a00      	cmp	r2, #0
    23f8:	d100      	bne.n	23fc <nwkDataReqTaskHandler+0xc>
    23fa:	e08d      	b.n	2518 <nwkDataReqTaskHandler+0x128>
    23fc:	1c14      	adds	r4, r2, #0
		switch (req->state) {
    23fe:	7a23      	ldrb	r3, [r4, #8]
    2400:	2b00      	cmp	r3, #0
    2402:	d002      	beq.n	240a <nwkDataReqTaskHandler+0x1a>
    2404:	2b02      	cmp	r3, #2
    2406:	d06d      	beq.n	24e4 <nwkDataReqTaskHandler+0xf4>
    2408:	e082      	b.n	2510 <nwkDataReqTaskHandler+0x120>
*****************************************************************************/
static void nwkDataReqSendFrame(NWK_DataReq_t *req)
{
	NwkFrame_t *frame;

	if (NULL == (frame = nwkFrameAlloc())) {
    240a:	4b45      	ldr	r3, [pc, #276]	; (2520 <nwkDataReqTaskHandler+0x130>)
    240c:	4798      	blx	r3
    240e:	1e05      	subs	r5, r0, #0
    2410:	d103      	bne.n	241a <nwkDataReqTaskHandler+0x2a>
		req->state = NWK_DATA_REQ_STATE_CONFIRM;
    2412:	2302      	movs	r3, #2
    2414:	7223      	strb	r3, [r4, #8]
		req->status = NWK_OUT_OF_MEMORY_STATUS;
    2416:	7723      	strb	r3, [r4, #28]
    2418:	e07e      	b.n	2518 <nwkDataReqTaskHandler+0x128>
		return;
	}

	req->frame = frame;
    241a:	6060      	str	r0, [r4, #4]
	req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
    241c:	2201      	movs	r2, #1
    241e:	7222      	strb	r2, [r4, #8]

	frame->tx.confirm = nwkDataReqTxConf;
    2420:	4b40      	ldr	r3, [pc, #256]	; (2524 <nwkDataReqTaskHandler+0x134>)
    2422:	2189      	movs	r1, #137	; 0x89
    2424:	5443      	strb	r3, [r0, r1]
    2426:	0a18      	lsrs	r0, r3, #8
    2428:	218a      	movs	r1, #138	; 0x8a
    242a:	5468      	strb	r0, [r5, r1]
    242c:	0c18      	lsrs	r0, r3, #16
    242e:	218b      	movs	r1, #139	; 0x8b
    2430:	5468      	strb	r0, [r5, r1]
    2432:	0e1b      	lsrs	r3, r3, #24
    2434:	218c      	movs	r1, #140	; 0x8c
    2436:	546b      	strb	r3, [r5, r1]
	frame->tx.control = req->options &
			NWK_OPT_BROADCAST_PAN_ID ?
			NWK_TX_CONTROL_BROADCAST_PAN_ID
			: 0;
    2438:	7ba0      	ldrb	r0, [r4, #14]
    243a:	0880      	lsrs	r0, r0, #2
    243c:	2301      	movs	r3, #1
    243e:	4018      	ands	r0, r3

	req->frame = frame;
	req->state = NWK_DATA_REQ_STATE_WAIT_CONF;

	frame->tx.confirm = nwkDataReqTxConf;
	frame->tx.control = req->options &
    2440:	2188      	movs	r1, #136	; 0x88
    2442:	5468      	strb	r0, [r5, r1]
			NWK_OPT_BROADCAST_PAN_ID ?
			NWK_TX_CONTROL_BROADCAST_PAN_ID
			: 0;

	frame->header.nwkFcf.ackRequest = req->options &
			NWK_OPT_ACK_REQUEST ? 1 : 0;
    2444:	7ba1      	ldrb	r1, [r4, #14]
	frame->tx.control = req->options &
			NWK_OPT_BROADCAST_PAN_ID ?
			NWK_TX_CONTROL_BROADCAST_PAN_ID
			: 0;

	frame->header.nwkFcf.ackRequest = req->options &
    2446:	4019      	ands	r1, r3
    2448:	7ae8      	ldrb	r0, [r5, #11]
    244a:	4390      	bics	r0, r2
    244c:	1c02      	adds	r2, r0, #0
    244e:	430a      	orrs	r2, r1
    2450:	72ea      	strb	r2, [r5, #11]
			NWK_OPT_ACK_REQUEST ? 1 : 0;
	frame->header.nwkFcf.linkLocal = req->options &
			NWK_OPT_LINK_LOCAL ? 1 : 0;
    2452:	7ba1      	ldrb	r1, [r4, #14]
    2454:	08c9      	lsrs	r1, r1, #3
			NWK_TX_CONTROL_BROADCAST_PAN_ID
			: 0;

	frame->header.nwkFcf.ackRequest = req->options &
			NWK_OPT_ACK_REQUEST ? 1 : 0;
	frame->header.nwkFcf.linkLocal = req->options &
    2456:	4019      	ands	r1, r3
    2458:	0089      	lsls	r1, r1, #2
    245a:	b2d2      	uxtb	r2, r2
    245c:	2004      	movs	r0, #4
    245e:	4382      	bics	r2, r0
    2460:	430a      	orrs	r2, r1
    2462:	72ea      	strb	r2, [r5, #11]
			NWK_OPT_LINK_LOCAL ? 1 : 0;

#ifdef NWK_ENABLE_SECURITY
	frame->header.nwkFcf.security = req->options &
			NWK_OPT_ENABLE_SECURITY ? 1 : 0;
    2464:	7ba2      	ldrb	r2, [r4, #14]
    2466:	0852      	lsrs	r2, r2, #1
			NWK_OPT_ACK_REQUEST ? 1 : 0;
	frame->header.nwkFcf.linkLocal = req->options &
			NWK_OPT_LINK_LOCAL ? 1 : 0;

#ifdef NWK_ENABLE_SECURITY
	frame->header.nwkFcf.security = req->options &
    2468:	4013      	ands	r3, r2
    246a:	005a      	lsls	r2, r3, #1
    246c:	7aeb      	ldrb	r3, [r5, #11]
    246e:	2102      	movs	r1, #2
    2470:	438b      	bics	r3, r1
    2472:	4313      	orrs	r3, r2
    2474:	72eb      	strb	r3, [r5, #11]
		frame->size += sizeof(NwkFrameMulticastHeader_t);
	}

#endif

	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    2476:	4b2c      	ldr	r3, [pc, #176]	; (2528 <nwkDataReqTaskHandler+0x138>)
    2478:	791a      	ldrb	r2, [r3, #4]
    247a:	3201      	adds	r2, #1
    247c:	b2d2      	uxtb	r2, r2
    247e:	711a      	strb	r2, [r3, #4]
    2480:	732a      	strb	r2, [r5, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    2482:	781a      	ldrb	r2, [r3, #0]
    2484:	736a      	strb	r2, [r5, #13]
    2486:	785b      	ldrb	r3, [r3, #1]
    2488:	73ab      	strb	r3, [r5, #14]
	frame->header.nwkDstAddr = req->dstAddr;
    248a:	8963      	ldrh	r3, [r4, #10]
    248c:	7aa2      	ldrb	r2, [r4, #10]
    248e:	73ea      	strb	r2, [r5, #15]
    2490:	0a1b      	lsrs	r3, r3, #8
    2492:	742b      	strb	r3, [r5, #16]
	frame->header.nwkSrcEndpoint = req->srcEndpoint;
    2494:	7b61      	ldrb	r1, [r4, #13]
    2496:	230f      	movs	r3, #15
    2498:	4019      	ands	r1, r3
    249a:	7c6a      	ldrb	r2, [r5, #17]
    249c:	200f      	movs	r0, #15
    249e:	4382      	bics	r2, r0
    24a0:	430a      	orrs	r2, r1
    24a2:	746a      	strb	r2, [r5, #17]
	frame->header.nwkDstEndpoint = req->dstEndpoint;
    24a4:	7b22      	ldrb	r2, [r4, #12]
    24a6:	0112      	lsls	r2, r2, #4
    24a8:	7c69      	ldrb	r1, [r5, #17]
    24aa:	400b      	ands	r3, r1
    24ac:	4313      	orrs	r3, r2
    24ae:	746b      	strb	r3, [r5, #17]

	memcpy(frame->payload, req->data, req->size);
    24b0:	2381      	movs	r3, #129	; 0x81
    24b2:	5ceb      	ldrb	r3, [r5, r3]
    24b4:	2282      	movs	r2, #130	; 0x82
    24b6:	5ca8      	ldrb	r0, [r5, r2]
    24b8:	0200      	lsls	r0, r0, #8
    24ba:	4318      	orrs	r0, r3
    24bc:	2383      	movs	r3, #131	; 0x83
    24be:	5ceb      	ldrb	r3, [r5, r3]
    24c0:	041b      	lsls	r3, r3, #16
    24c2:	4318      	orrs	r0, r3
    24c4:	2384      	movs	r3, #132	; 0x84
    24c6:	5ceb      	ldrb	r3, [r5, r3]
    24c8:	061b      	lsls	r3, r3, #24
    24ca:	4318      	orrs	r0, r3
    24cc:	7d22      	ldrb	r2, [r4, #20]
    24ce:	6921      	ldr	r1, [r4, #16]
    24d0:	4b16      	ldr	r3, [pc, #88]	; (252c <nwkDataReqTaskHandler+0x13c>)
    24d2:	4798      	blx	r3
	frame->size += req->size;
    24d4:	7d22      	ldrb	r2, [r4, #20]
    24d6:	786b      	ldrb	r3, [r5, #1]
    24d8:	18d3      	adds	r3, r2, r3
    24da:	706b      	strb	r3, [r5, #1]

	nwkTxFrame(frame);
    24dc:	1c28      	adds	r0, r5, #0
    24de:	4b14      	ldr	r3, [pc, #80]	; (2530 <nwkDataReqTaskHandler+0x140>)
    24e0:	4798      	blx	r3
    24e2:	e019      	b.n	2518 <nwkDataReqTaskHandler+0x128>
*  @brief Confirms request @req to the application and remove it from the queue
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
static void nwkDataReqConfirm(NWK_DataReq_t *req)
{
	if (nwkDataReqQueue == req) {
    24e4:	4294      	cmp	r4, r2
    24e6:	d103      	bne.n	24f0 <nwkDataReqTaskHandler+0x100>
		nwkDataReqQueue = nwkDataReqQueue->next;
    24e8:	4b0c      	ldr	r3, [pc, #48]	; (251c <nwkDataReqTaskHandler+0x12c>)
    24ea:	6822      	ldr	r2, [r4, #0]
    24ec:	601a      	str	r2, [r3, #0]
    24ee:	e006      	b.n	24fe <nwkDataReqTaskHandler+0x10e>
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
		while (prev->next != req) {
    24f0:	6813      	ldr	r3, [r2, #0]
    24f2:	429c      	cmp	r4, r3
    24f4:	d001      	beq.n	24fa <nwkDataReqTaskHandler+0x10a>
			prev = prev->next;
    24f6:	1c1a      	adds	r2, r3, #0
    24f8:	e7fa      	b.n	24f0 <nwkDataReqTaskHandler+0x100>
		}
		prev->next = ((NWK_DataReq_t *)prev->next)->next;
    24fa:	6823      	ldr	r3, [r4, #0]
    24fc:	6013      	str	r3, [r2, #0]
	}

	nwkIb.lock--;
    24fe:	4a0a      	ldr	r2, [pc, #40]	; (2528 <nwkDataReqTaskHandler+0x138>)
    2500:	2358      	movs	r3, #88	; 0x58
    2502:	5ad1      	ldrh	r1, [r2, r3]
    2504:	3901      	subs	r1, #1
    2506:	52d1      	strh	r1, [r2, r3]
	req->confirm(req);
    2508:	69a3      	ldr	r3, [r4, #24]
    250a:	1c20      	adds	r0, r4, #0
    250c:	4798      	blx	r3
    250e:	e003      	b.n	2518 <nwkDataReqTaskHandler+0x128>
/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    2510:	6824      	ldr	r4, [r4, #0]
    2512:	2c00      	cmp	r4, #0
    2514:	d000      	beq.n	2518 <nwkDataReqTaskHandler+0x128>
    2516:	e772      	b.n	23fe <nwkDataReqTaskHandler+0xe>

		default:
			break;
		}
	}
}
    2518:	bd38      	pop	{r3, r4, r5, pc}
    251a:	46c0      	nop			; (mov r8, r8)
    251c:	200001a4 	.word	0x200001a4
    2520:	00002549 	.word	0x00002549
    2524:	00002371 	.word	0x00002371
    2528:	20000990 	.word	0x20000990
    252c:	00004bf1 	.word	0x00004bf1
    2530:	000031d1 	.word	0x000031d1

00002534 <nwkFrameInit>:
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
    2534:	4b03      	ldr	r3, [pc, #12]	; (2544 <nwkFrameInit+0x10>)
    2536:	2200      	movs	r2, #0
    2538:	701a      	strb	r2, [r3, #0]
    253a:	218d      	movs	r1, #141	; 0x8d
    253c:	545a      	strb	r2, [r3, r1]
    253e:	0049      	lsls	r1, r1, #1
    2540:	545a      	strb	r2, [r3, r1]
	}
}
    2542:	4770      	bx	lr
    2544:	200001a8 	.word	0x200001a8

00002548 <nwkFrameAlloc>:
/*************************************************************************//**
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
    2548:	b570      	push	{r4, r5, r6, lr}
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    254a:	4b18      	ldr	r3, [pc, #96]	; (25ac <nwkFrameAlloc+0x64>)
    254c:	781b      	ldrb	r3, [r3, #0]
    254e:	2b00      	cmp	r3, #0
    2550:	d00e      	beq.n	2570 <nwkFrameAlloc+0x28>
    2552:	238d      	movs	r3, #141	; 0x8d
    2554:	4a15      	ldr	r2, [pc, #84]	; (25ac <nwkFrameAlloc+0x64>)
    2556:	5cd3      	ldrb	r3, [r2, r3]
    2558:	2b00      	cmp	r3, #0
    255a:	d007      	beq.n	256c <nwkFrameAlloc+0x24>
    255c:	238d      	movs	r3, #141	; 0x8d
    255e:	005b      	lsls	r3, r3, #1
    2560:	5cd3      	ldrb	r3, [r2, r3]
					sizeof(NwkFrameHeader_t);
			nwkIb.lock++;
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
    2562:	2400      	movs	r4, #0
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    2564:	2b00      	cmp	r3, #0
    2566:	d11f      	bne.n	25a8 <nwkFrameAlloc+0x60>
    2568:	2302      	movs	r3, #2
    256a:	e002      	b.n	2572 <nwkFrameAlloc+0x2a>
    256c:	2301      	movs	r3, #1
    256e:	e000      	b.n	2572 <nwkFrameAlloc+0x2a>
    2570:	2300      	movs	r3, #0
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    2572:	4e0e      	ldr	r6, [pc, #56]	; (25ac <nwkFrameAlloc+0x64>)
    2574:	258d      	movs	r5, #141	; 0x8d
    2576:	435d      	muls	r5, r3
    2578:	1974      	adds	r4, r6, r5
    257a:	1c20      	adds	r0, r4, #0
    257c:	2100      	movs	r1, #0
    257e:	228d      	movs	r2, #141	; 0x8d
    2580:	4b0b      	ldr	r3, [pc, #44]	; (25b0 <nwkFrameAlloc+0x68>)
    2582:	4798      	blx	r3
			nwkFrameFrames[i].size = sizeof(NwkFrameHeader_t);
    2584:	2310      	movs	r3, #16
    2586:	7063      	strb	r3, [r4, #1]
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data +
    2588:	1c23      	adds	r3, r4, #0
    258a:	3380      	adds	r3, #128	; 0x80
    258c:	1c22      	adds	r2, r4, #0
    258e:	3212      	adds	r2, #18
    2590:	705a      	strb	r2, [r3, #1]
    2592:	0a11      	lsrs	r1, r2, #8
    2594:	7099      	strb	r1, [r3, #2]
    2596:	0c11      	lsrs	r1, r2, #16
    2598:	70d9      	strb	r1, [r3, #3]
    259a:	0e12      	lsrs	r2, r2, #24
    259c:	711a      	strb	r2, [r3, #4]
					sizeof(NwkFrameHeader_t);
			nwkIb.lock++;
    259e:	4a05      	ldr	r2, [pc, #20]	; (25b4 <nwkFrameAlloc+0x6c>)
    25a0:	2358      	movs	r3, #88	; 0x58
    25a2:	5ad1      	ldrh	r1, [r2, r3]
    25a4:	3101      	adds	r1, #1
    25a6:	52d1      	strh	r1, [r2, r3]
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
}
    25a8:	1c20      	adds	r0, r4, #0
    25aa:	bd70      	pop	{r4, r5, r6, pc}
    25ac:	200001a8 	.word	0x200001a8
    25b0:	00004c03 	.word	0x00004c03
    25b4:	20000990 	.word	0x20000990

000025b8 <nwkFrameFree>:
*  @brief Frees a @a frame and returns it to the buffer pool
*  @param[in] frame Pointer to the frame to be freed
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
	frame->state = NWK_FRAME_STATE_FREE;
    25b8:	2300      	movs	r3, #0
    25ba:	7003      	strb	r3, [r0, #0]
	nwkIb.lock--;
    25bc:	4a02      	ldr	r2, [pc, #8]	; (25c8 <nwkFrameFree+0x10>)
    25be:	2358      	movs	r3, #88	; 0x58
    25c0:	5ad1      	ldrh	r1, [r2, r3]
    25c2:	3901      	subs	r1, #1
    25c4:	52d1      	strh	r1, [r2, r3]
}
    25c6:	4770      	bx	lr
    25c8:	20000990 	.word	0x20000990

000025cc <nwkFrameNext>:
*  @param[in] frame Pointer to the current frame or @c NULL for the first frame
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
	if (NULL == frame) {
    25cc:	2800      	cmp	r0, #0
    25ce:	d006      	beq.n	25de <nwkFrameNext+0x12>
		frame = nwkFrameFrames;
	} else {
		frame++;
    25d0:	308d      	adds	r0, #141	; 0x8d
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    25d2:	4b0c      	ldr	r3, [pc, #48]	; (2604 <nwkFrameNext+0x38>)
    25d4:	33a8      	adds	r3, #168	; 0xa8
    25d6:	33ff      	adds	r3, #255	; 0xff
    25d8:	4298      	cmp	r0, r3
    25da:	d301      	bcc.n	25e0 <nwkFrameNext+0x14>
    25dc:	e00f      	b.n	25fe <nwkFrameNext+0x32>
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
	if (NULL == frame) {
		frame = nwkFrameFrames;
    25de:	4809      	ldr	r0, [pc, #36]	; (2604 <nwkFrameNext+0x38>)
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
		if (NWK_FRAME_STATE_FREE != frame->state) {
    25e0:	7803      	ldrb	r3, [r0, #0]
    25e2:	2b00      	cmp	r3, #0
    25e4:	d10c      	bne.n	2600 <nwkFrameNext+0x34>
		frame = nwkFrameFrames;
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    25e6:	4a07      	ldr	r2, [pc, #28]	; (2604 <nwkFrameNext+0x38>)
    25e8:	32a8      	adds	r2, #168	; 0xa8
    25ea:	32ff      	adds	r2, #255	; 0xff
    25ec:	e002      	b.n	25f4 <nwkFrameNext+0x28>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    25ee:	7803      	ldrb	r3, [r0, #0]
    25f0:	2b00      	cmp	r3, #0
    25f2:	d105      	bne.n	2600 <nwkFrameNext+0x34>
		frame = nwkFrameFrames;
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    25f4:	308d      	adds	r0, #141	; 0x8d
    25f6:	4290      	cmp	r0, r2
    25f8:	d3f9      	bcc.n	25ee <nwkFrameNext+0x22>
		if (NWK_FRAME_STATE_FREE != frame->state) {
			return frame;
		}
	}

	return NULL;
    25fa:	2000      	movs	r0, #0
    25fc:	e000      	b.n	2600 <nwkFrameNext+0x34>
    25fe:	2000      	movs	r0, #0
}
    2600:	4770      	bx	lr
    2602:	46c0      	nop			; (mov r8, r8)
    2604:	200001a8 	.word	0x200001a8

00002608 <nwkFrameCommandInit>:
*  @brief Sets default parameters for the the command @a frame
*  @param[in] frame Pointer to the command frame
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
	frame->tx.status = NWK_SUCCESS_STATUS;
    2608:	2200      	movs	r2, #0
    260a:	2385      	movs	r3, #133	; 0x85
    260c:	54c2      	strb	r2, [r0, r3]
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    260e:	4b05      	ldr	r3, [pc, #20]	; (2624 <nwkFrameCommandInit+0x1c>)
    2610:	791a      	ldrb	r2, [r3, #4]
    2612:	3201      	adds	r2, #1
    2614:	b2d2      	uxtb	r2, r2
    2616:	711a      	strb	r2, [r3, #4]
    2618:	7302      	strb	r2, [r0, #12]
	frame->header.nwkSrcAddr = nwkIb.addr;
    261a:	781a      	ldrb	r2, [r3, #0]
    261c:	7342      	strb	r2, [r0, #13]
    261e:	785b      	ldrb	r3, [r3, #1]
    2620:	7383      	strb	r3, [r0, #14]
#ifdef NWK_ENABLE_SECURE_COMMANDS
	frame->header.nwkFcf.security = 1;
#endif
}
    2622:	4770      	bx	lr
    2624:	20000990 	.word	0x20000990

00002628 <nwkRouteInit>:

/*************************************************************************//**
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
    2628:	b5f0      	push	{r4, r5, r6, r7, lr}
    262a:	4a09      	ldr	r2, [pc, #36]	; (2650 <nwkRouteInit+0x28>)
    262c:	3202      	adds	r2, #2
    262e:	2300      	movs	r3, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    2630:	2701      	movs	r7, #1
    2632:	427f      	negs	r7, r7
		nwkRouteTable[i].fixed = 0;
    2634:	4806      	ldr	r0, [pc, #24]	; (2650 <nwkRouteInit+0x28>)
    2636:	2601      	movs	r6, #1
		nwkRouteTable[i].rank = 0;
    2638:	2500      	movs	r5, #0
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
    263a:	8017      	strh	r7, [r2, #0]
		nwkRouteTable[i].fixed = 0;
    263c:	00d9      	lsls	r1, r3, #3
    263e:	5c0c      	ldrb	r4, [r1, r0]
    2640:	43b4      	bics	r4, r6
    2642:	540c      	strb	r4, [r1, r0]
		nwkRouteTable[i].rank = 0;
    2644:	7115      	strb	r5, [r2, #4]
    2646:	3301      	adds	r3, #1
    2648:	3208      	adds	r2, #8
/*************************************************************************//**
*  @brief Initializes the Routing module
*****************************************************************************/
void nwkRouteInit(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    264a:	2b64      	cmp	r3, #100	; 0x64
    264c:	d1f5      	bne.n	263a <nwkRouteInit+0x12>
		nwkRouteTable[i].dstAddr = NWK_ROUTE_UNKNOWN;
		nwkRouteTable[i].fixed = 0;
		nwkRouteTable[i].rank = 0;
	}
}
    264e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2650:	20000350 	.word	0x20000350

00002654 <NWK_RouteFindEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
    2654:	b570      	push	{r4, r5, r6, lr}
    2656:	4a0b      	ldr	r2, [pc, #44]	; (2684 <NWK_RouteFindEntry+0x30>)
    2658:	3202      	adds	r2, #2
    265a:	2300      	movs	r3, #0
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
				nwkRouteTable[i].multicast == multicast) {
    265c:	4e09      	ldr	r6, [pc, #36]	; (2684 <NWK_RouteFindEntry+0x30>)
/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
    265e:	8814      	ldrh	r4, [r2, #0]
    2660:	4284      	cmp	r4, r0
    2662:	d109      	bne.n	2678 <NWK_RouteFindEntry+0x24>
				nwkRouteTable[i].multicast == multicast) {
    2664:	00dc      	lsls	r4, r3, #3
    2666:	5da4      	ldrb	r4, [r4, r6]
    2668:	07a4      	lsls	r4, r4, #30
    266a:	0fe4      	lsrs	r4, r4, #31
/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		if (nwkRouteTable[i].dstAddr == dst &&
    266c:	428c      	cmp	r4, r1
    266e:	d103      	bne.n	2678 <NWK_RouteFindEntry+0x24>
				nwkRouteTable[i].multicast == multicast) {
			return &nwkRouteTable[i];
    2670:	00dd      	lsls	r5, r3, #3
    2672:	4804      	ldr	r0, [pc, #16]	; (2684 <NWK_RouteFindEntry+0x30>)
    2674:	1940      	adds	r0, r0, r5
    2676:	e004      	b.n	2682 <NWK_RouteFindEntry+0x2e>
    2678:	3301      	adds	r3, #1
    267a:	3208      	adds	r2, #8

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteFindEntry(uint16_t dst, uint8_t multicast)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    267c:	2b64      	cmp	r3, #100	; 0x64
    267e:	d1ee      	bne.n	265e <NWK_RouteFindEntry+0xa>
				nwkRouteTable[i].multicast == multicast) {
			return &nwkRouteTable[i];
		}
	}

	return NULL;
    2680:	2000      	movs	r0, #0
}
    2682:	bd70      	pop	{r4, r5, r6, pc}
    2684:	20000350 	.word	0x20000350

00002688 <NWK_RouteNewEntry>:

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
    2688:	b510      	push	{r4, lr}
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;
    268a:	2200      	movs	r2, #0

/*************************************************************************//**
*****************************************************************************/
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
    268c:	4810      	ldr	r0, [pc, #64]	; (26d0 <NWK_RouteNewEntry+0x48>)
	NWK_RouteTableEntry_t *entry = NULL;

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
    268e:	24c8      	movs	r4, #200	; 0xc8
    2690:	00a4      	lsls	r4, r4, #2
    2692:	1901      	adds	r1, r0, r4
		if (iter->fixed) {
    2694:	7803      	ldrb	r3, [r0, #0]
    2696:	07dc      	lsls	r4, r3, #31
    2698:	d40b      	bmi.n	26b2 <NWK_RouteNewEntry+0x2a>
			continue;
		}

		if (0 == iter->rank) {
    269a:	7983      	ldrb	r3, [r0, #6]
    269c:	2b00      	cmp	r3, #0
    269e:	d00c      	beq.n	26ba <NWK_RouteNewEntry+0x32>
			entry = iter;
			break;
		}

		if (NULL == entry || iter->rank < entry->rank) {
    26a0:	2a00      	cmp	r2, #0
    26a2:	d003      	beq.n	26ac <NWK_RouteNewEntry+0x24>
    26a4:	7994      	ldrb	r4, [r2, #6]
    26a6:	429c      	cmp	r4, r3
    26a8:	d802      	bhi.n	26b0 <NWK_RouteNewEntry+0x28>
    26aa:	e002      	b.n	26b2 <NWK_RouteNewEntry+0x2a>
    26ac:	1c02      	adds	r2, r0, #0
    26ae:	e000      	b.n	26b2 <NWK_RouteNewEntry+0x2a>
    26b0:	1c02      	adds	r2, r0, #0
NWK_RouteTableEntry_t *NWK_RouteNewEntry(void)
{
	NWK_RouteTableEntry_t *iter = nwkRouteTable;
	NWK_RouteTableEntry_t *entry = NULL;

	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++, iter++) {
    26b2:	3008      	adds	r0, #8
    26b4:	4288      	cmp	r0, r1
    26b6:	d1ed      	bne.n	2694 <NWK_RouteNewEntry+0xc>
    26b8:	1c10      	adds	r0, r2, #0
		if (NULL == entry || iter->rank < entry->rank) {
			entry = iter;
		}
	}

	entry->multicast = 0;
    26ba:	7803      	ldrb	r3, [r0, #0]
	entry->score = NWK_ROUTE_DEFAULT_SCORE;
    26bc:	2202      	movs	r2, #2
    26be:	4393      	bics	r3, r2
    26c0:	220f      	movs	r2, #15
    26c2:	4013      	ands	r3, r2
    26c4:	2230      	movs	r2, #48	; 0x30
    26c6:	4313      	orrs	r3, r2
    26c8:	7003      	strb	r3, [r0, #0]
	entry->rank = NWK_ROUTE_DEFAULT_RANK;
    26ca:	2380      	movs	r3, #128	; 0x80
    26cc:	7183      	strb	r3, [r0, #6]

	return entry;
}
    26ce:	bd10      	pop	{r4, pc}
    26d0:	20000350 	.word	0x20000350

000026d4 <NWK_RouteFreeEntry>:

/*************************************************************************//**
*****************************************************************************/
void NWK_RouteFreeEntry(NWK_RouteTableEntry_t *entry)
{
	if (entry->fixed) {
    26d4:	7803      	ldrb	r3, [r0, #0]
    26d6:	07da      	lsls	r2, r3, #31
    26d8:	d404      	bmi.n	26e4 <NWK_RouteFreeEntry+0x10>
		return;
	}

	entry->dstAddr = NWK_ROUTE_UNKNOWN;
    26da:	2301      	movs	r3, #1
    26dc:	425b      	negs	r3, r3
    26de:	8043      	strh	r3, [r0, #2]
	entry->rank = 0;
    26e0:	2300      	movs	r3, #0
    26e2:	7183      	strb	r3, [r0, #6]
}
    26e4:	4770      	bx	lr
    26e6:	46c0      	nop			; (mov r8, r8)

000026e8 <NWK_RouteNextHop>:

/*************************************************************************//**
*****************************************************************************/
uint16_t NWK_RouteNextHop(uint16_t dst, uint8_t multicast)
{
    26e8:	b508      	push	{r3, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    26ea:	4b04      	ldr	r3, [pc, #16]	; (26fc <NWK_RouteNextHop+0x14>)
    26ec:	4798      	blx	r3
	if (entry) {
    26ee:	2800      	cmp	r0, #0
    26f0:	d001      	beq.n	26f6 <NWK_RouteNextHop+0xe>
		return entry->nextHopAddr;
    26f2:	8880      	ldrh	r0, [r0, #4]
    26f4:	e000      	b.n	26f8 <NWK_RouteNextHop+0x10>
	}

	return NWK_ROUTE_UNKNOWN;
    26f6:	4802      	ldr	r0, [pc, #8]	; (2700 <NWK_RouteNextHop+0x18>)
}
    26f8:	bd08      	pop	{r3, pc}
    26fa:	46c0      	nop			; (mov r8, r8)
    26fc:	00002655 	.word	0x00002655
    2700:	0000ffff 	.word	0x0000ffff

00002704 <nwkRouteRemove>:
}

/*************************************************************************//**
*****************************************************************************/
void nwkRouteRemove(uint16_t dst, uint8_t multicast)
{
    2704:	b508      	push	{r3, lr}
	NWK_RouteTableEntry_t *entry;

	entry = NWK_RouteFindEntry(dst, multicast);
    2706:	4b03      	ldr	r3, [pc, #12]	; (2714 <nwkRouteRemove+0x10>)
    2708:	4798      	blx	r3
	if (entry) {
    270a:	2800      	cmp	r0, #0
    270c:	d001      	beq.n	2712 <nwkRouteRemove+0xe>
		NWK_RouteFreeEntry(entry);
    270e:	4b02      	ldr	r3, [pc, #8]	; (2718 <nwkRouteRemove+0x14>)
    2710:	4798      	blx	r3
	}
}
    2712:	bd08      	pop	{r3, pc}
    2714:	00002655 	.word	0x00002655
    2718:	000026d5 	.word	0x000026d5

0000271c <nwkRouteFrameReceived>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameReceived(NwkFrame_t *frame)
{
    271c:	b538      	push	{r3, r4, r5, lr}
    271e:	1c04      	adds	r4, r0, #0
#ifndef NWK_ENABLE_ROUTE_DISCOVERY
	NwkFrameHeader_t *header = &frame->header;
	NWK_RouteTableEntry_t *entry;

	if ((header->macSrcAddr & NWK_ROUTE_NON_ROUTING) &&
    2720:	7a42      	ldrb	r2, [r0, #9]
    2722:	7a85      	ldrb	r5, [r0, #10]
    2724:	022d      	lsls	r5, r5, #8
    2726:	4315      	orrs	r5, r2
    2728:	b22b      	sxth	r3, r5
    272a:	2b00      	cmp	r3, #0
    272c:	da05      	bge.n	273a <nwkRouteFrameReceived+0x1e>
			(header->macSrcAddr != header->nwkSrcAddr)) {
    272e:	7b42      	ldrb	r2, [r0, #13]
    2730:	7b83      	ldrb	r3, [r0, #14]
    2732:	021b      	lsls	r3, r3, #8
{
#ifndef NWK_ENABLE_ROUTE_DISCOVERY
	NwkFrameHeader_t *header = &frame->header;
	NWK_RouteTableEntry_t *entry;

	if ((header->macSrcAddr & NWK_ROUTE_NON_ROUTING) &&
    2734:	4313      	orrs	r3, r2
    2736:	429d      	cmp	r5, r3
    2738:	d141      	bne.n	27be <nwkRouteFrameReceived+0xa2>
			(header->macSrcAddr != header->nwkSrcAddr)) {
		return;
	}

	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    273a:	7961      	ldrb	r1, [r4, #5]
    273c:	79a2      	ldrb	r2, [r4, #6]
    273e:	0212      	lsls	r2, r2, #8
    2740:	430a      	orrs	r2, r1
    2742:	4b1f      	ldr	r3, [pc, #124]	; (27c0 <nwkRouteFrameReceived+0xa4>)
    2744:	429a      	cmp	r2, r3
    2746:	d03a      	beq.n	27be <nwkRouteFrameReceived+0xa2>
		return;
	}

	entry = NWK_RouteFindEntry(header->nwkSrcAddr, false);
    2748:	7b62      	ldrb	r2, [r4, #13]
    274a:	7ba0      	ldrb	r0, [r4, #14]
    274c:	0200      	lsls	r0, r0, #8
    274e:	4310      	orrs	r0, r2
    2750:	2100      	movs	r1, #0
    2752:	4b1c      	ldr	r3, [pc, #112]	; (27c4 <nwkRouteFrameReceived+0xa8>)
    2754:	4798      	blx	r3

	if (entry) {
    2756:	2800      	cmp	r0, #0
    2758:	d022      	beq.n	27a0 <nwkRouteFrameReceived+0x84>
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
    275a:	79e1      	ldrb	r1, [r4, #7]
    275c:	7a22      	ldrb	r2, [r4, #8]
    275e:	0212      	lsls	r2, r2, #8
    2760:	430a      	orrs	r2, r1
    2762:	2100      	movs	r1, #0
    2764:	4b16      	ldr	r3, [pc, #88]	; (27c0 <nwkRouteFrameReceived+0xa4>)
    2766:	429a      	cmp	r2, r3
    2768:	d108      	bne.n	277c <nwkRouteFrameReceived+0x60>
				nwkIb.addr == header->nwkDstAddr);
    276a:	7be2      	ldrb	r2, [r4, #15]
    276c:	7c21      	ldrb	r1, [r4, #16]
    276e:	0209      	lsls	r1, r1, #8
	}

	entry = NWK_RouteFindEntry(header->nwkSrcAddr, false);

	if (entry) {
		bool discovery = (NWK_BROADCAST_ADDR == header->macDstAddr &&
    2770:	4b15      	ldr	r3, [pc, #84]	; (27c8 <nwkRouteFrameReceived+0xac>)
    2772:	881b      	ldrh	r3, [r3, #0]
    2774:	4311      	orrs	r1, r2
    2776:	1a59      	subs	r1, r3, r1
    2778:	424b      	negs	r3, r1
    277a:	4159      	adcs	r1, r3
				nwkIb.addr == header->nwkDstAddr);

		if ((entry->nextHopAddr != header->macSrcAddr && frame->rx.lqi >
    277c:	8883      	ldrh	r3, [r0, #4]
    277e:	42ab      	cmp	r3, r5
    2780:	d004      	beq.n	278c <nwkRouteFrameReceived+0x70>
    2782:	2385      	movs	r3, #133	; 0x85
    2784:	5ce2      	ldrb	r2, [r4, r3]
    2786:	79c3      	ldrb	r3, [r0, #7]
    2788:	429a      	cmp	r2, r3
    278a:	d801      	bhi.n	2790 <nwkRouteFrameReceived+0x74>
				entry->lqi) || discovery) {
    278c:	2900      	cmp	r1, #0
    278e:	d013      	beq.n	27b8 <nwkRouteFrameReceived+0x9c>
			entry->nextHopAddr = header->macSrcAddr;
    2790:	8085      	strh	r5, [r0, #4]
			entry->score = NWK_ROUTE_DEFAULT_SCORE;
    2792:	7803      	ldrb	r3, [r0, #0]
    2794:	220f      	movs	r2, #15
    2796:	4013      	ands	r3, r2
    2798:	2230      	movs	r2, #48	; 0x30
    279a:	4313      	orrs	r3, r2
    279c:	7003      	strb	r3, [r0, #0]
    279e:	e00b      	b.n	27b8 <nwkRouteFrameReceived+0x9c>
		}
	} else {
		entry = NWK_RouteNewEntry();
    27a0:	4b0a      	ldr	r3, [pc, #40]	; (27cc <nwkRouteFrameReceived+0xb0>)
    27a2:	4798      	blx	r3

		entry->dstAddr = header->nwkSrcAddr;
    27a4:	7b61      	ldrb	r1, [r4, #13]
    27a6:	7ba2      	ldrb	r2, [r4, #14]
    27a8:	0212      	lsls	r2, r2, #8
    27aa:	430a      	orrs	r2, r1
    27ac:	8042      	strh	r2, [r0, #2]
		entry->nextHopAddr = header->macSrcAddr;
    27ae:	7a62      	ldrb	r2, [r4, #9]
    27b0:	7aa3      	ldrb	r3, [r4, #10]
    27b2:	021b      	lsls	r3, r3, #8
    27b4:	4313      	orrs	r3, r2
    27b6:	8083      	strh	r3, [r0, #4]
	}

	entry->lqi = frame->rx.lqi;
    27b8:	2385      	movs	r3, #133	; 0x85
    27ba:	5ce3      	ldrb	r3, [r4, r3]
    27bc:	71c3      	strb	r3, [r0, #7]
#else
	(void)frame;
#endif
}
    27be:	bd38      	pop	{r3, r4, r5, pc}
    27c0:	0000ffff 	.word	0x0000ffff
    27c4:	00002655 	.word	0x00002655
    27c8:	20000990 	.word	0x20000990
    27cc:	00002689 	.word	0x00002689

000027d0 <nwkRouteFrameSent>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrameSent(NwkFrame_t *frame)
{
    27d0:	b510      	push	{r4, lr}
    27d2:	1c04      	adds	r4, r0, #0
	NWK_RouteTableEntry_t *entry;

	if (NWK_BROADCAST_ADDR == frame->header.nwkDstAddr) {
    27d4:	7bc3      	ldrb	r3, [r0, #15]
    27d6:	7c00      	ldrb	r0, [r0, #16]
    27d8:	0200      	lsls	r0, r0, #8
    27da:	4318      	orrs	r0, r3
    27dc:	4b1b      	ldr	r3, [pc, #108]	; (284c <nwkRouteFrameSent+0x7c>)
    27de:	4298      	cmp	r0, r3
    27e0:	d032      	beq.n	2848 <nwkRouteFrameSent+0x78>
		return;
	}

	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
			frame->header.nwkFcf.multicast);
    27e2:	7ae1      	ldrb	r1, [r4, #11]
    27e4:	0709      	lsls	r1, r1, #28

	if (NWK_BROADCAST_ADDR == frame->header.nwkDstAddr) {
		return;
	}

	entry = NWK_RouteFindEntry(frame->header.nwkDstAddr,
    27e6:	0fc9      	lsrs	r1, r1, #31
    27e8:	4b19      	ldr	r3, [pc, #100]	; (2850 <nwkRouteFrameSent+0x80>)
    27ea:	4798      	blx	r3
			frame->header.nwkFcf.multicast);

	if (NULL == entry || entry->fixed) {
    27ec:	2800      	cmp	r0, #0
    27ee:	d02b      	beq.n	2848 <nwkRouteFrameSent+0x78>
    27f0:	7803      	ldrb	r3, [r0, #0]
    27f2:	07da      	lsls	r2, r3, #31
    27f4:	d428      	bmi.n	2848 <nwkRouteFrameSent+0x78>
		return;
	}

	if (NWK_SUCCESS_STATUS == frame->tx.status) {
    27f6:	2385      	movs	r3, #133	; 0x85
    27f8:	5ce3      	ldrb	r3, [r4, r3]
    27fa:	2b00      	cmp	r3, #0
    27fc:	d117      	bne.n	282e <nwkRouteFrameSent+0x5e>
		entry->score = NWK_ROUTE_DEFAULT_SCORE;
    27fe:	7803      	ldrb	r3, [r0, #0]
    2800:	220f      	movs	r2, #15
    2802:	4013      	ands	r3, r2
    2804:	2230      	movs	r2, #48	; 0x30
    2806:	4313      	orrs	r3, r2
    2808:	7003      	strb	r3, [r0, #0]

		if (NWK_ROUTE_MAX_RANK == ++entry->rank) {
    280a:	7983      	ldrb	r3, [r0, #6]
    280c:	3301      	adds	r3, #1
    280e:	b2db      	uxtb	r3, r3
    2810:	7183      	strb	r3, [r0, #6]
    2812:	2bff      	cmp	r3, #255	; 0xff
    2814:	d118      	bne.n	2848 <nwkRouteFrameSent+0x78>
    2816:	490f      	ldr	r1, [pc, #60]	; (2854 <nwkRouteFrameSent+0x84>)
    2818:	1d8b      	adds	r3, r1, #6
    281a:	4a0f      	ldr	r2, [pc, #60]	; (2858 <nwkRouteFrameSent+0x88>)
    281c:	1889      	adds	r1, r1, r2
/*************************************************************************//**
*****************************************************************************/
static void nwkRouteNormalizeRanks(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
		nwkRouteTable[i].rank = (nwkRouteTable[i].rank >> 1) + 1;
    281e:	781a      	ldrb	r2, [r3, #0]
    2820:	0852      	lsrs	r2, r2, #1
    2822:	3201      	adds	r2, #1
    2824:	701a      	strb	r2, [r3, #0]
    2826:	3308      	adds	r3, #8

/*************************************************************************//**
*****************************************************************************/
static void nwkRouteNormalizeRanks(void)
{
	for (uint8_t i = 0; i < NWK_ROUTE_TABLE_SIZE; i++) {
    2828:	428b      	cmp	r3, r1
    282a:	d1f8      	bne.n	281e <nwkRouteFrameSent+0x4e>
    282c:	e00c      	b.n	2848 <nwkRouteFrameSent+0x78>

		if (NWK_ROUTE_MAX_RANK == ++entry->rank) {
			nwkRouteNormalizeRanks();
		}
	} else {
		if (0 == --entry->score) {
    282e:	7802      	ldrb	r2, [r0, #0]
    2830:	0913      	lsrs	r3, r2, #4
    2832:	330f      	adds	r3, #15
    2834:	210f      	movs	r1, #15
    2836:	400b      	ands	r3, r1
    2838:	011c      	lsls	r4, r3, #4
    283a:	400a      	ands	r2, r1
    283c:	4322      	orrs	r2, r4
    283e:	7002      	strb	r2, [r0, #0]
    2840:	2b00      	cmp	r3, #0
    2842:	d101      	bne.n	2848 <nwkRouteFrameSent+0x78>
			NWK_RouteFreeEntry(entry);
    2844:	4b05      	ldr	r3, [pc, #20]	; (285c <nwkRouteFrameSent+0x8c>)
    2846:	4798      	blx	r3
		}
	}
}
    2848:	bd10      	pop	{r4, pc}
    284a:	46c0      	nop			; (mov r8, r8)
    284c:	0000ffff 	.word	0x0000ffff
    2850:	00002655 	.word	0x00002655
    2854:	20000350 	.word	0x20000350
    2858:	00000326 	.word	0x00000326
    285c:	000026d5 	.word	0x000026d5

00002860 <nwkRoutePrepareTx>:

/*************************************************************************//**
*****************************************************************************/
void nwkRoutePrepareTx(NwkFrame_t *frame)
{
    2860:	b510      	push	{r4, lr}
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr) {
    2862:	7bc1      	ldrb	r1, [r0, #15]
    2864:	7c03      	ldrb	r3, [r0, #16]
    2866:	021b      	lsls	r3, r3, #8
    2868:	430b      	orrs	r3, r1
    286a:	4a0d      	ldr	r2, [pc, #52]	; (28a0 <nwkRoutePrepareTx+0x40>)
    286c:	4293      	cmp	r3, r2
    286e:	d104      	bne.n	287a <nwkRoutePrepareTx+0x1a>
		header->macDstAddr = NWK_BROADCAST_ADDR;
    2870:	2301      	movs	r3, #1
    2872:	425b      	negs	r3, r3
    2874:	71c3      	strb	r3, [r0, #7]
    2876:	7203      	strb	r3, [r0, #8]
    2878:	e010      	b.n	289c <nwkRoutePrepareTx+0x3c>
	} else if (header->nwkFcf.linkLocal) {
    287a:	7ac2      	ldrb	r2, [r0, #11]
    287c:	0751      	lsls	r1, r2, #29
    287e:	d503      	bpl.n	2888 <nwkRoutePrepareTx+0x28>
		header->macDstAddr = header->nwkDstAddr;
    2880:	71c3      	strb	r3, [r0, #7]
    2882:	0a1b      	lsrs	r3, r3, #8
    2884:	7203      	strb	r3, [r0, #8]
    2886:	e009      	b.n	289c <nwkRoutePrepareTx+0x3c>
	}
#endif

	else {
		header->macDstAddr = NWK_RouteNextHop(header->nwkDstAddr,
				header->nwkFcf.multicast);
    2888:	1c84      	adds	r4, r0, #2
    288a:	7ac1      	ldrb	r1, [r0, #11]
    288c:	0709      	lsls	r1, r1, #28
		header->nwkFcf.linkLocal = 1;
	}
#endif

	else {
		header->macDstAddr = NWK_RouteNextHop(header->nwkDstAddr,
    288e:	0fc9      	lsrs	r1, r1, #31
    2890:	1c18      	adds	r0, r3, #0
    2892:	4b04      	ldr	r3, [pc, #16]	; (28a4 <nwkRoutePrepareTx+0x44>)
    2894:	4798      	blx	r3
    2896:	7160      	strb	r0, [r4, #5]
    2898:	0a00      	lsrs	r0, r0, #8
    289a:	71a0      	strb	r0, [r4, #6]
			nwkRouteDiscoveryRequest(frame);
		}

  #endif
	}
}
    289c:	bd10      	pop	{r4, pc}
    289e:	46c0      	nop			; (mov r8, r8)
    28a0:	0000ffff 	.word	0x0000ffff
    28a4:	000026e9 	.word	0x000026e9

000028a8 <nwkRouteFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkRouteFrame(NwkFrame_t *frame)
{
    28a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    28aa:	4647      	mov	r7, r8
    28ac:	b480      	push	{r7}
    28ae:	1c04      	adds	r4, r0, #0
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_ROUTE_UNKNOWN !=
			NWK_RouteNextHop(header->nwkDstAddr,
    28b0:	7bc2      	ldrb	r2, [r0, #15]
    28b2:	7c06      	ldrb	r6, [r0, #16]
    28b4:	0236      	lsls	r6, r6, #8
    28b6:	4316      	orrs	r6, r2
			header->nwkFcf.multicast)) {
    28b8:	7ac7      	ldrb	r7, [r0, #11]
    28ba:	073f      	lsls	r7, r7, #28
    28bc:	0fff      	lsrs	r7, r7, #31
void nwkRouteFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_ROUTE_UNKNOWN !=
			NWK_RouteNextHop(header->nwkDstAddr,
    28be:	b2f9      	uxtb	r1, r7
    28c0:	1c30      	adds	r0, r6, #0
    28c2:	4b28      	ldr	r3, [pc, #160]	; (2964 <nwkRouteFrame+0xbc>)
    28c4:	4798      	blx	r3
*****************************************************************************/
void nwkRouteFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;

	if (NWK_ROUTE_UNKNOWN !=
    28c6:	4b28      	ldr	r3, [pc, #160]	; (2968 <nwkRouteFrame+0xc0>)
    28c8:	4298      	cmp	r0, r3
    28ca:	d00f      	beq.n	28ec <nwkRouteFrame+0x44>
			NWK_RouteNextHop(header->nwkDstAddr,
			header->nwkFcf.multicast)) {
		frame->tx.confirm = NULL;
    28cc:	2200      	movs	r2, #0
    28ce:	2389      	movs	r3, #137	; 0x89
    28d0:	54e2      	strb	r2, [r4, r3]
    28d2:	238a      	movs	r3, #138	; 0x8a
    28d4:	54e2      	strb	r2, [r4, r3]
    28d6:	238b      	movs	r3, #139	; 0x8b
    28d8:	54e2      	strb	r2, [r4, r3]
    28da:	238c      	movs	r3, #140	; 0x8c
    28dc:	54e2      	strb	r2, [r4, r3]
		frame->tx.control = NWK_TX_CONTROL_ROUTING;
    28de:	2202      	movs	r2, #2
    28e0:	2388      	movs	r3, #136	; 0x88
    28e2:	54e2      	strb	r2, [r4, r3]
		nwkTxFrame(frame);
    28e4:	1c20      	adds	r0, r4, #0
    28e6:	4b21      	ldr	r3, [pc, #132]	; (296c <nwkRouteFrame+0xc4>)
    28e8:	4798      	blx	r3
    28ea:	e038      	b.n	295e <nwkRouteFrame+0xb6>
	} else {
		nwkRouteSendRouteError(header->nwkSrcAddr, header->nwkDstAddr,
    28ec:	7b62      	ldrb	r2, [r4, #13]
    28ee:	7ba3      	ldrb	r3, [r4, #14]
    28f0:	021b      	lsls	r3, r3, #8
    28f2:	4313      	orrs	r3, r2
    28f4:	4698      	mov	r8, r3
		uint8_t multicast)
{
	NwkFrame_t *frame;
	NwkCommandRouteError_t *command;

	if (NULL == (frame = nwkFrameAlloc())) {
    28f6:	4b1e      	ldr	r3, [pc, #120]	; (2970 <nwkRouteFrame+0xc8>)
    28f8:	4798      	blx	r3
    28fa:	1e05      	subs	r5, r0, #0
    28fc:	d02c      	beq.n	2958 <nwkRouteFrame+0xb0>
		return;
	}

	nwkFrameCommandInit(frame);
    28fe:	4b1d      	ldr	r3, [pc, #116]	; (2974 <nwkRouteFrame+0xcc>)
    2900:	4798      	blx	r3

	frame->size += sizeof(NwkCommandRouteError_t);
    2902:	786b      	ldrb	r3, [r5, #1]
    2904:	3306      	adds	r3, #6
    2906:	706b      	strb	r3, [r5, #1]
	frame->tx.confirm = NULL;
    2908:	2200      	movs	r2, #0
    290a:	2389      	movs	r3, #137	; 0x89
    290c:	54ea      	strb	r2, [r5, r3]
    290e:	238a      	movs	r3, #138	; 0x8a
    2910:	54ea      	strb	r2, [r5, r3]
    2912:	238b      	movs	r3, #139	; 0x8b
    2914:	54ea      	strb	r2, [r5, r3]
    2916:	238c      	movs	r3, #140	; 0x8c
    2918:	54ea      	strb	r2, [r5, r3]

	frame->header.nwkDstAddr = src;
    291a:	21ff      	movs	r1, #255	; 0xff
    291c:	4643      	mov	r3, r8
    291e:	4019      	ands	r1, r3
    2920:	73e9      	strb	r1, [r5, #15]
    2922:	0a1a      	lsrs	r2, r3, #8
    2924:	742a      	strb	r2, [r5, #16]

	command = (NwkCommandRouteError_t *)frame->payload;
    2926:	2381      	movs	r3, #129	; 0x81
    2928:	5ce8      	ldrb	r0, [r5, r3]
    292a:	2382      	movs	r3, #130	; 0x82
    292c:	5ceb      	ldrb	r3, [r5, r3]
    292e:	021b      	lsls	r3, r3, #8
    2930:	4303      	orrs	r3, r0
    2932:	2083      	movs	r0, #131	; 0x83
    2934:	5c28      	ldrb	r0, [r5, r0]
    2936:	0400      	lsls	r0, r0, #16
    2938:	4303      	orrs	r3, r0
    293a:	2084      	movs	r0, #132	; 0x84
    293c:	5c28      	ldrb	r0, [r5, r0]
    293e:	0600      	lsls	r0, r0, #24
    2940:	4303      	orrs	r3, r0
	command->id = NWK_COMMAND_ROUTE_ERROR;
    2942:	2001      	movs	r0, #1
    2944:	7018      	strb	r0, [r3, #0]
	command->srcAddr = src;
    2946:	7059      	strb	r1, [r3, #1]
    2948:	709a      	strb	r2, [r3, #2]
	command->dstAddr = dst;
    294a:	70de      	strb	r6, [r3, #3]
    294c:	0a36      	lsrs	r6, r6, #8
    294e:	711e      	strb	r6, [r3, #4]
	command->multicast = multicast;
    2950:	715f      	strb	r7, [r3, #5]

	nwkTxFrame(frame);
    2952:	1c28      	adds	r0, r5, #0
    2954:	4b05      	ldr	r3, [pc, #20]	; (296c <nwkRouteFrame+0xc4>)
    2956:	4798      	blx	r3
		frame->tx.control = NWK_TX_CONTROL_ROUTING;
		nwkTxFrame(frame);
	} else {
		nwkRouteSendRouteError(header->nwkSrcAddr, header->nwkDstAddr,
				header->nwkFcf.multicast);
		nwkFrameFree(frame);
    2958:	1c20      	adds	r0, r4, #0
    295a:	4b07      	ldr	r3, [pc, #28]	; (2978 <nwkRouteFrame+0xd0>)
    295c:	4798      	blx	r3
	}
}
    295e:	bc04      	pop	{r2}
    2960:	4690      	mov	r8, r2
    2962:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2964:	000026e9 	.word	0x000026e9
    2968:	0000ffff 	.word	0x0000ffff
    296c:	000031d1 	.word	0x000031d1
    2970:	00002549 	.word	0x00002549
    2974:	00002609 	.word	0x00002609
    2978:	000025b9 	.word	0x000025b9

0000297c <nwkRouteErrorReceived>:
}

/*************************************************************************//**
*****************************************************************************/
bool nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
    297c:	b508      	push	{r3, lr}
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;
    297e:	6882      	ldr	r2, [r0, #8]

	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    2980:	7b03      	ldrb	r3, [r0, #12]
		return false;
    2982:	2000      	movs	r0, #0
*****************************************************************************/
bool nwkRouteErrorReceived(NWK_DataInd_t *ind)
{
	NwkCommandRouteError_t *command = (NwkCommandRouteError_t *)ind->data;

	if (sizeof(NwkCommandRouteError_t) != ind->size) {
    2984:	2b06      	cmp	r3, #6
    2986:	d107      	bne.n	2998 <nwkRouteErrorReceived+0x1c>
		return false;
	}

	nwkRouteRemove(command->dstAddr, command->multicast);
    2988:	78d3      	ldrb	r3, [r2, #3]
    298a:	7910      	ldrb	r0, [r2, #4]
    298c:	0200      	lsls	r0, r0, #8
    298e:	4318      	orrs	r0, r3
    2990:	7951      	ldrb	r1, [r2, #5]
    2992:	4b02      	ldr	r3, [pc, #8]	; (299c <nwkRouteErrorReceived+0x20>)
    2994:	4798      	blx	r3

	return true;
    2996:	2001      	movs	r0, #1
}
    2998:	bd08      	pop	{r3, pc}
    299a:	46c0      	nop			; (mov r8, r8)
    299c:	00002705 	.word	0x00002705

000029a0 <nwkRxSeriveDataInd>:
}

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxSeriveDataInd(NWK_DataInd_t *ind)
{
    29a0:	b508      	push	{r3, lr}
		return false;
	}

#endif

	if (ind->size < 1) {
    29a2:	7b02      	ldrb	r2, [r0, #12]
		return false;
    29a4:	2300      	movs	r3, #0
		return false;
	}

#endif

	if (ind->size < 1) {
    29a6:	2a00      	cmp	r2, #0
    29a8:	d00f      	beq.n	29ca <nwkRxSeriveDataInd+0x2a>
		return false;
	}

	switch (ind->data[0]) {
    29aa:	6882      	ldr	r2, [r0, #8]
    29ac:	7813      	ldrb	r3, [r2, #0]
    29ae:	2b00      	cmp	r3, #0
    29b0:	d002      	beq.n	29b8 <nwkRxSeriveDataInd+0x18>
    29b2:	2b01      	cmp	r3, #1
    29b4:	d004      	beq.n	29c0 <nwkRxSeriveDataInd+0x20>
    29b6:	e007      	b.n	29c8 <nwkRxSeriveDataInd+0x28>
	case NWK_COMMAND_ACK:
		return nwkTxAckReceived(ind);
    29b8:	4b05      	ldr	r3, [pc, #20]	; (29d0 <nwkRxSeriveDataInd+0x30>)
    29ba:	4798      	blx	r3
    29bc:	1c03      	adds	r3, r0, #0
    29be:	e004      	b.n	29ca <nwkRxSeriveDataInd+0x2a>

#ifdef NWK_ENABLE_ROUTING
	case NWK_COMMAND_ROUTE_ERROR:
		return nwkRouteErrorReceived(ind);
    29c0:	4b04      	ldr	r3, [pc, #16]	; (29d4 <nwkRxSeriveDataInd+0x34>)
    29c2:	4798      	blx	r3
    29c4:	1c03      	adds	r3, r0, #0
    29c6:	e000      	b.n	29ca <nwkRxSeriveDataInd+0x2a>
		return nwkRouteDiscoveryReplyReceived(ind);

#endif

	default:
		return false;
    29c8:	2300      	movs	r3, #0
	}
}
    29ca:	1c18      	adds	r0, r3, #0
    29cc:	bd08      	pop	{r3, pc}
    29ce:	46c0      	nop			; (mov r8, r8)
    29d0:	0000331d 	.word	0x0000331d
    29d4:	0000297d 	.word	0x0000297d

000029d8 <nwkRxDuplicateRejectionTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
    29d8:	b538      	push	{r3, r4, r5, lr}
    29da:	4909      	ldr	r1, [pc, #36]	; (2a00 <nwkRxDuplicateRejectionTimerHandler+0x28>)
    29dc:	1d0b      	adds	r3, r1, #4
    29de:	3140      	adds	r1, #64	; 0x40
	bool restart = false;
    29e0:	2400      	movs	r4, #0

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		if (nwkRxDuplicateRejectionTable[i].ttl) {
			nwkRxDuplicateRejectionTable[i].ttl--;
			restart = true;
    29e2:	2501      	movs	r5, #1
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
	bool restart = false;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		if (nwkRxDuplicateRejectionTable[i].ttl) {
    29e4:	781a      	ldrb	r2, [r3, #0]
    29e6:	2a00      	cmp	r2, #0
    29e8:	d002      	beq.n	29f0 <nwkRxDuplicateRejectionTimerHandler+0x18>
			nwkRxDuplicateRejectionTable[i].ttl--;
    29ea:	3a01      	subs	r2, #1
    29ec:	701a      	strb	r2, [r3, #0]
			restart = true;
    29ee:	1c2c      	adds	r4, r5, #0
    29f0:	3306      	adds	r3, #6
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
	bool restart = false;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    29f2:	428b      	cmp	r3, r1
    29f4:	d1f6      	bne.n	29e4 <nwkRxDuplicateRejectionTimerHandler+0xc>
			nwkRxDuplicateRejectionTable[i].ttl--;
			restart = true;
		}
	}

	if (restart) {
    29f6:	2c00      	cmp	r4, #0
    29f8:	d001      	beq.n	29fe <nwkRxDuplicateRejectionTimerHandler+0x26>
		SYS_TimerStart(timer);
    29fa:	4b02      	ldr	r3, [pc, #8]	; (2a04 <nwkRxDuplicateRejectionTimerHandler+0x2c>)
    29fc:	4798      	blx	r3
	}
}
    29fe:	bd38      	pop	{r3, r4, r5, pc}
    2a00:	20000670 	.word	0x20000670
    2a04:	000038c9 	.word	0x000038c9

00002a08 <nwkRxInit>:

/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
    2a08:	b508      	push	{r3, lr}
    2a0a:	490a      	ldr	r1, [pc, #40]	; (2a34 <nwkRxInit+0x2c>)
    2a0c:	1d0b      	adds	r3, r1, #4
    2a0e:	3140      	adds	r1, #64	; 0x40
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		nwkRxDuplicateRejectionTable[i].ttl = 0;
    2a10:	2200      	movs	r2, #0
    2a12:	701a      	strb	r2, [r3, #0]
    2a14:	3306      	adds	r3, #6
/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    2a16:	428b      	cmp	r3, r1
    2a18:	d1fb      	bne.n	2a12 <nwkRxInit+0xa>
		nwkRxDuplicateRejectionTable[i].ttl = 0;
	}

	nwkRxDuplicateRejectionTimer.interval
		= NWK_RX_DUPLICATE_REJECTION_TIMER_INTERVAL;
    2a1a:	4b07      	ldr	r3, [pc, #28]	; (2a38 <nwkRxInit+0x30>)
    2a1c:	2264      	movs	r2, #100	; 0x64
    2a1e:	609a      	str	r2, [r3, #8]
	nwkRxDuplicateRejectionTimer.mode = SYS_TIMER_INTERVAL_MODE;
    2a20:	2200      	movs	r2, #0
    2a22:	731a      	strb	r2, [r3, #12]
	nwkRxDuplicateRejectionTimer.handler
		= nwkRxDuplicateRejectionTimerHandler;
    2a24:	4a05      	ldr	r2, [pc, #20]	; (2a3c <nwkRxInit+0x34>)
    2a26:	611a      	str	r2, [r3, #16]

	NWK_OpenEndpoint(NWK_SERVICE_ENDPOINT_ID, nwkRxSeriveDataInd);
    2a28:	2000      	movs	r0, #0
    2a2a:	4905      	ldr	r1, [pc, #20]	; (2a40 <nwkRxInit+0x38>)
    2a2c:	4b05      	ldr	r3, [pc, #20]	; (2a44 <nwkRxInit+0x3c>)
    2a2e:	4798      	blx	r3
}
    2a30:	bd08      	pop	{r3, pc}
    2a32:	46c0      	nop			; (mov r8, r8)
    2a34:	20000670 	.word	0x20000670
    2a38:	200006b0 	.word	0x200006b0
    2a3c:	000029d9 	.word	0x000029d9
    2a40:	000029a1 	.word	0x000029a1
    2a44:	0000233d 	.word	0x0000233d

00002a48 <PHY_DataInd>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataInd(PHY_DataInd_t *ind)
{
    2a48:	b510      	push	{r4, lr}
    2a4a:	1c04      	adds	r4, r0, #0
	NwkFrame_t *frame;

	if (0x88 != ind->data[1] ||
    2a4c:	6803      	ldr	r3, [r0, #0]
    2a4e:	785a      	ldrb	r2, [r3, #1]
    2a50:	2a88      	cmp	r2, #136	; 0x88
    2a52:	d11a      	bne.n	2a8a <PHY_DataInd+0x42>
			(0x61 != ind->data[0] && 0x41 != ind->data[0]) ||
    2a54:	781b      	ldrb	r3, [r3, #0]
    2a56:	2220      	movs	r2, #32
    2a58:	4393      	bics	r3, r2
    2a5a:	2b41      	cmp	r3, #65	; 0x41
    2a5c:	d115      	bne.n	2a8a <PHY_DataInd+0x42>
    2a5e:	7903      	ldrb	r3, [r0, #4]
    2a60:	2b0f      	cmp	r3, #15
    2a62:	d912      	bls.n	2a8a <PHY_DataInd+0x42>
			ind->size < sizeof(NwkFrameHeader_t)) {
		return;
	}

	if (NULL == (frame = nwkFrameAlloc())) {
    2a64:	4b09      	ldr	r3, [pc, #36]	; (2a8c <PHY_DataInd+0x44>)
    2a66:	4798      	blx	r3
    2a68:	2800      	cmp	r0, #0
    2a6a:	d00e      	beq.n	2a8a <PHY_DataInd+0x42>
		return;
	}

	frame->state = NWK_RX_STATE_RECEIVED;
    2a6c:	2320      	movs	r3, #32
    2a6e:	7003      	strb	r3, [r0, #0]
	frame->size = ind->size;
    2a70:	7923      	ldrb	r3, [r4, #4]
    2a72:	7043      	strb	r3, [r0, #1]
	frame->rx.lqi = ind->lqi;
    2a74:	7962      	ldrb	r2, [r4, #5]
    2a76:	2385      	movs	r3, #133	; 0x85
    2a78:	54c2      	strb	r2, [r0, r3]
	frame->rx.rssi = ind->rssi;
    2a7a:	79a2      	ldrb	r2, [r4, #6]
    2a7c:	2386      	movs	r3, #134	; 0x86
    2a7e:	54c2      	strb	r2, [r0, r3]
	memcpy(frame->data, ind->data, ind->size);
    2a80:	3002      	adds	r0, #2
    2a82:	7922      	ldrb	r2, [r4, #4]
    2a84:	6821      	ldr	r1, [r4, #0]
    2a86:	4b02      	ldr	r3, [pc, #8]	; (2a90 <PHY_DataInd+0x48>)
    2a88:	4798      	blx	r3
}
    2a8a:	bd10      	pop	{r4, pc}
    2a8c:	00002549 	.word	0x00002549
    2a90:	00004bf1 	.word	0x00004bf1

00002a94 <nwkRxDecryptConf>:

/*************************************************************************//**
*****************************************************************************/
void nwkRxDecryptConf(NwkFrame_t *frame, bool status)
{
	if (status) {
    2a94:	2900      	cmp	r1, #0
    2a96:	d002      	beq.n	2a9e <nwkRxDecryptConf+0xa>
		frame->state = NWK_RX_STATE_INDICATE;
    2a98:	2322      	movs	r3, #34	; 0x22
    2a9a:	7003      	strb	r3, [r0, #0]
    2a9c:	e001      	b.n	2aa2 <nwkRxDecryptConf+0xe>
	} else {
		frame->state = NWK_RX_STATE_FINISH;
    2a9e:	2324      	movs	r3, #36	; 0x24
    2aa0:	7003      	strb	r3, [r0, #0]
	}
}
    2aa2:	4770      	bx	lr

00002aa4 <nwkRxTaskHandler>:

/*************************************************************************//**
*  @brief Rx Module task handler
*****************************************************************************/
void nwkRxTaskHandler(void)
{
    2aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
    2aa6:	464f      	mov	r7, r9
    2aa8:	4646      	mov	r6, r8
    2aaa:	b4c0      	push	{r6, r7}
    2aac:	b085      	sub	sp, #20
	NwkFrame_t *frame = NULL;
    2aae:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    2ab0:	4dd3      	ldr	r5, [pc, #844]	; (2e00 <nwkRxTaskHandler+0x35c>)
    2ab2:	48d4      	ldr	r0, [pc, #848]	; (2e04 <nwkRxTaskHandler+0x360>)
    2ab4:	4681      	mov	r9, r0
    2ab6:	203c      	movs	r0, #60	; 0x3c
    2ab8:	4481      	add	r9, r0
    2aba:	e19a      	b.n	2df2 <nwkRxTaskHandler+0x34e>
		switch (frame->state) {
    2abc:	7823      	ldrb	r3, [r4, #0]
    2abe:	3b20      	subs	r3, #32
    2ac0:	b2da      	uxtb	r2, r3
    2ac2:	2a04      	cmp	r2, #4
    2ac4:	d900      	bls.n	2ac8 <nwkRxTaskHandler+0x24>
    2ac6:	e194      	b.n	2df2 <nwkRxTaskHandler+0x34e>
    2ac8:	0093      	lsls	r3, r2, #2
    2aca:	4acf      	ldr	r2, [pc, #828]	; (2e08 <nwkRxTaskHandler+0x364>)
    2acc:	58d3      	ldr	r3, [r2, r3]
    2ace:	469f      	mov	pc, r3
*****************************************************************************/
static void nwkRxHandleReceivedFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;

	frame->state = NWK_RX_STATE_FINISH;
    2ad0:	2324      	movs	r3, #36	; 0x24
    2ad2:	7023      	strb	r3, [r4, #0]
	if (header->nwkFcf.multicast && header->nwkFcf.ackRequest) {
		return;
	}

#else
	if (header->nwkFcf.multicast) {
    2ad4:	7ae3      	ldrb	r3, [r4, #11]
    2ad6:	0719      	lsls	r1, r3, #28
    2ad8:	d500      	bpl.n	2adc <nwkRxTaskHandler+0x38>
    2ada:	e18a      	b.n	2df2 <nwkRxTaskHandler+0x34e>
		return;
	}

#endif

	if (NWK_BROADCAST_PANID == header->macDstPanId) {
    2adc:	7961      	ldrb	r1, [r4, #5]
    2ade:	79a2      	ldrb	r2, [r4, #6]
    2ae0:	0212      	lsls	r2, r2, #8
    2ae2:	430a      	orrs	r2, r1
    2ae4:	4bc9      	ldr	r3, [pc, #804]	; (2e0c <nwkRxTaskHandler+0x368>)
    2ae6:	429a      	cmp	r2, r3
    2ae8:	d114      	bne.n	2b14 <nwkRxTaskHandler+0x70>
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    2aea:	7be2      	ldrb	r2, [r4, #15]
    2aec:	7c23      	ldrb	r3, [r4, #16]
    2aee:	021b      	lsls	r3, r3, #8
    2af0:	4313      	orrs	r3, r2
    2af2:	4ac7      	ldr	r2, [pc, #796]	; (2e10 <nwkRxTaskHandler+0x36c>)
    2af4:	8812      	ldrh	r2, [r2, #0]
    2af6:	429a      	cmp	r2, r3
    2af8:	d003      	beq.n	2b02 <nwkRxTaskHandler+0x5e>
    2afa:	4ac4      	ldr	r2, [pc, #784]	; (2e0c <nwkRxTaskHandler+0x368>)
    2afc:	4293      	cmp	r3, r2
    2afe:	d000      	beq.n	2b02 <nwkRxTaskHandler+0x5e>
    2b00:	e177      	b.n	2df2 <nwkRxTaskHandler+0x34e>
				header->nwkDstAddr) {
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
    2b02:	7ae3      	ldrb	r3, [r4, #11]
    2b04:	079a      	lsls	r2, r3, #30
    2b06:	d502      	bpl.n	2b0e <nwkRxTaskHandler+0x6a>
				frame->state = NWK_RX_STATE_DECRYPT;
    2b08:	2321      	movs	r3, #33	; 0x21
    2b0a:	7023      	strb	r3, [r4, #0]
    2b0c:	e171      	b.n	2df2 <nwkRxTaskHandler+0x34e>
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    2b0e:	2322      	movs	r3, #34	; 0x22
    2b10:	7023      	strb	r3, [r4, #0]
    2b12:	e16e      	b.n	2df2 <nwkRxTaskHandler+0x34e>
		return;
	}

#endif

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
    2b14:	7be1      	ldrb	r1, [r4, #15]
    2b16:	7c22      	ldrb	r2, [r4, #16]
    2b18:	0212      	lsls	r2, r2, #8
    2b1a:	430a      	orrs	r2, r1
    2b1c:	4bbb      	ldr	r3, [pc, #748]	; (2e0c <nwkRxTaskHandler+0x368>)
    2b1e:	429a      	cmp	r2, r3
    2b20:	d103      	bne.n	2b2a <nwkRxTaskHandler+0x86>
			header->nwkFcf.ackRequest) {
    2b22:	7ae3      	ldrb	r3, [r4, #11]
		return;
	}

#endif

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr &&
    2b24:	07de      	lsls	r6, r3, #31
    2b26:	d500      	bpl.n	2b2a <nwkRxTaskHandler+0x86>
    2b28:	e163      	b.n	2df2 <nwkRxTaskHandler+0x34e>
			header->nwkFcf.ackRequest) {
		return;
	}

	if (nwkIb.addr == header->nwkSrcAddr) {
    2b2a:	7b61      	ldrb	r1, [r4, #13]
    2b2c:	7ba3      	ldrb	r3, [r4, #14]
    2b2e:	021b      	lsls	r3, r3, #8
    2b30:	4ab7      	ldr	r2, [pc, #732]	; (2e10 <nwkRxTaskHandler+0x36c>)
    2b32:	8812      	ldrh	r2, [r2, #0]
    2b34:	430b      	orrs	r3, r1
    2b36:	429a      	cmp	r2, r3
    2b38:	d100      	bne.n	2b3c <nwkRxTaskHandler+0x98>
    2b3a:	e15a      	b.n	2df2 <nwkRxTaskHandler+0x34e>
		return;
	}

#ifdef NWK_ENABLE_ROUTING
	nwkRouteFrameReceived(frame);
    2b3c:	1c20      	adds	r0, r4, #0
    2b3e:	4bb5      	ldr	r3, [pc, #724]	; (2e14 <nwkRxTaskHandler+0x370>)
    2b40:	4798      	blx	r3
    2b42:	4bb0      	ldr	r3, [pc, #704]	; (2e04 <nwkRxTaskHandler+0x360>)
/*************************************************************************//**
*****************************************************************************/
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;
    2b44:	2700      	movs	r7, #0

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		entry = &nwkRxDuplicateRejectionTable[i];

		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    2b46:	1ca1      	adds	r1, r4, #2
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		entry = &nwkRxDuplicateRejectionTable[i];
    2b48:	1c18      	adds	r0, r3, #0

		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    2b4a:	791a      	ldrb	r2, [r3, #4]
    2b4c:	2a00      	cmp	r2, #0
    2b4e:	d037      	beq.n	2bc0 <nwkRxTaskHandler+0x11c>
    2b50:	7ace      	ldrb	r6, [r1, #11]
    2b52:	7b0a      	ldrb	r2, [r1, #12]
    2b54:	0212      	lsls	r2, r2, #8
    2b56:	4690      	mov	r8, r2
    2b58:	881a      	ldrh	r2, [r3, #0]
    2b5a:	4694      	mov	ip, r2
    2b5c:	4642      	mov	r2, r8
    2b5e:	4316      	orrs	r6, r2
    2b60:	45b4      	cmp	ip, r6
    2b62:	d12e      	bne.n	2bc2 <nwkRxTaskHandler+0x11e>
			uint8_t diff = (int8_t)entry->seq - header->nwkSeq;
    2b64:	7b22      	ldrb	r2, [r4, #12]
    2b66:	789b      	ldrb	r3, [r3, #2]
    2b68:	1a9b      	subs	r3, r3, r2
    2b6a:	b2db      	uxtb	r3, r3

			if (diff < 8) {
    2b6c:	2b07      	cmp	r3, #7
    2b6e:	d81c      	bhi.n	2baa <nwkRxTaskHandler+0x106>
				if (entry->mask & (1 << diff)) {
    2b70:	78c2      	ldrb	r2, [r0, #3]
    2b72:	1c11      	adds	r1, r2, #0
    2b74:	4119      	asrs	r1, r3
    2b76:	07ce      	lsls	r6, r1, #31
    2b78:	d512      	bpl.n	2ba0 <nwkRxTaskHandler+0xfc>
	#ifdef NWK_ENABLE_ROUTING
					if (nwkIb.addr == header->macDstAddr) {
    2b7a:	79e1      	ldrb	r1, [r4, #7]
    2b7c:	7a23      	ldrb	r3, [r4, #8]
    2b7e:	021b      	lsls	r3, r3, #8
    2b80:	4aa3      	ldr	r2, [pc, #652]	; (2e10 <nwkRxTaskHandler+0x36c>)
    2b82:	8812      	ldrh	r2, [r2, #0]
    2b84:	430b      	orrs	r3, r1
    2b86:	429a      	cmp	r2, r3
    2b88:	d000      	beq.n	2b8c <nwkRxTaskHandler+0xe8>
    2b8a:	e132      	b.n	2df2 <nwkRxTaskHandler+0x34e>
						nwkRouteRemove(
    2b8c:	7be2      	ldrb	r2, [r4, #15]
    2b8e:	7c20      	ldrb	r0, [r4, #16]
    2b90:	0200      	lsls	r0, r0, #8
    2b92:	4310      	orrs	r0, r2
								header->nwkDstAddr,
								header->nwkFcf.multicast);
    2b94:	7ae1      	ldrb	r1, [r4, #11]
    2b96:	0709      	lsls	r1, r1, #28

			if (diff < 8) {
				if (entry->mask & (1 << diff)) {
	#ifdef NWK_ENABLE_ROUTING
					if (nwkIb.addr == header->macDstAddr) {
						nwkRouteRemove(
    2b98:	0fc9      	lsrs	r1, r1, #31
    2b9a:	4b9f      	ldr	r3, [pc, #636]	; (2e18 <nwkRxTaskHandler+0x374>)
    2b9c:	4798      	blx	r3
    2b9e:	e128      	b.n	2df2 <nwkRxTaskHandler+0x34e>

	#endif
					return true;
				}

				entry->mask |= (1 << diff);
    2ba0:	2101      	movs	r1, #1
    2ba2:	4099      	lsls	r1, r3
    2ba4:	430a      	orrs	r2, r1
    2ba6:	70c2      	strb	r2, [r0, #3]
    2ba8:	e14e      	b.n	2e48 <nwkRxTaskHandler+0x3a4>
				return false;
			} else {
				uint8_t shift = -(int8_t)diff;

				entry->seq = header->nwkSeq;
    2baa:	7082      	strb	r2, [r0, #2]
				entry->mask = (entry->mask << shift) | 1;
    2bac:	78c2      	ldrb	r2, [r0, #3]
				}

				entry->mask |= (1 << diff);
				return false;
			} else {
				uint8_t shift = -(int8_t)diff;
    2bae:	425b      	negs	r3, r3

				entry->seq = header->nwkSeq;
				entry->mask = (entry->mask << shift) | 1;
    2bb0:	b2db      	uxtb	r3, r3
    2bb2:	409a      	lsls	r2, r3
    2bb4:	2301      	movs	r3, #1
    2bb6:	4313      	orrs	r3, r2
    2bb8:	70c3      	strb	r3, [r0, #3]
				entry->ttl = DUPLICATE_REJECTION_TTL;
    2bba:	231f      	movs	r3, #31
    2bbc:	7103      	strb	r3, [r0, #4]
    2bbe:	e143      	b.n	2e48 <nwkRxTaskHandler+0x3a4>
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
		entry = &nwkRxDuplicateRejectionTable[i];
    2bc0:	1c1f      	adds	r7, r3, #0
    2bc2:	3306      	adds	r3, #6
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    2bc4:	454b      	cmp	r3, r9
    2bc6:	d1bf      	bne.n	2b48 <nwkRxTaskHandler+0xa4>
		if (0 == entry->ttl) {
			freeEntry = entry;
		}
	}

	if (NULL == freeEntry) {
    2bc8:	2f00      	cmp	r7, #0
    2bca:	d100      	bne.n	2bce <nwkRxTaskHandler+0x12a>
    2bcc:	e111      	b.n	2df2 <nwkRxTaskHandler+0x34e>
		return true;
	}

	freeEntry->src = header->nwkSrcAddr;
    2bce:	7b61      	ldrb	r1, [r4, #13]
    2bd0:	7ba2      	ldrb	r2, [r4, #14]
    2bd2:	0212      	lsls	r2, r2, #8
    2bd4:	430a      	orrs	r2, r1
    2bd6:	803a      	strh	r2, [r7, #0]
	freeEntry->seq = header->nwkSeq;
    2bd8:	7b23      	ldrb	r3, [r4, #12]
    2bda:	70bb      	strb	r3, [r7, #2]
	freeEntry->mask = 1;
    2bdc:	2301      	movs	r3, #1
    2bde:	70fb      	strb	r3, [r7, #3]
	freeEntry->ttl = DUPLICATE_REJECTION_TTL;
    2be0:	231f      	movs	r3, #31
    2be2:	713b      	strb	r3, [r7, #4]

	SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    2be4:	488d      	ldr	r0, [pc, #564]	; (2e1c <nwkRxTaskHandler+0x378>)
    2be6:	4b8e      	ldr	r3, [pc, #568]	; (2e20 <nwkRxTaskHandler+0x37c>)
    2be8:	4798      	blx	r3
    2bea:	e12d      	b.n	2e48 <nwkRxTaskHandler+0x3a4>
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    2bec:	4b88      	ldr	r3, [pc, #544]	; (2e10 <nwkRxTaskHandler+0x36c>)
    2bee:	881a      	ldrh	r2, [r3, #0]
				header->nwkDstAddr &&
    2bf0:	7be0      	ldrb	r0, [r4, #15]
    2bf2:	7c23      	ldrb	r3, [r4, #16]
    2bf4:	021b      	lsls	r3, r3, #8
    2bf6:	4303      	orrs	r3, r0
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    2bf8:	429a      	cmp	r2, r3
    2bfa:	d010      	beq.n	2c1e <nwkRxTaskHandler+0x17a>
				header->nwkDstAddr &&
				0 == header->nwkFcf.linkLocal) {
    2bfc:	7ae1      	ldrb	r1, [r4, #11]
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
				header->nwkDstAddr &&
    2bfe:	074f      	lsls	r7, r1, #29
    2c00:	d40a      	bmi.n	2c18 <nwkRxTaskHandler+0x174>
				0 == header->nwkFcf.linkLocal) {
			nwkTxBroadcastFrame(frame);
    2c02:	1c20      	adds	r0, r4, #0
    2c04:	4b87      	ldr	r3, [pc, #540]	; (2e24 <nwkRxTaskHandler+0x380>)
    2c06:	4798      	blx	r3
		}

		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    2c08:	4b81      	ldr	r3, [pc, #516]	; (2e10 <nwkRxTaskHandler+0x36c>)
    2c0a:	881a      	ldrh	r2, [r3, #0]
    2c0c:	7be0      	ldrb	r0, [r4, #15]
    2c0e:	7c23      	ldrb	r3, [r4, #16]
    2c10:	021b      	lsls	r3, r3, #8
    2c12:	4303      	orrs	r3, r0
    2c14:	429a      	cmp	r2, r3
    2c16:	d002      	beq.n	2c1e <nwkRxTaskHandler+0x17a>
    2c18:	497c      	ldr	r1, [pc, #496]	; (2e0c <nwkRxTaskHandler+0x368>)
    2c1a:	428b      	cmp	r3, r1
    2c1c:	d108      	bne.n	2c30 <nwkRxTaskHandler+0x18c>
				header->nwkDstAddr) {
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
    2c1e:	7ae3      	ldrb	r3, [r4, #11]
    2c20:	0798      	lsls	r0, r3, #30
    2c22:	d502      	bpl.n	2c2a <nwkRxTaskHandler+0x186>
				frame->state = NWK_RX_STATE_DECRYPT;
    2c24:	2321      	movs	r3, #33	; 0x21
    2c26:	7023      	strb	r3, [r4, #0]
    2c28:	e0e3      	b.n	2df2 <nwkRxTaskHandler+0x34e>
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    2c2a:	2322      	movs	r3, #34	; 0x22
    2c2c:	7023      	strb	r3, [r4, #0]
    2c2e:	e0e0      	b.n	2df2 <nwkRxTaskHandler+0x34e>
		}

  #ifdef NWK_ENABLE_ROUTING
		else if (nwkIb.addr == header->macDstAddr) {
    2c30:	79e1      	ldrb	r1, [r4, #7]
    2c32:	7a23      	ldrb	r3, [r4, #8]
    2c34:	021b      	lsls	r3, r3, #8
    2c36:	430b      	orrs	r3, r1
    2c38:	429a      	cmp	r2, r3
    2c3a:	d000      	beq.n	2c3e <nwkRxTaskHandler+0x19a>
    2c3c:	e0d9      	b.n	2df2 <nwkRxTaskHandler+0x34e>
			frame->state = NWK_RX_STATE_ROUTE;
    2c3e:	2323      	movs	r3, #35	; 0x23
    2c40:	7023      	strb	r3, [r4, #0]
    2c42:	e0d6      	b.n	2df2 <nwkRxTaskHandler+0x34e>
		break;

#ifdef NWK_ENABLE_SECURITY
		case NWK_RX_STATE_DECRYPT:
		{
			nwkSecurityProcess(frame, false);
    2c44:	1c20      	adds	r0, r4, #0
    2c46:	2100      	movs	r1, #0
    2c48:	4b77      	ldr	r3, [pc, #476]	; (2e28 <nwkRxTaskHandler+0x384>)
    2c4a:	4798      	blx	r3
		}
		break;
    2c4c:	e0d1      	b.n	2df2 <nwkRxTaskHandler+0x34e>
*****************************************************************************/
static void nwkRxHandleIndication(NwkFrame_t *frame)
{
	bool ack;

	nwkRxAckControl = 0;
    2c4e:	2200      	movs	r2, #0
    2c50:	4b76      	ldr	r3, [pc, #472]	; (2e2c <nwkRxTaskHandler+0x388>)
    2c52:	701a      	strb	r2, [r3, #0]
static bool nwkRxIndicateFrame(NwkFrame_t *frame)
{
	NwkFrameHeader_t *header = &frame->header;
	NWK_DataInd_t ind;

	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
    2c54:	7c61      	ldrb	r1, [r4, #17]
    2c56:	0909      	lsrs	r1, r1, #4
    2c58:	b2ca      	uxtb	r2, r1
    2c5a:	3202      	adds	r2, #2
    2c5c:	0092      	lsls	r2, r2, #2
    2c5e:	4b6c      	ldr	r3, [pc, #432]	; (2e10 <nwkRxTaskHandler+0x36c>)
    2c60:	58d2      	ldr	r2, [r2, r3]
    2c62:	2a00      	cmp	r2, #0
    2c64:	d05f      	beq.n	2d26 <nwkRxTaskHandler+0x282>
		return false;
	}

	ind.srcAddr = header->nwkSrcAddr;
    2c66:	1ca3      	adds	r3, r4, #2
    2c68:	7b67      	ldrb	r7, [r4, #13]
    2c6a:	7ba0      	ldrb	r0, [r4, #14]
    2c6c:	0200      	lsls	r0, r0, #8
    2c6e:	4338      	orrs	r0, r7
    2c70:	4680      	mov	r8, r0
    2c72:	466e      	mov	r6, sp
    2c74:	8030      	strh	r0, [r6, #0]
	ind.dstAddr = header->nwkDstAddr;
    2c76:	7be0      	ldrb	r0, [r4, #15]
    2c78:	7c26      	ldrb	r6, [r4, #16]
    2c7a:	0236      	lsls	r6, r6, #8
    2c7c:	1c37      	adds	r7, r6, #0
    2c7e:	4307      	orrs	r7, r0
    2c80:	4668      	mov	r0, sp
    2c82:	8047      	strh	r7, [r0, #2]
	ind.srcEndpoint = header->nwkSrcEndpoint;
    2c84:	7c66      	ldrb	r6, [r4, #17]
    2c86:	0736      	lsls	r6, r6, #28
    2c88:	0f36      	lsrs	r6, r6, #28
    2c8a:	7106      	strb	r6, [r0, #4]
	ind.dstEndpoint = header->nwkDstEndpoint;
    2c8c:	7141      	strb	r1, [r0, #5]
	ind.data = frame->payload;
    2c8e:	2181      	movs	r1, #129	; 0x81
    2c90:	5c61      	ldrb	r1, [r4, r1]
    2c92:	2082      	movs	r0, #130	; 0x82
    2c94:	5c26      	ldrb	r6, [r4, r0]
    2c96:	0236      	lsls	r6, r6, #8
    2c98:	4331      	orrs	r1, r6
    2c9a:	2083      	movs	r0, #131	; 0x83
    2c9c:	5c26      	ldrb	r6, [r4, r0]
    2c9e:	0436      	lsls	r6, r6, #16
    2ca0:	4331      	orrs	r1, r6
    2ca2:	2084      	movs	r0, #132	; 0x84
    2ca4:	5c26      	ldrb	r6, [r4, r0]
    2ca6:	0636      	lsls	r6, r6, #24
    2ca8:	4331      	orrs	r1, r6
    2caa:	9102      	str	r1, [sp, #8]

/*************************************************************************//**
*****************************************************************************/
static inline uint8_t nwkFramePayloadSize(NwkFrame_t *frame)
{
	return frame->size - (frame->payload - frame->data);
    2cac:	1a59      	subs	r1, r3, r1
    2cae:	468c      	mov	ip, r1
    2cb0:	7861      	ldrb	r1, [r4, #1]
    2cb2:	4461      	add	r1, ip
	ind.size = nwkFramePayloadSize(frame);
    2cb4:	4668      	mov	r0, sp
    2cb6:	7301      	strb	r1, [r0, #12]
	ind.lqi = frame->rx.lqi;
    2cb8:	2185      	movs	r1, #133	; 0x85
    2cba:	5c61      	ldrb	r1, [r4, r1]
    2cbc:	7341      	strb	r1, [r0, #13]
	ind.rssi = frame->rx.rssi;
    2cbe:	2186      	movs	r1, #134	; 0x86
    2cc0:	5c61      	ldrb	r1, [r4, r1]
    2cc2:	7381      	strb	r1, [r0, #14]

	ind.options
		= (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    2cc4:	7ae3      	ldrb	r3, [r4, #11]
    2cc6:	07d9      	lsls	r1, r3, #31
    2cc8:	0fc9      	lsrs	r1, r1, #31
	ind.options |= (header->nwkFcf.security) ? NWK_IND_OPT_SECURED : 0;
    2cca:	2602      	movs	r6, #2
    2ccc:	4033      	ands	r3, r6
    2cce:	430b      	orrs	r3, r1
    2cd0:	b2db      	uxtb	r3, r3
	ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    2cd2:	7ae1      	ldrb	r1, [r4, #11]
    2cd4:	0749      	lsls	r1, r1, #29
    2cd6:	0fc9      	lsrs	r1, r1, #31
    2cd8:	0149      	lsls	r1, r1, #5
    2cda:	430b      	orrs	r3, r1
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
    2cdc:	7ae1      	ldrb	r1, [r4, #11]
    2cde:	0709      	lsls	r1, r1, #28
    2ce0:	0fc9      	lsrs	r1, r1, #31
    2ce2:	0189      	lsls	r1, r1, #6
    2ce4:	430b      	orrs	r3, r1
	ind.options
		|= (NWK_BROADCAST_ADDR ==
    2ce6:	4952      	ldr	r1, [pc, #328]	; (2e30 <nwkRxTaskHandler+0x38c>)
    2ce8:	187f      	adds	r7, r7, r1
    2cea:	4279      	negs	r1, r7
    2cec:	414f      	adcs	r7, r1
    2cee:	00bf      	lsls	r7, r7, #2
    2cf0:	433b      	orrs	r3, r7
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
    2cf2:	7a67      	ldrb	r7, [r4, #9]
    2cf4:	7aa1      	ldrb	r1, [r4, #10]
    2cf6:	0209      	lsls	r1, r1, #8
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
	ind.options
		|= (NWK_BROADCAST_ADDR ==
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
    2cf8:	4339      	orrs	r1, r7
    2cfa:	4646      	mov	r6, r8
    2cfc:	1a70      	subs	r0, r6, r1
    2cfe:	4241      	negs	r1, r0
    2d00:	4148      	adcs	r0, r1
    2d02:	00c0      	lsls	r0, r0, #3
    2d04:	4303      	orrs	r3, r0
    2d06:	466f      	mov	r7, sp
    2d08:	71bb      	strb	r3, [r7, #6]
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
	ind.options
		|= (NWK_BROADCAST_PANID ==
			header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;
    2d0a:	7960      	ldrb	r0, [r4, #5]
    2d0c:	79a1      	ldrb	r1, [r4, #6]
    2d0e:	0209      	lsls	r1, r1, #8
			header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
	ind.options
		|= (header->nwkSrcAddr ==
			header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
	ind.options
		|= (NWK_BROADCAST_PANID ==
    2d10:	4301      	orrs	r1, r0
    2d12:	4847      	ldr	r0, [pc, #284]	; (2e30 <nwkRxTaskHandler+0x38c>)
    2d14:	1809      	adds	r1, r1, r0
    2d16:	4248      	negs	r0, r1
    2d18:	4141      	adcs	r1, r0
    2d1a:	0109      	lsls	r1, r1, #4
    2d1c:	430b      	orrs	r3, r1
    2d1e:	71bb      	strb	r3, [r7, #6]
			header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;

	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    2d20:	4668      	mov	r0, sp
    2d22:	4790      	blx	r2
    2d24:	e000      	b.n	2d28 <nwkRxTaskHandler+0x284>
{
	NwkFrameHeader_t *header = &frame->header;
	NWK_DataInd_t ind;

	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
		return false;
    2d26:	2000      	movs	r0, #0
	bool ack;

	nwkRxAckControl = 0;
	ack = nwkRxIndicateFrame(frame);

	if (0 == frame->header.nwkFcf.ackRequest) {
    2d28:	7ae3      	ldrb	r3, [r4, #11]
		ack = false;
    2d2a:	07db      	lsls	r3, r3, #31
    2d2c:	17db      	asrs	r3, r3, #31
    2d2e:	4018      	ands	r0, r3
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    2d30:	79e3      	ldrb	r3, [r4, #7]
    2d32:	7a22      	ldrb	r2, [r4, #8]
    2d34:	0212      	lsls	r2, r2, #8
    2d36:	431a      	orrs	r2, r3
    2d38:	4b34      	ldr	r3, [pc, #208]	; (2e0c <nwkRxTaskHandler+0x368>)
    2d3a:	429a      	cmp	r2, r3
    2d3c:	d10b      	bne.n	2d56 <nwkRxTaskHandler+0x2b2>
			nwkIb.addr == frame->header.nwkDstAddr &&
    2d3e:	7be1      	ldrb	r1, [r4, #15]
    2d40:	7c23      	ldrb	r3, [r4, #16]
    2d42:	021b      	lsls	r3, r3, #8

	if (0 == frame->header.nwkFcf.ackRequest) {
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    2d44:	4a32      	ldr	r2, [pc, #200]	; (2e10 <nwkRxTaskHandler+0x36c>)
    2d46:	8812      	ldrh	r2, [r2, #0]
    2d48:	430b      	orrs	r3, r1
    2d4a:	429a      	cmp	r2, r3
    2d4c:	d103      	bne.n	2d56 <nwkRxTaskHandler+0x2b2>
			nwkIb.addr == frame->header.nwkDstAddr &&
			0 == frame->header.nwkFcf.multicast) {
    2d4e:	7ae3      	ldrb	r3, [r4, #11]
	if (0 == frame->header.nwkFcf.ackRequest) {
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
			nwkIb.addr == frame->header.nwkDstAddr &&
    2d50:	0719      	lsls	r1, r3, #28
    2d52:	d400      	bmi.n	2d56 <nwkRxTaskHandler+0x2b2>
			0 == frame->header.nwkFcf.multicast) {
		ack = true;
    2d54:	2001      	movs	r0, #1
	}

	if (NWK_BROADCAST_PANID == frame->header.macDstPanId) {
    2d56:	7963      	ldrb	r3, [r4, #5]
    2d58:	79a2      	ldrb	r2, [r4, #6]
    2d5a:	0212      	lsls	r2, r2, #8
    2d5c:	431a      	orrs	r2, r3
    2d5e:	4b2b      	ldr	r3, [pc, #172]	; (2e0c <nwkRxTaskHandler+0x368>)
    2d60:	429a      	cmp	r2, r3
    2d62:	d03c      	beq.n	2dde <nwkRxTaskHandler+0x33a>
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == nwkIb.addr) {
    2d64:	4b2a      	ldr	r3, [pc, #168]	; (2e10 <nwkRxTaskHandler+0x36c>)
    2d66:	881a      	ldrh	r2, [r3, #0]
    2d68:	4b28      	ldr	r3, [pc, #160]	; (2e0c <nwkRxTaskHandler+0x368>)
    2d6a:	429a      	cmp	r2, r3
    2d6c:	d037      	beq.n	2dde <nwkRxTaskHandler+0x33a>
		ack = false;
	}

	if (ack) {
    2d6e:	2800      	cmp	r0, #0
    2d70:	d035      	beq.n	2dde <nwkRxTaskHandler+0x33a>
static void nwkRxSendAck(NwkFrame_t *frame)
{
	NwkFrame_t *ack;
	NwkCommandAck_t *command;

	if (NULL == (ack = nwkFrameAlloc())) {
    2d72:	4b30      	ldr	r3, [pc, #192]	; (2e34 <nwkRxTaskHandler+0x390>)
    2d74:	4798      	blx	r3
    2d76:	1e07      	subs	r7, r0, #0
    2d78:	d031      	beq.n	2dde <nwkRxTaskHandler+0x33a>
		return;
	}

	nwkFrameCommandInit(ack);
    2d7a:	4b2f      	ldr	r3, [pc, #188]	; (2e38 <nwkRxTaskHandler+0x394>)
    2d7c:	4798      	blx	r3

	ack->size += sizeof(NwkCommandAck_t);
    2d7e:	787b      	ldrb	r3, [r7, #1]
    2d80:	3303      	adds	r3, #3
    2d82:	707b      	strb	r3, [r7, #1]
	ack->tx.confirm = NULL;
    2d84:	2200      	movs	r2, #0
    2d86:	2389      	movs	r3, #137	; 0x89
    2d88:	54fa      	strb	r2, [r7, r3]
    2d8a:	238a      	movs	r3, #138	; 0x8a
    2d8c:	54fa      	strb	r2, [r7, r3]
    2d8e:	238b      	movs	r3, #139	; 0x8b
    2d90:	54fa      	strb	r2, [r7, r3]
    2d92:	238c      	movs	r3, #140	; 0x8c
    2d94:	54fa      	strb	r2, [r7, r3]

	ack->header.nwkFcf.security = frame->header.nwkFcf.security;
    2d96:	7ae2      	ldrb	r2, [r4, #11]
    2d98:	2302      	movs	r3, #2
    2d9a:	401a      	ands	r2, r3
    2d9c:	7afb      	ldrb	r3, [r7, #11]
    2d9e:	2102      	movs	r1, #2
    2da0:	438b      	bics	r3, r1
    2da2:	4313      	orrs	r3, r2
    2da4:	72fb      	strb	r3, [r7, #11]
	ack->header.nwkDstAddr = frame->header.nwkSrcAddr;
    2da6:	7b62      	ldrb	r2, [r4, #13]
    2da8:	7ba3      	ldrb	r3, [r4, #14]
    2daa:	73fa      	strb	r2, [r7, #15]
    2dac:	743b      	strb	r3, [r7, #16]

	command = (NwkCommandAck_t *)ack->payload;
    2dae:	2381      	movs	r3, #129	; 0x81
    2db0:	5cfa      	ldrb	r2, [r7, r3]
    2db2:	2382      	movs	r3, #130	; 0x82
    2db4:	5cfb      	ldrb	r3, [r7, r3]
    2db6:	021b      	lsls	r3, r3, #8
    2db8:	4313      	orrs	r3, r2
    2dba:	2283      	movs	r2, #131	; 0x83
    2dbc:	5cba      	ldrb	r2, [r7, r2]
    2dbe:	0412      	lsls	r2, r2, #16
    2dc0:	4313      	orrs	r3, r2
    2dc2:	2284      	movs	r2, #132	; 0x84
    2dc4:	5cba      	ldrb	r2, [r7, r2]
    2dc6:	0612      	lsls	r2, r2, #24
    2dc8:	4313      	orrs	r3, r2
	command->id = NWK_COMMAND_ACK;
    2dca:	2200      	movs	r2, #0
    2dcc:	701a      	strb	r2, [r3, #0]
	command->control = nwkRxAckControl;
    2dce:	4a17      	ldr	r2, [pc, #92]	; (2e2c <nwkRxTaskHandler+0x388>)
    2dd0:	7812      	ldrb	r2, [r2, #0]
    2dd2:	709a      	strb	r2, [r3, #2]
	command->seq = frame->header.nwkSeq;
    2dd4:	7b22      	ldrb	r2, [r4, #12]
    2dd6:	705a      	strb	r2, [r3, #1]

	nwkTxFrame(ack);
    2dd8:	1c38      	adds	r0, r7, #0
    2dda:	4b18      	ldr	r3, [pc, #96]	; (2e3c <nwkRxTaskHandler+0x398>)
    2ddc:	4798      	blx	r3

	if (ack) {
		nwkRxSendAck(frame);
	}

	frame->state = NWK_RX_STATE_FINISH;
    2dde:	2324      	movs	r3, #36	; 0x24
    2de0:	7023      	strb	r3, [r4, #0]
    2de2:	e006      	b.n	2df2 <nwkRxTaskHandler+0x34e>
		break;

#ifdef NWK_ENABLE_ROUTING
		case NWK_RX_STATE_ROUTE:
		{
			nwkRouteFrame(frame);
    2de4:	1c20      	adds	r0, r4, #0
    2de6:	4b16      	ldr	r3, [pc, #88]	; (2e40 <nwkRxTaskHandler+0x39c>)
    2de8:	4798      	blx	r3
		}
		break;
    2dea:	e002      	b.n	2df2 <nwkRxTaskHandler+0x34e>
#endif

		case NWK_RX_STATE_FINISH:
		{
			nwkFrameFree(frame);
    2dec:	1c20      	adds	r0, r4, #0
    2dee:	4b15      	ldr	r3, [pc, #84]	; (2e44 <nwkRxTaskHandler+0x3a0>)
    2df0:	4798      	blx	r3
*****************************************************************************/
void nwkRxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    2df2:	1c20      	adds	r0, r4, #0
    2df4:	47a8      	blx	r5
    2df6:	1e04      	subs	r4, r0, #0
    2df8:	d000      	beq.n	2dfc <nwkRxTaskHandler+0x358>
    2dfa:	e65f      	b.n	2abc <nwkRxTaskHandler+0x18>
    2dfc:	e02d      	b.n	2e5a <nwkRxTaskHandler+0x3b6>
    2dfe:	46c0      	nop			; (mov r8, r8)
    2e00:	000025cd 	.word	0x000025cd
    2e04:	20000670 	.word	0x20000670
    2e08:	000053dc 	.word	0x000053dc
    2e0c:	0000ffff 	.word	0x0000ffff
    2e10:	20000990 	.word	0x20000990
    2e14:	0000271d 	.word	0x0000271d
    2e18:	00002705 	.word	0x00002705
    2e1c:	200006b0 	.word	0x200006b0
    2e20:	000038c9 	.word	0x000038c9
    2e24:	00003291 	.word	0x00003291
    2e28:	00002e95 	.word	0x00002e95
    2e2c:	200006ac 	.word	0x200006ac
    2e30:	ffff0001 	.word	0xffff0001
    2e34:	00002549 	.word	0x00002549
    2e38:	00002609 	.word	0x00002609
    2e3c:	000031d1 	.word	0x000031d1
    2e40:	000028a9 	.word	0x000028a9
    2e44:	000025b9 	.word	0x000025b9
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    2e48:	79e1      	ldrb	r1, [r4, #7]
    2e4a:	7a22      	ldrb	r2, [r4, #8]
    2e4c:	0212      	lsls	r2, r2, #8
    2e4e:	430a      	orrs	r2, r1
    2e50:	4b04      	ldr	r3, [pc, #16]	; (2e64 <nwkRxTaskHandler+0x3c0>)
    2e52:	429a      	cmp	r2, r3
    2e54:	d000      	beq.n	2e58 <nwkRxTaskHandler+0x3b4>
    2e56:	e6d7      	b.n	2c08 <nwkRxTaskHandler+0x164>
    2e58:	e6c8      	b.n	2bec <nwkRxTaskHandler+0x148>
			nwkFrameFree(frame);
		}
		break;
		}
	}
}
    2e5a:	b005      	add	sp, #20
    2e5c:	bc0c      	pop	{r2, r3}
    2e5e:	4690      	mov	r8, r2
    2e60:	4699      	mov	r9, r3
    2e62:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2e64:	0000ffff 	.word	0x0000ffff

00002e68 <nwkSecurityInit>:
/*************************************************************************//**
*  @brief Initializes the Security module
*****************************************************************************/
void nwkSecurityInit(void)
{
	nwkSecurityActiveFrames = 0;
    2e68:	2300      	movs	r3, #0
    2e6a:	4a02      	ldr	r2, [pc, #8]	; (2e74 <nwkSecurityInit+0xc>)
    2e6c:	7013      	strb	r3, [r2, #0]
	nwkSecurityActiveFrame = NULL;
    2e6e:	4a02      	ldr	r2, [pc, #8]	; (2e78 <nwkSecurityInit+0x10>)
    2e70:	6013      	str	r3, [r2, #0]
}
    2e72:	4770      	bx	lr
    2e74:	200006c4 	.word	0x200006c4
    2e78:	200006c8 	.word	0x200006c8

00002e7c <NWK_SetSecurityKey>:

/*************************************************************************//**
*****************************************************************************/
void NWK_SetSecurityKey(uint8_t *key)
{
    2e7c:	b508      	push	{r3, lr}
    2e7e:	1c01      	adds	r1, r0, #0
	memcpy((uint8_t *)nwkIb.key, key, NWK_SECURITY_KEY_SIZE);
    2e80:	4802      	ldr	r0, [pc, #8]	; (2e8c <NWK_SetSecurityKey+0x10>)
    2e82:	2210      	movs	r2, #16
    2e84:	4b02      	ldr	r3, [pc, #8]	; (2e90 <NWK_SetSecurityKey+0x14>)
    2e86:	4798      	blx	r3
}
    2e88:	bd08      	pop	{r3, pc}
    2e8a:	46c0      	nop			; (mov r8, r8)
    2e8c:	200009d8 	.word	0x200009d8
    2e90:	00004bf1 	.word	0x00004bf1

00002e94 <nwkSecurityProcess>:

/*************************************************************************//**
*****************************************************************************/
void nwkSecurityProcess(NwkFrame_t *frame, bool encrypt)
{
	if (encrypt) {
    2e94:	2900      	cmp	r1, #0
    2e96:	d002      	beq.n	2e9e <nwkSecurityProcess+0xa>
		frame->state = NWK_SECURITY_STATE_ENCRYPT_PENDING;
    2e98:	2330      	movs	r3, #48	; 0x30
    2e9a:	7003      	strb	r3, [r0, #0]
    2e9c:	e001      	b.n	2ea2 <nwkSecurityProcess+0xe>
	} else {
		frame->state = NWK_SECURITY_STATE_DECRYPT_PENDING;
    2e9e:	2331      	movs	r3, #49	; 0x31
    2ea0:	7003      	strb	r3, [r0, #0]
	}

	++nwkSecurityActiveFrames;
    2ea2:	4b02      	ldr	r3, [pc, #8]	; (2eac <nwkSecurityProcess+0x18>)
    2ea4:	781a      	ldrb	r2, [r3, #0]
    2ea6:	3201      	adds	r2, #1
    2ea8:	701a      	strb	r2, [r3, #0]
}
    2eaa:	4770      	bx	lr
    2eac:	200006c4 	.word	0x200006c4

00002eb0 <SYS_EncryptConf>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptConf(void)
{
    2eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
    2eb2:	4647      	mov	r7, r8
    2eb4:	b480      	push	{r7}
	uint8_t *vector = (uint8_t *)nwkSecurityVector;
	uint8_t *text = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    2eb6:	4b24      	ldr	r3, [pc, #144]	; (2f48 <SYS_EncryptConf+0x98>)
    2eb8:	681e      	ldr	r6, [r3, #0]
    2eba:	4b24      	ldr	r3, [pc, #144]	; (2f4c <SYS_EncryptConf+0x9c>)
    2ebc:	781b      	ldrb	r3, [r3, #0]
    2ebe:	4698      	mov	r8, r3
    2ec0:	2381      	movs	r3, #129	; 0x81
    2ec2:	5cf3      	ldrb	r3, [r6, r3]
    2ec4:	2282      	movs	r2, #130	; 0x82
    2ec6:	5cb1      	ldrb	r1, [r6, r2]
    2ec8:	0209      	lsls	r1, r1, #8
    2eca:	4319      	orrs	r1, r3
    2ecc:	2383      	movs	r3, #131	; 0x83
    2ece:	5cf4      	ldrb	r4, [r6, r3]
    2ed0:	0424      	lsls	r4, r4, #16
    2ed2:	4321      	orrs	r1, r4
    2ed4:	2384      	movs	r3, #132	; 0x84
    2ed6:	5cf4      	ldrb	r4, [r6, r3]
    2ed8:	0624      	lsls	r4, r4, #24
    2eda:	4321      	orrs	r1, r4
    2edc:	4441      	add	r1, r8
	uint8_t block;

	block
		= (nwkSecuritySize <
    2ede:	4b1c      	ldr	r3, [pc, #112]	; (2f50 <SYS_EncryptConf+0xa0>)
    2ee0:	781b      	ldrb	r3, [r3, #0]
    2ee2:	469c      	mov	ip, r3
    2ee4:	1c1f      	adds	r7, r3, #0
    2ee6:	2b10      	cmp	r3, #16
    2ee8:	d900      	bls.n	2eec <SYS_EncryptConf+0x3c>
    2eea:	2710      	movs	r7, #16
    2eec:	b2ff      	uxtb	r7, r7
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
    2eee:	2f00      	cmp	r7, #0
    2ef0:	d016      	beq.n	2f20 <SYS_EncryptConf+0x70>
		text[i] ^= vector[i];

		if (nwkSecurityEncrypt) {
    2ef2:	4b18      	ldr	r3, [pc, #96]	; (2f54 <SYS_EncryptConf+0xa4>)
    2ef4:	781d      	ldrb	r5, [r3, #0]
    2ef6:	1c0b      	adds	r3, r1, #0
    2ef8:	4a17      	ldr	r2, [pc, #92]	; (2f58 <SYS_EncryptConf+0xa8>)
    2efa:	1e7c      	subs	r4, r7, #1
    2efc:	b2e4      	uxtb	r4, r4
    2efe:	190c      	adds	r4, r1, r4
    2f00:	3401      	adds	r4, #1
		= (nwkSecuritySize <
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
		text[i] ^= vector[i];
    2f02:	7810      	ldrb	r0, [r2, #0]
    2f04:	7819      	ldrb	r1, [r3, #0]
    2f06:	4041      	eors	r1, r0
    2f08:	7019      	strb	r1, [r3, #0]

		if (nwkSecurityEncrypt) {
    2f0a:	2d00      	cmp	r5, #0
    2f0c:	d001      	beq.n	2f12 <SYS_EncryptConf+0x62>
			vector[i] = text[i];
    2f0e:	7011      	strb	r1, [r2, #0]
    2f10:	e002      	b.n	2f18 <SYS_EncryptConf+0x68>
		} else {
			vector[i] ^= text[i];
    2f12:	7810      	ldrb	r0, [r2, #0]
    2f14:	4041      	eors	r1, r0
    2f16:	7011      	strb	r1, [r2, #0]
    2f18:	3301      	adds	r3, #1
    2f1a:	3201      	adds	r2, #1
	block
		= (nwkSecuritySize <
			NWK_SECURITY_BLOCK_SIZE) ? nwkSecuritySize :
			NWK_SECURITY_BLOCK_SIZE;

	for (uint8_t i = 0; i < block; i++) {
    2f1c:	42a3      	cmp	r3, r4
    2f1e:	d1f0      	bne.n	2f02 <SYS_EncryptConf+0x52>
		} else {
			vector[i] ^= text[i];
		}
	}

	nwkSecurityOffset += block;
    2f20:	4643      	mov	r3, r8
    2f22:	18fa      	adds	r2, r7, r3
    2f24:	4b09      	ldr	r3, [pc, #36]	; (2f4c <SYS_EncryptConf+0x9c>)
    2f26:	701a      	strb	r2, [r3, #0]
	nwkSecuritySize -= block;
    2f28:	4663      	mov	r3, ip
    2f2a:	1bdf      	subs	r7, r3, r7
    2f2c:	b2ff      	uxtb	r7, r7
    2f2e:	4b08      	ldr	r3, [pc, #32]	; (2f50 <SYS_EncryptConf+0xa0>)
    2f30:	701f      	strb	r7, [r3, #0]

	if (nwkSecuritySize > 0) {
    2f32:	2f00      	cmp	r7, #0
    2f34:	d002      	beq.n	2f3c <SYS_EncryptConf+0x8c>
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    2f36:	2332      	movs	r3, #50	; 0x32
    2f38:	7033      	strb	r3, [r6, #0]
    2f3a:	e001      	b.n	2f40 <SYS_EncryptConf+0x90>
	} else {
		nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_CONFIRM;
    2f3c:	2334      	movs	r3, #52	; 0x34
    2f3e:	7033      	strb	r3, [r6, #0]
	}
}
    2f40:	bc04      	pop	{r2}
    2f42:	4690      	mov	r8, r2
    2f44:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2f46:	46c0      	nop			; (mov r8, r8)
    2f48:	200006c8 	.word	0x200006c8
    2f4c:	200006cc 	.word	0x200006cc
    2f50:	200006cd 	.word	0x200006cd
    2f54:	200006ce 	.word	0x200006ce
    2f58:	200006d0 	.word	0x200006d0

00002f5c <nwkSecurityTaskHandler>:

/*************************************************************************//**
*  @brief Security Module task handler
*****************************************************************************/
void nwkSecurityTaskHandler(void)
{
    2f5c:	b530      	push	{r4, r5, lr}
    2f5e:	b083      	sub	sp, #12
	NwkFrame_t *frame = NULL;

	if (0 == nwkSecurityActiveFrames) {
    2f60:	4b56      	ldr	r3, [pc, #344]	; (30bc <nwkSecurityTaskHandler+0x160>)
    2f62:	781b      	ldrb	r3, [r3, #0]
    2f64:	2b00      	cmp	r3, #0
    2f66:	d100      	bne.n	2f6a <nwkSecurityTaskHandler+0xe>
    2f68:	e0a5      	b.n	30b6 <nwkSecurityTaskHandler+0x15a>
		return;
	}

	if (nwkSecurityActiveFrame) {
    2f6a:	4b55      	ldr	r3, [pc, #340]	; (30c0 <nwkSecurityTaskHandler+0x164>)
    2f6c:	681c      	ldr	r4, [r3, #0]
    2f6e:	2c00      	cmp	r4, #0
    2f70:	d100      	bne.n	2f74 <nwkSecurityTaskHandler+0x18>
    2f72:	e09b      	b.n	30ac <nwkSecurityTaskHandler+0x150>
		if (NWK_SECURITY_STATE_CONFIRM ==
				nwkSecurityActiveFrame->state) {
    2f74:	7823      	ldrb	r3, [r4, #0]
	if (0 == nwkSecurityActiveFrames) {
		return;
	}

	if (nwkSecurityActiveFrame) {
		if (NWK_SECURITY_STATE_CONFIRM ==
    2f76:	2b34      	cmp	r3, #52	; 0x34
    2f78:	d145      	bne.n	3006 <nwkSecurityTaskHandler+0xaa>

/*************************************************************************//**
*****************************************************************************/
static bool nwkSecurityProcessMic(void)
{
	uint8_t *mic = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
    2f7a:	2381      	movs	r3, #129	; 0x81
    2f7c:	5ce3      	ldrb	r3, [r4, r3]
    2f7e:	2282      	movs	r2, #130	; 0x82
    2f80:	5ca1      	ldrb	r1, [r4, r2]
    2f82:	0209      	lsls	r1, r1, #8
    2f84:	4319      	orrs	r1, r3
    2f86:	2383      	movs	r3, #131	; 0x83
    2f88:	5ce3      	ldrb	r3, [r4, r3]
    2f8a:	041b      	lsls	r3, r3, #16
    2f8c:	4319      	orrs	r1, r3
    2f8e:	2384      	movs	r3, #132	; 0x84
    2f90:	5ce3      	ldrb	r3, [r4, r3]
    2f92:	061b      	lsls	r3, r3, #24
    2f94:	4319      	orrs	r1, r3
    2f96:	4b4b      	ldr	r3, [pc, #300]	; (30c4 <nwkSecurityTaskHandler+0x168>)
    2f98:	781b      	ldrb	r3, [r3, #0]
    2f9a:	18c9      	adds	r1, r1, r3
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    2f9c:	4b4a      	ldr	r3, [pc, #296]	; (30c8 <nwkSecurityTaskHandler+0x16c>)
    2f9e:	685d      	ldr	r5, [r3, #4]
    2fa0:	681a      	ldr	r2, [r3, #0]
    2fa2:	4055      	eors	r5, r2
    2fa4:	689a      	ldr	r2, [r3, #8]
    2fa6:	4055      	eors	r5, r2
			nwkSecurityVector[2] ^ nwkSecurityVector[3];
    2fa8:	68db      	ldr	r3, [r3, #12]
    2faa:	405d      	eors	r5, r3
/*************************************************************************//**
*****************************************************************************/
static bool nwkSecurityProcessMic(void)
{
	uint8_t *mic = &nwkSecurityActiveFrame->payload[nwkSecurityOffset];
	uint32_t vmic = nwkSecurityVector[0] ^ nwkSecurityVector[1] ^
    2fac:	9500      	str	r5, [sp, #0]
			nwkSecurityVector[2] ^ nwkSecurityVector[3];
	uint32_t tmic;

	if (nwkSecurityEncrypt) {
    2fae:	4b47      	ldr	r3, [pc, #284]	; (30cc <nwkSecurityTaskHandler+0x170>)
    2fb0:	781b      	ldrb	r3, [r3, #0]
    2fb2:	2b00      	cmp	r3, #0
    2fb4:	d009      	beq.n	2fca <nwkSecurityTaskHandler+0x6e>
		memcpy(mic, (uint8_t *)&vmic, NWK_SECURITY_MIC_SIZE);
    2fb6:	1c08      	adds	r0, r1, #0
    2fb8:	4669      	mov	r1, sp
    2fba:	2204      	movs	r2, #4
    2fbc:	4b44      	ldr	r3, [pc, #272]	; (30d0 <nwkSecurityTaskHandler+0x174>)
    2fbe:	4798      	blx	r3
		nwkSecurityActiveFrame->size += NWK_SECURITY_MIC_SIZE;
    2fc0:	7863      	ldrb	r3, [r4, #1]
    2fc2:	3304      	adds	r3, #4
    2fc4:	7063      	strb	r3, [r4, #1]
		return true;
    2fc6:	2101      	movs	r1, #1
    2fc8:	e008      	b.n	2fdc <nwkSecurityTaskHandler+0x80>
	} else {
		memcpy((uint8_t *)&tmic, mic, NWK_SECURITY_MIC_SIZE);
    2fca:	a801      	add	r0, sp, #4
    2fcc:	2204      	movs	r2, #4
    2fce:	4b40      	ldr	r3, [pc, #256]	; (30d0 <nwkSecurityTaskHandler+0x174>)
    2fd0:	4798      	blx	r3
		return vmic == tmic;
    2fd2:	9b01      	ldr	r3, [sp, #4]
    2fd4:	1ae9      	subs	r1, r5, r3
    2fd6:	424d      	negs	r5, r1
    2fd8:	4169      	adcs	r1, r5
    2fda:	b2c9      	uxtb	r1, r1
	if (nwkSecurityActiveFrame) {
		if (NWK_SECURITY_STATE_CONFIRM ==
				nwkSecurityActiveFrame->state) {
			bool micStatus = nwkSecurityProcessMic();

			if (nwkSecurityEncrypt) {
    2fdc:	4b3b      	ldr	r3, [pc, #236]	; (30cc <nwkSecurityTaskHandler+0x170>)
    2fde:	781b      	ldrb	r3, [r3, #0]
    2fe0:	2b00      	cmp	r3, #0
    2fe2:	d004      	beq.n	2fee <nwkSecurityTaskHandler+0x92>
				nwkTxEncryptConf(nwkSecurityActiveFrame);
    2fe4:	4b36      	ldr	r3, [pc, #216]	; (30c0 <nwkSecurityTaskHandler+0x164>)
    2fe6:	6818      	ldr	r0, [r3, #0]
    2fe8:	4b3a      	ldr	r3, [pc, #232]	; (30d4 <nwkSecurityTaskHandler+0x178>)
    2fea:	4798      	blx	r3
    2fec:	e003      	b.n	2ff6 <nwkSecurityTaskHandler+0x9a>
			} else {
				nwkRxDecryptConf(nwkSecurityActiveFrame,
    2fee:	4b34      	ldr	r3, [pc, #208]	; (30c0 <nwkSecurityTaskHandler+0x164>)
    2ff0:	6818      	ldr	r0, [r3, #0]
    2ff2:	4b39      	ldr	r3, [pc, #228]	; (30d8 <nwkSecurityTaskHandler+0x17c>)
    2ff4:	4798      	blx	r3
						micStatus);
			}

			nwkSecurityActiveFrame = NULL;
    2ff6:	2200      	movs	r2, #0
    2ff8:	4b31      	ldr	r3, [pc, #196]	; (30c0 <nwkSecurityTaskHandler+0x164>)
    2ffa:	601a      	str	r2, [r3, #0]
			--nwkSecurityActiveFrames;
    2ffc:	4b2f      	ldr	r3, [pc, #188]	; (30bc <nwkSecurityTaskHandler+0x160>)
    2ffe:	781a      	ldrb	r2, [r3, #0]
    3000:	3a01      	subs	r2, #1
    3002:	701a      	strb	r2, [r3, #0]
    3004:	e057      	b.n	30b6 <nwkSecurityTaskHandler+0x15a>
		} else if (NWK_SECURITY_STATE_PROCESS ==
    3006:	2b32      	cmp	r3, #50	; 0x32
    3008:	d155      	bne.n	30b6 <nwkSecurityTaskHandler+0x15a>
				nwkSecurityActiveFrame->state) {
			nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_WAIT;
    300a:	2333      	movs	r3, #51	; 0x33
    300c:	7023      	strb	r3, [r4, #0]
			SYS_EncryptReq((uint32_t *)nwkSecurityVector,
    300e:	482e      	ldr	r0, [pc, #184]	; (30c8 <nwkSecurityTaskHandler+0x16c>)
    3010:	4932      	ldr	r1, [pc, #200]	; (30dc <nwkSecurityTaskHandler+0x180>)
    3012:	4b33      	ldr	r3, [pc, #204]	; (30e0 <nwkSecurityTaskHandler+0x184>)
    3014:	4798      	blx	r3
    3016:	e04e      	b.n	30b6 <nwkSecurityTaskHandler+0x15a>

		return;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_SECURITY_STATE_ENCRYPT_PENDING == frame->state ||
    3018:	7803      	ldrb	r3, [r0, #0]
    301a:	3b30      	subs	r3, #48	; 0x30
    301c:	2b01      	cmp	r3, #1
    301e:	d847      	bhi.n	30b0 <nwkSecurityTaskHandler+0x154>
				NWK_SECURITY_STATE_DECRYPT_PENDING ==
				frame->state) {
			nwkSecurityActiveFrame = frame;
    3020:	4b27      	ldr	r3, [pc, #156]	; (30c0 <nwkSecurityTaskHandler+0x164>)
    3022:	6018      	str	r0, [r3, #0]
*****************************************************************************/
static void nwkSecurityStart(void)
{
	NwkFrameHeader_t *header = &nwkSecurityActiveFrame->header;

	nwkSecurityVector[0] = header->nwkSeq;
    3024:	4a28      	ldr	r2, [pc, #160]	; (30c8 <nwkSecurityTaskHandler+0x16c>)
    3026:	7b01      	ldrb	r1, [r0, #12]
    3028:	6011      	str	r1, [r2, #0]
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
    302a:	7bc1      	ldrb	r1, [r0, #15]
    302c:	7c04      	ldrb	r4, [r0, #16]
    302e:	0224      	lsls	r4, r4, #8
    3030:	430c      	orrs	r4, r1
    3032:	0424      	lsls	r4, r4, #16
			16) | header->nwkDstEndpoint;
    3034:	7c41      	ldrb	r1, [r0, #17]
    3036:	0909      	lsrs	r1, r1, #4
    3038:	4321      	orrs	r1, r4
{
	NwkFrameHeader_t *header = &nwkSecurityActiveFrame->header;

	nwkSecurityVector[0] = header->nwkSeq;
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
    303a:	6051      	str	r1, [r2, #4]
			16) | header->nwkDstEndpoint;
	nwkSecurityVector[2]
		= ((uint32_t)header->nwkSrcAddr <<
    303c:	7b41      	ldrb	r1, [r0, #13]
    303e:	7b84      	ldrb	r4, [r0, #14]
    3040:	0224      	lsls	r4, r4, #8
    3042:	430c      	orrs	r4, r1
    3044:	0424      	lsls	r4, r4, #16
			16) | header->nwkSrcEndpoint;
    3046:	7c41      	ldrb	r1, [r0, #17]
    3048:	0709      	lsls	r1, r1, #28
    304a:	0f09      	lsrs	r1, r1, #28
    304c:	4321      	orrs	r1, r4
	nwkSecurityVector[0] = header->nwkSeq;
	nwkSecurityVector[1]
		= ((uint32_t)header->nwkDstAddr <<
			16) | header->nwkDstEndpoint;
	nwkSecurityVector[2]
		= ((uint32_t)header->nwkSrcAddr <<
    304e:	6091      	str	r1, [r2, #8]
			16) | header->nwkSrcEndpoint;
	nwkSecurityVector[3]
		= ((uint32_t)header->macDstPanId <<
			16) | *(uint8_t *)&header->nwkFcf;
    3050:	7ac1      	ldrb	r1, [r0, #11]
			16) | header->nwkDstEndpoint;
	nwkSecurityVector[2]
		= ((uint32_t)header->nwkSrcAddr <<
			16) | header->nwkSrcEndpoint;
	nwkSecurityVector[3]
		= ((uint32_t)header->macDstPanId <<
    3052:	7944      	ldrb	r4, [r0, #5]
    3054:	7983      	ldrb	r3, [r0, #6]
    3056:	021b      	lsls	r3, r3, #8
    3058:	4323      	orrs	r3, r4
    305a:	041b      	lsls	r3, r3, #16
			16) | *(uint8_t *)&header->nwkFcf;
    305c:	430b      	orrs	r3, r1
			16) | header->nwkDstEndpoint;
	nwkSecurityVector[2]
		= ((uint32_t)header->nwkSrcAddr <<
			16) | header->nwkSrcEndpoint;
	nwkSecurityVector[3]
		= ((uint32_t)header->macDstPanId <<
    305e:	60d3      	str	r3, [r2, #12]
			16) | *(uint8_t *)&header->nwkFcf;

	if (NWK_SECURITY_STATE_DECRYPT_PENDING ==
    3060:	7803      	ldrb	r3, [r0, #0]
    3062:	2b31      	cmp	r3, #49	; 0x31
    3064:	d102      	bne.n	306c <nwkSecurityTaskHandler+0x110>
			nwkSecurityActiveFrame->state) {
		nwkSecurityActiveFrame->size -= NWK_SECURITY_MIC_SIZE;
    3066:	7843      	ldrb	r3, [r0, #1]
    3068:	3b04      	subs	r3, #4
    306a:	7043      	strb	r3, [r0, #1]
    306c:	1c83      	adds	r3, r0, #2
    306e:	2281      	movs	r2, #129	; 0x81
    3070:	5c81      	ldrb	r1, [r0, r2]
    3072:	2282      	movs	r2, #130	; 0x82
    3074:	5c82      	ldrb	r2, [r0, r2]
    3076:	0212      	lsls	r2, r2, #8
    3078:	430a      	orrs	r2, r1
    307a:	2183      	movs	r1, #131	; 0x83
    307c:	5c41      	ldrb	r1, [r0, r1]
    307e:	0409      	lsls	r1, r1, #16
    3080:	430a      	orrs	r2, r1
    3082:	2184      	movs	r1, #132	; 0x84
    3084:	5c41      	ldrb	r1, [r0, r1]
    3086:	0609      	lsls	r1, r1, #24
    3088:	430a      	orrs	r2, r1
    308a:	1a9a      	subs	r2, r3, r2
    308c:	7843      	ldrb	r3, [r0, #1]
    308e:	18d2      	adds	r2, r2, r3
	}

	nwkSecuritySize = nwkFramePayloadSize(nwkSecurityActiveFrame);
    3090:	4b14      	ldr	r3, [pc, #80]	; (30e4 <nwkSecurityTaskHandler+0x188>)
    3092:	701a      	strb	r2, [r3, #0]
	nwkSecurityOffset = 0;
    3094:	2200      	movs	r2, #0
    3096:	4b0b      	ldr	r3, [pc, #44]	; (30c4 <nwkSecurityTaskHandler+0x168>)
    3098:	701a      	strb	r2, [r3, #0]
	nwkSecurityEncrypt
		= (NWK_SECURITY_STATE_ENCRYPT_PENDING ==
    309a:	7802      	ldrb	r2, [r0, #0]
    309c:	3a30      	subs	r2, #48	; 0x30
    309e:	4253      	negs	r3, r2
    30a0:	415a      	adcs	r2, r3
    30a2:	4b0a      	ldr	r3, [pc, #40]	; (30cc <nwkSecurityTaskHandler+0x170>)
    30a4:	701a      	strb	r2, [r3, #0]
			nwkSecurityActiveFrame->state);

	nwkSecurityActiveFrame->state = NWK_SECURITY_STATE_PROCESS;
    30a6:	2332      	movs	r3, #50	; 0x32
    30a8:	7003      	strb	r3, [r0, #0]
    30aa:	e004      	b.n	30b6 <nwkSecurityTaskHandler+0x15a>

	if (0 == nwkSecurityActiveFrames) {
		return;
	}

	if (nwkSecurityActiveFrame) {
    30ac:	2000      	movs	r0, #0
		}

		return;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
    30ae:	4c0e      	ldr	r4, [pc, #56]	; (30e8 <nwkSecurityTaskHandler+0x18c>)
    30b0:	47a0      	blx	r4
    30b2:	2800      	cmp	r0, #0
    30b4:	d1b0      	bne.n	3018 <nwkSecurityTaskHandler+0xbc>
			nwkSecurityActiveFrame = frame;
			nwkSecurityStart();
			return;
		}
	}
}
    30b6:	b003      	add	sp, #12
    30b8:	bd30      	pop	{r4, r5, pc}
    30ba:	46c0      	nop			; (mov r8, r8)
    30bc:	200006c4 	.word	0x200006c4
    30c0:	200006c8 	.word	0x200006c8
    30c4:	200006cc 	.word	0x200006cc
    30c8:	200006d0 	.word	0x200006d0
    30cc:	200006ce 	.word	0x200006ce
    30d0:	00004bf1 	.word	0x00004bf1
    30d4:	00003359 	.word	0x00003359
    30d8:	00002a95 	.word	0x00002a95
    30dc:	200009d8 	.word	0x200009d8
    30e0:	00003789 	.word	0x00003789
    30e4:	200006cd 	.word	0x200006cd
    30e8:	000025cd 	.word	0x000025cd

000030ec <nwkTxDelayTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
    30ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    30ee:	4647      	mov	r7, r8
    30f0:	b480      	push	{r7}
    30f2:	4680      	mov	r8, r0
	NwkFrame_t *frame = NULL;
	bool restart = false;
    30f4:	2700      	movs	r7, #0

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
    30f6:	2000      	movs	r0, #0
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    30f8:	4c0f      	ldr	r4, [pc, #60]	; (3138 <nwkTxDelayTimerHandler+0x4c>)
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
			restart = true;

			if (0 == --frame->tx.timeout) {
    30fa:	2686      	movs	r6, #134	; 0x86
    30fc:	2587      	movs	r5, #135	; 0x87
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    30fe:	e010      	b.n	3122 <nwkTxDelayTimerHandler+0x36>
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
    3100:	7803      	ldrb	r3, [r0, #0]
    3102:	2b11      	cmp	r3, #17
    3104:	d10d      	bne.n	3122 <nwkTxDelayTimerHandler+0x36>
			restart = true;

			if (0 == --frame->tx.timeout) {
    3106:	5d82      	ldrb	r2, [r0, r6]
    3108:	5d43      	ldrb	r3, [r0, r5]
    310a:	021b      	lsls	r3, r3, #8
    310c:	4313      	orrs	r3, r2
    310e:	3b01      	subs	r3, #1
    3110:	b29b      	uxth	r3, r3
    3112:	5583      	strb	r3, [r0, r6]
    3114:	0a1a      	lsrs	r2, r3, #8
    3116:	5542      	strb	r2, [r0, r5]
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
			restart = true;
    3118:	2701      	movs	r7, #1

			if (0 == --frame->tx.timeout) {
    311a:	2b00      	cmp	r3, #0
    311c:	d101      	bne.n	3122 <nwkTxDelayTimerHandler+0x36>
				frame->state = NWK_TX_STATE_SEND;
    311e:	2313      	movs	r3, #19
    3120:	7003      	strb	r3, [r0, #0]
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3122:	47a0      	blx	r4
    3124:	2800      	cmp	r0, #0
    3126:	d1eb      	bne.n	3100 <nwkTxDelayTimerHandler+0x14>
				frame->state = NWK_TX_STATE_SEND;
			}
		}
	}

	if (restart) {
    3128:	2f00      	cmp	r7, #0
    312a:	d002      	beq.n	3132 <nwkTxDelayTimerHandler+0x46>
		SYS_TimerStart(timer);
    312c:	4640      	mov	r0, r8
    312e:	4b03      	ldr	r3, [pc, #12]	; (313c <nwkTxDelayTimerHandler+0x50>)
    3130:	4798      	blx	r3
	}
}
    3132:	bc04      	pop	{r2}
    3134:	4690      	mov	r8, r2
    3136:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3138:	000025cd 	.word	0x000025cd
    313c:	000038c9 	.word	0x000038c9

00003140 <nwkTxAckWaitTimerHandler>:
}

/*************************************************************************//**
*****************************************************************************/
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
    3140:	b5f0      	push	{r4, r5, r6, r7, lr}
    3142:	4647      	mov	r7, r8
    3144:	b480      	push	{r7}
    3146:	4680      	mov	r8, r0
	NwkFrame_t *frame = NULL;
	bool restart = false;
    3148:	2700      	movs	r7, #0

/*************************************************************************//**
*****************************************************************************/
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
    314a:	2000      	movs	r0, #0
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    314c:	4c11      	ldr	r4, [pc, #68]	; (3194 <nwkTxAckWaitTimerHandler+0x54>)
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
			restart = true;

			if (0 == --frame->tx.timeout) {
    314e:	2686      	movs	r6, #134	; 0x86
    3150:	2587      	movs	r5, #135	; 0x87
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3152:	e013      	b.n	317c <nwkTxAckWaitTimerHandler+0x3c>
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
    3154:	7803      	ldrb	r3, [r0, #0]
    3156:	2b16      	cmp	r3, #22
    3158:	d110      	bne.n	317c <nwkTxAckWaitTimerHandler+0x3c>
			restart = true;

			if (0 == --frame->tx.timeout) {
    315a:	5d82      	ldrb	r2, [r0, r6]
    315c:	5d43      	ldrb	r3, [r0, r5]
    315e:	021b      	lsls	r3, r3, #8
    3160:	4313      	orrs	r3, r2
    3162:	3b01      	subs	r3, #1
    3164:	b29b      	uxth	r3, r3
    3166:	5583      	strb	r3, [r0, r6]
    3168:	0a1a      	lsrs	r2, r3, #8
    316a:	5542      	strb	r2, [r0, r5]
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
			restart = true;
    316c:	2701      	movs	r7, #1

			if (0 == --frame->tx.timeout) {
    316e:	2b00      	cmp	r3, #0
    3170:	d104      	bne.n	317c <nwkTxAckWaitTimerHandler+0x3c>

/*************************************************************************//**
*****************************************************************************/
void nwkTxConfirm(NwkFrame_t *frame, uint8_t status)
{
	frame->state = NWK_TX_STATE_CONFIRM;
    3172:	2317      	movs	r3, #23
    3174:	7003      	strb	r3, [r0, #0]
	frame->tx.status = status;
    3176:	2210      	movs	r2, #16
    3178:	2385      	movs	r3, #133	; 0x85
    317a:	54c2      	strb	r2, [r0, r3]
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    317c:	47a0      	blx	r4
    317e:	2800      	cmp	r0, #0
    3180:	d1e8      	bne.n	3154 <nwkTxAckWaitTimerHandler+0x14>
				nwkTxConfirm(frame, NWK_NO_ACK_STATUS);
			}
		}
	}

	if (restart) {
    3182:	2f00      	cmp	r7, #0
    3184:	d002      	beq.n	318c <nwkTxAckWaitTimerHandler+0x4c>
		SYS_TimerStart(timer);
    3186:	4640      	mov	r0, r8
    3188:	4b03      	ldr	r3, [pc, #12]	; (3198 <nwkTxAckWaitTimerHandler+0x58>)
    318a:	4798      	blx	r3
	}
}
    318c:	bc04      	pop	{r2}
    318e:	4690      	mov	r8, r2
    3190:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3192:	46c0      	nop			; (mov r8, r8)
    3194:	000025cd 	.word	0x000025cd
    3198:	000038c9 	.word	0x000038c9

0000319c <nwkTxInit>:
/*************************************************************************//**
*  @brief Initializes the Tx module
*****************************************************************************/
void nwkTxInit(void)
{
	nwkTxPhyActiveFrame = NULL;
    319c:	2200      	movs	r2, #0
    319e:	4b07      	ldr	r3, [pc, #28]	; (31bc <nwkTxInit+0x20>)
    31a0:	601a      	str	r2, [r3, #0]

	nwkTxAckWaitTimer.interval = NWK_TX_ACK_WAIT_TIMER_INTERVAL;
    31a2:	4b07      	ldr	r3, [pc, #28]	; (31c0 <nwkTxInit+0x24>)
    31a4:	2132      	movs	r1, #50	; 0x32
    31a6:	6099      	str	r1, [r3, #8]
	nwkTxAckWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    31a8:	731a      	strb	r2, [r3, #12]
	nwkTxAckWaitTimer.handler = nwkTxAckWaitTimerHandler;
    31aa:	4906      	ldr	r1, [pc, #24]	; (31c4 <nwkTxInit+0x28>)
    31ac:	6119      	str	r1, [r3, #16]

	nwkTxDelayTimer.interval = NWK_TX_DELAY_TIMER_INTERVAL;
    31ae:	4b06      	ldr	r3, [pc, #24]	; (31c8 <nwkTxInit+0x2c>)
    31b0:	210a      	movs	r1, #10
    31b2:	6099      	str	r1, [r3, #8]
	nwkTxDelayTimer.mode = SYS_TIMER_INTERVAL_MODE;
    31b4:	731a      	strb	r2, [r3, #12]
	nwkTxDelayTimer.handler = nwkTxDelayTimerHandler;
    31b6:	4a05      	ldr	r2, [pc, #20]	; (31cc <nwkTxInit+0x30>)
    31b8:	611a      	str	r2, [r3, #16]
}
    31ba:	4770      	bx	lr
    31bc:	200006f4 	.word	0x200006f4
    31c0:	200006e0 	.word	0x200006e0
    31c4:	00003141 	.word	0x00003141
    31c8:	200006f8 	.word	0x200006f8
    31cc:	000030ed 	.word	0x000030ed

000031d0 <nwkTxFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxFrame(NwkFrame_t *frame)
{
    31d0:	b510      	push	{r4, lr}
    31d2:	1c04      	adds	r4, r0, #0
	NwkFrameHeader_t *header = &frame->header;

	if (frame->tx.control & NWK_TX_CONTROL_ROUTING) {
    31d4:	2388      	movs	r3, #136	; 0x88
    31d6:	5cc3      	ldrb	r3, [r0, r3]
    31d8:	0799      	lsls	r1, r3, #30
    31da:	d502      	bpl.n	31e2 <nwkTxFrame+0x12>
		frame->state = NWK_TX_STATE_DELAY;
    31dc:	2212      	movs	r2, #18
    31de:	7002      	strb	r2, [r0, #0]
    31e0:	e007      	b.n	31f2 <nwkTxFrame+0x22>
	} else {
  #ifdef NWK_ENABLE_SECURITY
		if (header->nwkFcf.security) {
    31e2:	7ac2      	ldrb	r2, [r0, #11]
    31e4:	0791      	lsls	r1, r2, #30
    31e6:	d502      	bpl.n	31ee <nwkTxFrame+0x1e>
			frame->state = NWK_TX_STATE_ENCRYPT;
    31e8:	2210      	movs	r2, #16
    31ea:	7002      	strb	r2, [r0, #0]
    31ec:	e001      	b.n	31f2 <nwkTxFrame+0x22>
		} else
  #endif
		frame->state = NWK_TX_STATE_DELAY;
    31ee:	2212      	movs	r2, #18
    31f0:	7002      	strb	r2, [r0, #0]
	}

	frame->tx.status = NWK_SUCCESS_STATUS;
    31f2:	2100      	movs	r1, #0
    31f4:	2285      	movs	r2, #133	; 0x85
    31f6:	54a1      	strb	r1, [r4, r2]

	if (frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID) {
    31f8:	07da      	lsls	r2, r3, #31
    31fa:	d504      	bpl.n	3206 <nwkTxFrame+0x36>
		header->macDstPanId = NWK_BROADCAST_PANID;
    31fc:	2101      	movs	r1, #1
    31fe:	4249      	negs	r1, r1
    3200:	7161      	strb	r1, [r4, #5]
    3202:	71a1      	strb	r1, [r4, #6]
    3204:	e004      	b.n	3210 <nwkTxFrame+0x40>
	} else {
		header->macDstPanId = nwkIb.panId;
    3206:	491e      	ldr	r1, [pc, #120]	; (3280 <nwkTxFrame+0xb0>)
    3208:	7888      	ldrb	r0, [r1, #2]
    320a:	7160      	strb	r0, [r4, #5]
    320c:	78c9      	ldrb	r1, [r1, #3]
    320e:	71a1      	strb	r1, [r4, #6]
	}

#ifdef NWK_ENABLE_ROUTING
	if (0 == (frame->tx.control & NWK_TX_CONTROL_DIRECT_LINK) &&
    3210:	2205      	movs	r2, #5
    3212:	421a      	tst	r2, r3
    3214:	d103      	bne.n	321e <nwkTxFrame+0x4e>
			0 ==
			(frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID)) {
		nwkRoutePrepareTx(frame);
    3216:	1c20      	adds	r0, r4, #0
    3218:	4b1a      	ldr	r3, [pc, #104]	; (3284 <nwkTxFrame+0xb4>)
    321a:	4798      	blx	r3
    321c:	e003      	b.n	3226 <nwkTxFrame+0x56>
	} else
#endif
	header->macDstAddr = header->nwkDstAddr;
    321e:	7be1      	ldrb	r1, [r4, #15]
    3220:	7c22      	ldrb	r2, [r4, #16]
    3222:	71e1      	strb	r1, [r4, #7]
    3224:	7222      	strb	r2, [r4, #8]

	header->macSrcAddr = nwkIb.addr;
    3226:	4a16      	ldr	r2, [pc, #88]	; (3280 <nwkTxFrame+0xb0>)
    3228:	7811      	ldrb	r1, [r2, #0]
    322a:	7261      	strb	r1, [r4, #9]
    322c:	7851      	ldrb	r1, [r2, #1]
    322e:	72a1      	strb	r1, [r4, #10]
	header->macSeq = ++nwkIb.macSeqNum;
    3230:	7951      	ldrb	r1, [r2, #5]
    3232:	3101      	adds	r1, #1
    3234:	b2c9      	uxtb	r1, r1
    3236:	7151      	strb	r1, [r2, #5]
    3238:	7121      	strb	r1, [r4, #4]

	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    323a:	79e1      	ldrb	r1, [r4, #7]
    323c:	7a22      	ldrb	r2, [r4, #8]
    323e:	0212      	lsls	r2, r2, #8
    3240:	430a      	orrs	r2, r1
    3242:	4b11      	ldr	r3, [pc, #68]	; (3288 <nwkTxFrame+0xb8>)
    3244:	429a      	cmp	r2, r3
    3246:	d110      	bne.n	326a <nwkTxFrame+0x9a>
		header->macFcf = 0x8841;
    3248:	2341      	movs	r3, #65	; 0x41
    324a:	70a3      	strb	r3, [r4, #2]
    324c:	2378      	movs	r3, #120	; 0x78
    324e:	425b      	negs	r3, r3
    3250:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    3252:	4b0e      	ldr	r3, [pc, #56]	; (328c <nwkTxFrame+0xbc>)
    3254:	4798      	blx	r3
    3256:	2307      	movs	r3, #7
    3258:	4018      	ands	r0, r3
    325a:	3001      	adds	r0, #1
    325c:	2386      	movs	r3, #134	; 0x86
    325e:	54e0      	strb	r0, [r4, r3]
    3260:	0a00      	lsrs	r0, r0, #8
    3262:	b280      	uxth	r0, r0
    3264:	2387      	movs	r3, #135	; 0x87
    3266:	54e0      	strb	r0, [r4, r3]
    3268:	e009      	b.n	327e <nwkTxFrame+0xae>
	} else {
		header->macFcf = 0x8861;
    326a:	2361      	movs	r3, #97	; 0x61
    326c:	70a3      	strb	r3, [r4, #2]
    326e:	2378      	movs	r3, #120	; 0x78
    3270:	425b      	negs	r3, r3
    3272:	70e3      	strb	r3, [r4, #3]
		frame->tx.timeout = 0;
    3274:	2200      	movs	r2, #0
    3276:	2386      	movs	r3, #134	; 0x86
    3278:	54e2      	strb	r2, [r4, r3]
    327a:	2387      	movs	r3, #135	; 0x87
    327c:	54e2      	strb	r2, [r4, r3]
	}
}
    327e:	bd10      	pop	{r4, pc}
    3280:	20000990 	.word	0x20000990
    3284:	00002861 	.word	0x00002861
    3288:	0000ffff 	.word	0x0000ffff
    328c:	00004c19 	.word	0x00004c19

00003290 <nwkTxBroadcastFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxBroadcastFrame(NwkFrame_t *frame)
{
    3290:	b538      	push	{r3, r4, r5, lr}
    3292:	1c05      	adds	r5, r0, #0
	NwkFrame_t *newFrame;

	if (NULL == (newFrame = nwkFrameAlloc())) {
    3294:	4b1d      	ldr	r3, [pc, #116]	; (330c <nwkTxBroadcastFrame+0x7c>)
    3296:	4798      	blx	r3
    3298:	1e04      	subs	r4, r0, #0
    329a:	d036      	beq.n	330a <nwkTxBroadcastFrame+0x7a>
		return;
	}

	newFrame->state = NWK_TX_STATE_DELAY;
    329c:	2312      	movs	r3, #18
    329e:	7003      	strb	r3, [r0, #0]
	newFrame->size = frame->size;
    32a0:	786b      	ldrb	r3, [r5, #1]
    32a2:	7043      	strb	r3, [r0, #1]
	newFrame->tx.status = NWK_SUCCESS_STATUS;
    32a4:	2200      	movs	r2, #0
    32a6:	2385      	movs	r3, #133	; 0x85
    32a8:	54c2      	strb	r2, [r0, r3]
	newFrame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    32aa:	4b19      	ldr	r3, [pc, #100]	; (3310 <nwkTxBroadcastFrame+0x80>)
    32ac:	4798      	blx	r3
    32ae:	2307      	movs	r3, #7
    32b0:	4018      	ands	r0, r3
    32b2:	3001      	adds	r0, #1
    32b4:	2386      	movs	r3, #134	; 0x86
    32b6:	54e0      	strb	r0, [r4, r3]
    32b8:	0a00      	lsrs	r0, r0, #8
    32ba:	b280      	uxth	r0, r0
    32bc:	2387      	movs	r3, #135	; 0x87
    32be:	54e0      	strb	r0, [r4, r3]
	newFrame->tx.confirm = NULL;
    32c0:	2200      	movs	r2, #0
    32c2:	2389      	movs	r3, #137	; 0x89
    32c4:	54e2      	strb	r2, [r4, r3]
    32c6:	238a      	movs	r3, #138	; 0x8a
    32c8:	54e2      	strb	r2, [r4, r3]
    32ca:	238b      	movs	r3, #139	; 0x8b
    32cc:	54e2      	strb	r2, [r4, r3]
    32ce:	238c      	movs	r3, #140	; 0x8c
    32d0:	54e2      	strb	r2, [r4, r3]
	memcpy(newFrame->data, frame->data, frame->size);
    32d2:	1ca0      	adds	r0, r4, #2
    32d4:	786a      	ldrb	r2, [r5, #1]
    32d6:	1ca9      	adds	r1, r5, #2
    32d8:	4b0e      	ldr	r3, [pc, #56]	; (3314 <nwkTxBroadcastFrame+0x84>)
    32da:	4798      	blx	r3

	newFrame->header.macFcf = 0x8841;
    32dc:	2341      	movs	r3, #65	; 0x41
    32de:	70a3      	strb	r3, [r4, #2]
    32e0:	2378      	movs	r3, #120	; 0x78
    32e2:	425b      	negs	r3, r3
    32e4:	70e3      	strb	r3, [r4, #3]
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
    32e6:	2301      	movs	r3, #1
    32e8:	425b      	negs	r3, r3
    32ea:	71e3      	strb	r3, [r4, #7]
    32ec:	7223      	strb	r3, [r4, #8]
	newFrame->header.macDstPanId = frame->header.macDstPanId;
    32ee:	796a      	ldrb	r2, [r5, #5]
    32f0:	79ab      	ldrb	r3, [r5, #6]
    32f2:	7162      	strb	r2, [r4, #5]
    32f4:	71a3      	strb	r3, [r4, #6]
	newFrame->header.macSrcAddr = nwkIb.addr;
    32f6:	4b08      	ldr	r3, [pc, #32]	; (3318 <nwkTxBroadcastFrame+0x88>)
    32f8:	781a      	ldrb	r2, [r3, #0]
    32fa:	7262      	strb	r2, [r4, #9]
    32fc:	785a      	ldrb	r2, [r3, #1]
    32fe:	72a2      	strb	r2, [r4, #10]
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
    3300:	795a      	ldrb	r2, [r3, #5]
    3302:	3201      	adds	r2, #1
    3304:	b2d2      	uxtb	r2, r2
    3306:	715a      	strb	r2, [r3, #5]
    3308:	7122      	strb	r2, [r4, #4]
}
    330a:	bd38      	pop	{r3, r4, r5, pc}
    330c:	00002549 	.word	0x00002549
    3310:	00004c19 	.word	0x00004c19
    3314:	00004bf1 	.word	0x00004bf1
    3318:	20000990 	.word	0x20000990

0000331c <nwkTxAckReceived>:

/*************************************************************************//**
*****************************************************************************/
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
    331c:	b538      	push	{r3, r4, r5, lr}
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
    331e:	6885      	ldr	r5, [r0, #8]
	NwkFrame_t *frame = NULL;

	if (sizeof(NwkCommandAck_t) != ind->size) {
    3320:	7b03      	ldrb	r3, [r0, #12]
		return false;
    3322:	2000      	movs	r0, #0
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
	NwkFrame_t *frame = NULL;

	if (sizeof(NwkCommandAck_t) != ind->size) {
    3324:	2b03      	cmp	r3, #3
    3326:	d113      	bne.n	3350 <nwkTxAckReceived+0x34>
    3328:	e00d      	b.n	3346 <nwkTxAckReceived+0x2a>
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    332a:	7803      	ldrb	r3, [r0, #0]
    332c:	2b16      	cmp	r3, #22
    332e:	d10c      	bne.n	334a <nwkTxAckReceived+0x2e>
    3330:	7b02      	ldrb	r2, [r0, #12]
    3332:	786b      	ldrb	r3, [r5, #1]
    3334:	429a      	cmp	r2, r3
    3336:	d108      	bne.n	334a <nwkTxAckReceived+0x2e>
				frame->header.nwkSeq == command->seq) {
			frame->state = NWK_TX_STATE_CONFIRM;
    3338:	2317      	movs	r3, #23
    333a:	7003      	strb	r3, [r0, #0]
			frame->tx.control = command->control;
    333c:	78aa      	ldrb	r2, [r5, #2]
    333e:	2388      	movs	r3, #136	; 0x88
    3340:	54c2      	strb	r2, [r0, r3]
			return true;
    3342:	2001      	movs	r0, #1
    3344:	e004      	b.n	3350 <nwkTxAckReceived+0x34>
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
	NwkFrame_t *frame = NULL;

	if (sizeof(NwkCommandAck_t) != ind->size) {
    3346:	2000      	movs	r0, #0
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
    3348:	4c02      	ldr	r4, [pc, #8]	; (3354 <nwkTxAckReceived+0x38>)
    334a:	47a0      	blx	r4
    334c:	2800      	cmp	r0, #0
    334e:	d1ec      	bne.n	332a <nwkTxAckReceived+0xe>
			return true;
		}
	}

	return false;
}
    3350:	bd38      	pop	{r3, r4, r5, pc}
    3352:	46c0      	nop			; (mov r8, r8)
    3354:	000025cd 	.word	0x000025cd

00003358 <nwkTxEncryptConf>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxEncryptConf(NwkFrame_t *frame)
{
	frame->state = NWK_TX_STATE_DELAY;
    3358:	2312      	movs	r3, #18
    335a:	7003      	strb	r3, [r0, #0]
}
    335c:	4770      	bx	lr
    335e:	46c0      	nop			; (mov r8, r8)

00003360 <PHY_DataConf>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    3360:	4b0d      	ldr	r3, [pc, #52]	; (3398 <PHY_DataConf+0x38>)
    3362:	681b      	ldr	r3, [r3, #0]

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
	switch (status) {
    3364:	2801      	cmp	r0, #1
    3366:	d009      	beq.n	337c <PHY_DataConf+0x1c>
    3368:	2800      	cmp	r0, #0
    336a:	d003      	beq.n	3374 <PHY_DataConf+0x14>

	case PHY_STATUS_CHANNEL_ACCESS_FAILURE:
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;

	case PHY_STATUS_NO_ACK:
		return NWK_PHY_NO_ACK_STATUS;
    336c:	2221      	movs	r2, #33	; 0x21

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
	switch (status) {
    336e:	2802      	cmp	r0, #2
    3370:	d005      	beq.n	337e <PHY_DataConf+0x1e>
    3372:	e001      	b.n	3378 <PHY_DataConf+0x18>
	case PHY_STATUS_SUCCESS:
		return NWK_SUCCESS_STATUS;
    3374:	2200      	movs	r2, #0
    3376:	e002      	b.n	337e <PHY_DataConf+0x1e>

	case PHY_STATUS_NO_ACK:
		return NWK_PHY_NO_ACK_STATUS;

	default:
		return NWK_ERROR_STATUS;
    3378:	2201      	movs	r2, #1
    337a:	e000      	b.n	337e <PHY_DataConf+0x1e>
	switch (status) {
	case PHY_STATUS_SUCCESS:
		return NWK_SUCCESS_STATUS;

	case PHY_STATUS_CHANNEL_ACCESS_FAILURE:
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    337c:	2220      	movs	r2, #32

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    337e:	2185      	movs	r1, #133	; 0x85
    3380:	545a      	strb	r2, [r3, r1]
	nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    3382:	2215      	movs	r2, #21
    3384:	701a      	strb	r2, [r3, #0]
	nwkTxPhyActiveFrame = NULL;
    3386:	2200      	movs	r2, #0
    3388:	4b03      	ldr	r3, [pc, #12]	; (3398 <PHY_DataConf+0x38>)
    338a:	601a      	str	r2, [r3, #0]
	nwkIb.lock--;
    338c:	4a03      	ldr	r2, [pc, #12]	; (339c <PHY_DataConf+0x3c>)
    338e:	2358      	movs	r3, #88	; 0x58
    3390:	5ad1      	ldrh	r1, [r2, r3]
    3392:	3901      	subs	r1, #1
    3394:	52d1      	strh	r1, [r2, r3]
}
    3396:	4770      	bx	lr
    3398:	200006f4 	.word	0x200006f4
    339c:	20000990 	.word	0x20000990

000033a0 <nwkTxTaskHandler>:

/*************************************************************************//**
*  @brief Tx Module task handler
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    33a0:	b570      	push	{r4, r5, r6, lr}
	NwkFrame_t *frame = NULL;
    33a2:	2400      	movs	r4, #0

	while (NULL != (frame = nwkFrameNext(frame))) {
    33a4:	4d37      	ldr	r5, [pc, #220]	; (3484 <nwkTxTaskHandler+0xe4>)
		switch (frame->state) {
    33a6:	4e38      	ldr	r6, [pc, #224]	; (3488 <nwkTxTaskHandler+0xe8>)
*****************************************************************************/
void nwkTxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    33a8:	e066      	b.n	3478 <nwkTxTaskHandler+0xd8>
		switch (frame->state) {
    33aa:	7823      	ldrb	r3, [r4, #0]
    33ac:	3b10      	subs	r3, #16
    33ae:	b2da      	uxtb	r2, r3
    33b0:	2a07      	cmp	r2, #7
    33b2:	d861      	bhi.n	3478 <nwkTxTaskHandler+0xd8>
    33b4:	0093      	lsls	r3, r2, #2
    33b6:	58f3      	ldr	r3, [r6, r3]
    33b8:	469f      	mov	pc, r3
#ifdef NWK_ENABLE_SECURITY
		case NWK_TX_STATE_ENCRYPT:
		{
			nwkSecurityProcess(frame, true);
    33ba:	1c20      	adds	r0, r4, #0
    33bc:	2101      	movs	r1, #1
    33be:	4b33      	ldr	r3, [pc, #204]	; (348c <nwkTxTaskHandler+0xec>)
    33c0:	4798      	blx	r3
		}
		break;
    33c2:	e059      	b.n	3478 <nwkTxTaskHandler+0xd8>
#endif

		case NWK_TX_STATE_DELAY:
		{
			if (frame->tx.timeout > 0) {
    33c4:	2386      	movs	r3, #134	; 0x86
    33c6:	5ce2      	ldrb	r2, [r4, r3]
    33c8:	2387      	movs	r3, #135	; 0x87
    33ca:	5ce3      	ldrb	r3, [r4, r3]
    33cc:	021b      	lsls	r3, r3, #8
    33ce:	4313      	orrs	r3, r2
    33d0:	d005      	beq.n	33de <nwkTxTaskHandler+0x3e>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
    33d2:	2311      	movs	r3, #17
    33d4:	7023      	strb	r3, [r4, #0]
				SYS_TimerStart(&nwkTxDelayTimer);
    33d6:	482e      	ldr	r0, [pc, #184]	; (3490 <nwkTxTaskHandler+0xf0>)
    33d8:	4b2e      	ldr	r3, [pc, #184]	; (3494 <nwkTxTaskHandler+0xf4>)
    33da:	4798      	blx	r3
    33dc:	e04c      	b.n	3478 <nwkTxTaskHandler+0xd8>
			} else {
				frame->state = NWK_TX_STATE_SEND;
    33de:	2313      	movs	r3, #19
    33e0:	7023      	strb	r3, [r4, #0]
    33e2:	e049      	b.n	3478 <nwkTxTaskHandler+0xd8>
		}
		break;

		case NWK_TX_STATE_SEND:
		{
			if (NULL == nwkTxPhyActiveFrame) {
    33e4:	4b2c      	ldr	r3, [pc, #176]	; (3498 <nwkTxTaskHandler+0xf8>)
    33e6:	681b      	ldr	r3, [r3, #0]
    33e8:	2b00      	cmp	r3, #0
    33ea:	d145      	bne.n	3478 <nwkTxTaskHandler+0xd8>
				nwkTxPhyActiveFrame = frame;
    33ec:	4b2a      	ldr	r3, [pc, #168]	; (3498 <nwkTxTaskHandler+0xf8>)
    33ee:	601c      	str	r4, [r3, #0]
				frame->state = NWK_TX_STATE_WAIT_CONF;
    33f0:	2314      	movs	r3, #20
    33f2:	7023      	strb	r3, [r4, #0]
				PHY_DataReq(&(frame->size));
    33f4:	1c60      	adds	r0, r4, #1
    33f6:	4b29      	ldr	r3, [pc, #164]	; (349c <nwkTxTaskHandler+0xfc>)
    33f8:	4798      	blx	r3
				nwkIb.lock++;
    33fa:	4a29      	ldr	r2, [pc, #164]	; (34a0 <nwkTxTaskHandler+0x100>)
    33fc:	2358      	movs	r3, #88	; 0x58
    33fe:	5ad1      	ldrh	r1, [r2, r3]
    3400:	3101      	adds	r1, #1
    3402:	52d1      	strh	r1, [r2, r3]
    3404:	e038      	b.n	3478 <nwkTxTaskHandler+0xd8>
		case NWK_TX_STATE_WAIT_CONF:
			break;

		case NWK_TX_STATE_SENT:
		{
			if (NWK_SUCCESS_STATUS == frame->tx.status) {
    3406:	2385      	movs	r3, #133	; 0x85
    3408:	5ce3      	ldrb	r3, [r4, r3]
    340a:	2b00      	cmp	r3, #0
    340c:	d119      	bne.n	3442 <nwkTxTaskHandler+0xa2>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    340e:	7b61      	ldrb	r1, [r4, #13]
    3410:	7ba3      	ldrb	r3, [r4, #14]
    3412:	021b      	lsls	r3, r3, #8
    3414:	4a22      	ldr	r2, [pc, #136]	; (34a0 <nwkTxTaskHandler+0x100>)
    3416:	8812      	ldrh	r2, [r2, #0]
    3418:	430b      	orrs	r3, r1
    341a:	429a      	cmp	r2, r3
    341c:	d10e      	bne.n	343c <nwkTxTaskHandler+0x9c>
						frame->header.nwkFcf.
    341e:	7ae3      	ldrb	r3, [r4, #11]
			break;

		case NWK_TX_STATE_SENT:
		{
			if (NWK_SUCCESS_STATUS == frame->tx.status) {
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    3420:	07da      	lsls	r2, r3, #31
    3422:	d50b      	bpl.n	343c <nwkTxTaskHandler+0x9c>
						frame->header.nwkFcf.
						ackRequest) {
					frame->state = NWK_TX_STATE_WAIT_ACK;
    3424:	2316      	movs	r3, #22
    3426:	7023      	strb	r3, [r4, #0]
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
    3428:	2215      	movs	r2, #21
    342a:	2386      	movs	r3, #134	; 0x86
    342c:	54e2      	strb	r2, [r4, r3]
    342e:	2200      	movs	r2, #0
    3430:	2387      	movs	r3, #135	; 0x87
    3432:	54e2      	strb	r2, [r4, r3]
							NWK_TX_ACK_WAIT_TIMER_INTERVAL
							+ 1;
					SYS_TimerStart(&nwkTxAckWaitTimer);
    3434:	481b      	ldr	r0, [pc, #108]	; (34a4 <nwkTxTaskHandler+0x104>)
    3436:	4b17      	ldr	r3, [pc, #92]	; (3494 <nwkTxTaskHandler+0xf4>)
    3438:	4798      	blx	r3
    343a:	e01d      	b.n	3478 <nwkTxTaskHandler+0xd8>
				} else {
					frame->state = NWK_TX_STATE_CONFIRM;
    343c:	2317      	movs	r3, #23
    343e:	7023      	strb	r3, [r4, #0]
    3440:	e01a      	b.n	3478 <nwkTxTaskHandler+0xd8>
				}
			} else {
				frame->state = NWK_TX_STATE_CONFIRM;
    3442:	2317      	movs	r3, #23
    3444:	7023      	strb	r3, [r4, #0]
    3446:	e017      	b.n	3478 <nwkTxTaskHandler+0xd8>
			break;

		case NWK_TX_STATE_CONFIRM:
		{
#ifdef NWK_ENABLE_ROUTING
			nwkRouteFrameSent(frame);
    3448:	1c20      	adds	r0, r4, #0
    344a:	4b17      	ldr	r3, [pc, #92]	; (34a8 <nwkTxTaskHandler+0x108>)
    344c:	4798      	blx	r3
#endif
			if (NULL == frame->tx.confirm) {
    344e:	2389      	movs	r3, #137	; 0x89
    3450:	5ce2      	ldrb	r2, [r4, r3]
    3452:	238a      	movs	r3, #138	; 0x8a
    3454:	5ce3      	ldrb	r3, [r4, r3]
    3456:	021b      	lsls	r3, r3, #8
    3458:	4313      	orrs	r3, r2
    345a:	228b      	movs	r2, #139	; 0x8b
    345c:	5ca2      	ldrb	r2, [r4, r2]
    345e:	0412      	lsls	r2, r2, #16
    3460:	4313      	orrs	r3, r2
    3462:	228c      	movs	r2, #140	; 0x8c
    3464:	5ca2      	ldrb	r2, [r4, r2]
    3466:	0612      	lsls	r2, r2, #24
    3468:	4313      	orrs	r3, r2
    346a:	d103      	bne.n	3474 <nwkTxTaskHandler+0xd4>
				nwkFrameFree(frame);
    346c:	1c20      	adds	r0, r4, #0
    346e:	4b0f      	ldr	r3, [pc, #60]	; (34ac <nwkTxTaskHandler+0x10c>)
    3470:	4798      	blx	r3
    3472:	e001      	b.n	3478 <nwkTxTaskHandler+0xd8>
			} else {
				frame->tx.confirm(frame);
    3474:	1c20      	adds	r0, r4, #0
    3476:	4798      	blx	r3
*****************************************************************************/
void nwkTxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    3478:	1c20      	adds	r0, r4, #0
    347a:	47a8      	blx	r5
    347c:	1e04      	subs	r4, r0, #0
    347e:	d194      	bne.n	33aa <nwkTxTaskHandler+0xa>

		default:
			break;
		}
	}
}
    3480:	bd70      	pop	{r4, r5, r6, pc}
    3482:	46c0      	nop			; (mov r8, r8)
    3484:	000025cd 	.word	0x000025cd
    3488:	000053f0 	.word	0x000053f0
    348c:	00002e95 	.word	0x00002e95
    3490:	200006f8 	.word	0x200006f8
    3494:	000038c9 	.word	0x000038c9
    3498:	200006f4 	.word	0x200006f4
    349c:	00003615 	.word	0x00003615
    34a0:	20000990 	.word	0x20000990
    34a4:	200006e0 	.word	0x200006e0
    34a8:	000027d1 	.word	0x000027d1
    34ac:	000025b9 	.word	0x000025b9

000034b0 <phyTrxSetState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
    34b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    34b2:	1c04      	adds	r4, r0, #0

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    34b4:	4f0b      	ldr	r7, [pc, #44]	; (34e4 <phyTrxSetState+0x34>)
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    34b6:	4e0c      	ldr	r6, [pc, #48]	; (34e8 <phyTrxSetState+0x38>)
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    34b8:	251f      	movs	r5, #31

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    34ba:	2002      	movs	r0, #2
    34bc:	2103      	movs	r1, #3
    34be:	47b8      	blx	r7
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    34c0:	2001      	movs	r0, #1
    34c2:	47b0      	blx	r6
*****************************************************************************/
static void phyTrxSetState(uint8_t state)
{
	do { phyWriteRegister(TRX_STATE_REG, TRX_CMD_FORCE_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    34c4:	4028      	ands	r0, r5
    34c6:	2808      	cmp	r0, #8
    34c8:	d1f7      	bne.n	34ba <phyTrxSetState+0xa>

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    34ca:	4f06      	ldr	r7, [pc, #24]	; (34e4 <phyTrxSetState+0x34>)
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    34cc:	4e06      	ldr	r6, [pc, #24]	; (34e8 <phyTrxSetState+0x38>)
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    34ce:	251f      	movs	r5, #31

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    34d0:	2002      	movs	r0, #2
    34d2:	1c21      	adds	r1, r4, #0
    34d4:	47b8      	blx	r7
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    34d6:	2001      	movs	r0, #1
    34d8:	47b0      	blx	r6
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));

	do { phyWriteRegister(TRX_STATE_REG,
			     state); } while (state !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    34da:	4028      	ands	r0, r5
    34dc:	4284      	cmp	r4, r0
    34de:	d1f7      	bne.n	34d0 <phyTrxSetState+0x20>
}
    34e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    34e2:	46c0      	nop			; (mov r8, r8)
    34e4:	00003ef9 	.word	0x00003ef9
    34e8:	00003e01 	.word	0x00003e01

000034ec <phySetRxState>:
}

/*************************************************************************//**
*****************************************************************************/
static void phySetRxState(void)
{
    34ec:	b508      	push	{r3, lr}
	phyTrxSetState(TRX_CMD_TRX_OFF);
    34ee:	2008      	movs	r0, #8
    34f0:	4b06      	ldr	r3, [pc, #24]	; (350c <phySetRxState+0x20>)
    34f2:	4798      	blx	r3
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    34f4:	200f      	movs	r0, #15
    34f6:	4b06      	ldr	r3, [pc, #24]	; (3510 <phySetRxState+0x24>)
    34f8:	4798      	blx	r3
{
	phyTrxSetState(TRX_CMD_TRX_OFF);

	phyReadRegister(IRQ_STATUS_REG);

	if (phyRxState) {
    34fa:	4b06      	ldr	r3, [pc, #24]	; (3514 <phySetRxState+0x28>)
    34fc:	781b      	ldrb	r3, [r3, #0]
    34fe:	2b00      	cmp	r3, #0
    3500:	d002      	beq.n	3508 <phySetRxState+0x1c>
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    3502:	2016      	movs	r0, #22
    3504:	4b01      	ldr	r3, [pc, #4]	; (350c <phySetRxState+0x20>)
    3506:	4798      	blx	r3
	}
}
    3508:	bd08      	pop	{r3, pc}
    350a:	46c0      	nop			; (mov r8, r8)
    350c:	000034b1 	.word	0x000034b1
    3510:	00003e01 	.word	0x00003e01
    3514:	2000078d 	.word	0x2000078d

00003518 <PHY_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void PHY_Init(void)
{
    3518:	b570      	push	{r4, r5, r6, lr}
	trx_spi_init();
    351a:	4b0e      	ldr	r3, [pc, #56]	; (3554 <PHY_Init+0x3c>)
    351c:	4798      	blx	r3
	PhyReset();
    351e:	4b0e      	ldr	r3, [pc, #56]	; (3558 <PHY_Init+0x40>)
    3520:	4798      	blx	r3
	phyRxState = false;
    3522:	2200      	movs	r2, #0
    3524:	4b0d      	ldr	r3, [pc, #52]	; (355c <PHY_Init+0x44>)
    3526:	701a      	strb	r2, [r3, #0]
	phyState = PHY_STATE_IDLE;
    3528:	2201      	movs	r2, #1
    352a:	4b0d      	ldr	r3, [pc, #52]	; (3560 <PHY_Init+0x48>)
    352c:	701a      	strb	r2, [r3, #0]

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    352e:	4e0d      	ldr	r6, [pc, #52]	; (3564 <PHY_Init+0x4c>)
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3530:	4d0d      	ldr	r5, [pc, #52]	; (3568 <PHY_Init+0x50>)
	phyRxState = false;
	phyState = PHY_STATE_IDLE;

	do {phyWriteRegister(TRX_STATE_REG, TRX_CMD_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    3532:	241f      	movs	r4, #31

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3534:	2002      	movs	r0, #2
    3536:	2108      	movs	r1, #8
    3538:	47b0      	blx	r6
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    353a:	2001      	movs	r0, #1
    353c:	47a8      	blx	r5
	phyRxState = false;
	phyState = PHY_STATE_IDLE;

	do {phyWriteRegister(TRX_STATE_REG, TRX_CMD_TRX_OFF);
	} while (TRX_STATUS_TRX_OFF !=
			(phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK));
    353e:	4020      	ands	r0, r4
    3540:	2808      	cmp	r0, #8
    3542:	d1f7      	bne.n	3534 <PHY_Init+0x1c>

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3544:	2004      	movs	r0, #4
    3546:	212e      	movs	r1, #46	; 0x2e
    3548:	4c06      	ldr	r4, [pc, #24]	; (3564 <PHY_Init+0x4c>)
    354a:	47a0      	blx	r4
    354c:	200c      	movs	r0, #12
    354e:	21a0      	movs	r1, #160	; 0xa0
    3550:	47a0      	blx	r4
			(1 << TX_AUTO_CRC_ON) | (3 << SPI_CMD_MODE) |
			(1 << IRQ_MASK_MODE));

	phyWriteRegister(TRX_CTRL_2_REG,
			(1 << RX_SAFE_MODE) | (1 << OQPSK_SCRAM_EN));
}
    3552:	bd70      	pop	{r4, r5, r6, pc}
    3554:	00003cc1 	.word	0x00003cc1
    3558:	00003dd1 	.word	0x00003dd1
    355c:	2000078d 	.word	0x2000078d
    3560:	2000078c 	.word	0x2000078c
    3564:	00003ef9 	.word	0x00003ef9
    3568:	00003e01 	.word	0x00003e01

0000356c <PHY_SetRxState>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetRxState(bool rx)
{
    356c:	b508      	push	{r3, lr}
	phyRxState = rx;
    356e:	4b02      	ldr	r3, [pc, #8]	; (3578 <PHY_SetRxState+0xc>)
    3570:	7018      	strb	r0, [r3, #0]
	phySetRxState();
    3572:	4b02      	ldr	r3, [pc, #8]	; (357c <PHY_SetRxState+0x10>)
    3574:	4798      	blx	r3
}
    3576:	bd08      	pop	{r3, pc}
    3578:	2000078d 	.word	0x2000078d
    357c:	000034ed 	.word	0x000034ed

00003580 <PHY_SetChannel>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetChannel(uint8_t channel)
{
    3580:	b510      	push	{r4, lr}
    3582:	1c04      	adds	r4, r0, #0
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3584:	2008      	movs	r0, #8
    3586:	4b05      	ldr	r3, [pc, #20]	; (359c <PHY_SetChannel+0x1c>)
    3588:	4798      	blx	r3
*****************************************************************************/
void PHY_SetChannel(uint8_t channel)
{
	uint8_t reg;

	reg = phyReadRegister(PHY_CC_CCA_REG) & ~0x1f;
    358a:	231f      	movs	r3, #31
    358c:	1c01      	adds	r1, r0, #0
    358e:	4399      	bics	r1, r3
	phyWriteRegister(PHY_CC_CCA_REG, reg | channel);
    3590:	430c      	orrs	r4, r1

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3592:	b2e1      	uxtb	r1, r4
    3594:	2008      	movs	r0, #8
    3596:	4b02      	ldr	r3, [pc, #8]	; (35a0 <PHY_SetChannel+0x20>)
    3598:	4798      	blx	r3
{
	uint8_t reg;

	reg = phyReadRegister(PHY_CC_CCA_REG) & ~0x1f;
	phyWriteRegister(PHY_CC_CCA_REG, reg | channel);
}
    359a:	bd10      	pop	{r4, pc}
    359c:	00003e01 	.word	0x00003e01
    35a0:	00003ef9 	.word	0x00003ef9

000035a4 <PHY_SetPanId>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetPanId(uint16_t panId)
{
    35a4:	b530      	push	{r4, r5, lr}
    35a6:	b083      	sub	sp, #12
    35a8:	466c      	mov	r4, sp
    35aa:	80e0      	strh	r0, [r4, #6]

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    35ac:	b2c1      	uxtb	r1, r0
    35ae:	2022      	movs	r0, #34	; 0x22
    35b0:	4d03      	ldr	r5, [pc, #12]	; (35c0 <PHY_SetPanId+0x1c>)
    35b2:	47a8      	blx	r5
    35b4:	79e1      	ldrb	r1, [r4, #7]
    35b6:	2023      	movs	r0, #35	; 0x23
    35b8:	47a8      	blx	r5
{
	uint8_t *d = (uint8_t *)&panId;

	phyWriteRegister(PAN_ID_0_REG, d[0]);
	phyWriteRegister(PAN_ID_1_REG, d[1]);
}
    35ba:	b003      	add	sp, #12
    35bc:	bd30      	pop	{r4, r5, pc}
    35be:	46c0      	nop			; (mov r8, r8)
    35c0:	00003ef9 	.word	0x00003ef9

000035c4 <PHY_SetShortAddr>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetShortAddr(uint16_t addr)
{
    35c4:	b570      	push	{r4, r5, r6, lr}
    35c6:	b082      	sub	sp, #8
    35c8:	466d      	mov	r5, sp
    35ca:	80e8      	strh	r0, [r5, #6]
    35cc:	3506      	adds	r5, #6
	uint8_t *d = (uint8_t *)&addr;

	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
    35ce:	b2c6      	uxtb	r6, r0

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    35d0:	2020      	movs	r0, #32
    35d2:	1c31      	adds	r1, r6, #0
    35d4:	4c05      	ldr	r4, [pc, #20]	; (35ec <PHY_SetShortAddr+0x28>)
    35d6:	47a0      	blx	r4
void PHY_SetShortAddr(uint16_t addr)
{
	uint8_t *d = (uint8_t *)&addr;

	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
    35d8:	786d      	ldrb	r5, [r5, #1]

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    35da:	2021      	movs	r0, #33	; 0x21
    35dc:	1c29      	adds	r1, r5, #0
    35de:	47a0      	blx	r4
{
	uint8_t *d = (uint8_t *)&addr;

	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
	phyWriteRegister(CSMA_SEED_0_REG, d[0] + d[1]);
    35e0:	19ae      	adds	r6, r5, r6

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    35e2:	b2f1      	uxtb	r1, r6
    35e4:	202d      	movs	r0, #45	; 0x2d
    35e6:	47a0      	blx	r4
	uint8_t *d = (uint8_t *)&addr;

	phyWriteRegister(SHORT_ADDR_0_REG, d[0]);
	phyWriteRegister(SHORT_ADDR_1_REG, d[1]);
	phyWriteRegister(CSMA_SEED_0_REG, d[0] + d[1]);
}
    35e8:	b002      	add	sp, #8
    35ea:	bd70      	pop	{r4, r5, r6, pc}
    35ec:	00003ef9 	.word	0x00003ef9

000035f0 <PHY_SetTxPower>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetTxPower(uint8_t txPower)
{
    35f0:	b510      	push	{r4, lr}
    35f2:	1c04      	adds	r4, r0, #0
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    35f4:	2005      	movs	r0, #5
    35f6:	4b05      	ldr	r3, [pc, #20]	; (360c <PHY_SetTxPower+0x1c>)
    35f8:	4798      	blx	r3
*****************************************************************************/
void PHY_SetTxPower(uint8_t txPower)
{
	uint8_t reg;

	reg = phyReadRegister(PHY_TX_PWR_REG) & ~0x0f;
    35fa:	230f      	movs	r3, #15
    35fc:	1c01      	adds	r1, r0, #0
    35fe:	4399      	bics	r1, r3
	phyWriteRegister(PHY_TX_PWR_REG, reg | txPower);
    3600:	430c      	orrs	r4, r1

/*************************************************************************//**
*****************************************************************************/
static void phyWriteRegister(uint8_t reg, uint8_t value)
{
	trx_reg_write(reg, value);
    3602:	b2e1      	uxtb	r1, r4
    3604:	2005      	movs	r0, #5
    3606:	4b02      	ldr	r3, [pc, #8]	; (3610 <PHY_SetTxPower+0x20>)
    3608:	4798      	blx	r3
{
	uint8_t reg;

	reg = phyReadRegister(PHY_TX_PWR_REG) & ~0x0f;
	phyWriteRegister(PHY_TX_PWR_REG, reg | txPower);
}
    360a:	bd10      	pop	{r4, pc}
    360c:	00003e01 	.word	0x00003e01
    3610:	00003ef9 	.word	0x00003ef9

00003614 <PHY_DataReq>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_DataReq(uint8_t *data)
{
    3614:	b510      	push	{r4, lr}
    3616:	1c04      	adds	r4, r0, #0
	phyTrxSetState(TRX_CMD_TX_ARET_ON);
    3618:	2019      	movs	r0, #25
    361a:	4b0c      	ldr	r3, [pc, #48]	; (364c <PHY_DataReq+0x38>)
    361c:	4798      	blx	r3
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    361e:	200f      	movs	r0, #15
    3620:	4b0b      	ldr	r3, [pc, #44]	; (3650 <PHY_DataReq+0x3c>)
    3622:	4798      	blx	r3
	phyReadRegister(IRQ_STATUS_REG);

	/* size of the buffer is sent as first byte of the data
	 * and data starts from second byte.
	 */
	data[0] += 2;
    3624:	7821      	ldrb	r1, [r4, #0]
    3626:	1c8b      	adds	r3, r1, #2
    3628:	7023      	strb	r3, [r4, #0]
	trx_frame_write(data, (data[0] - 1) /* length value*/);
    362a:	3101      	adds	r1, #1
    362c:	b2c9      	uxtb	r1, r1
    362e:	1c20      	adds	r0, r4, #0
    3630:	4b08      	ldr	r3, [pc, #32]	; (3654 <PHY_DataReq+0x40>)
    3632:	4798      	blx	r3

	phyState = PHY_STATE_TX_WAIT_END;
    3634:	2203      	movs	r2, #3
    3636:	4b08      	ldr	r3, [pc, #32]	; (3658 <PHY_DataReq+0x44>)
    3638:	701a      	strb	r2, [r3, #0]
    363a:	4b08      	ldr	r3, [pc, #32]	; (365c <PHY_DataReq+0x48>)
    363c:	2280      	movs	r2, #128	; 0x80
    363e:	0352      	lsls	r2, r2, #13
    3640:	619a      	str	r2, [r3, #24]

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
    3642:	46c0      	nop			; (mov r8, r8)
    3644:	46c0      	nop			; (mov r8, r8)
	} else {
		port_base->OUTCLR.reg = pin_mask;
    3646:	615a      	str	r2, [r3, #20]

	TRX_SLP_TR_HIGH();
	TRX_TRIG_DELAY();
	TRX_SLP_TR_LOW();
}
    3648:	bd10      	pop	{r4, pc}
    364a:	46c0      	nop			; (mov r8, r8)
    364c:	000034b1 	.word	0x000034b1
    3650:	00003e01 	.word	0x00003e01
    3654:	00004135 	.word	0x00004135
    3658:	2000078c 	.word	0x2000078c
    365c:	41004400 	.word	0x41004400

00003660 <PHY_EncryptReq>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_EncryptReq(uint8_t *text, uint8_t *key)
{
    3660:	b510      	push	{r4, lr}
    3662:	1c04      	adds	r4, r0, #0
	sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    3664:	1c08      	adds	r0, r1, #0
    3666:	2100      	movs	r1, #0
    3668:	2200      	movs	r2, #0
    366a:	4b05      	ldr	r3, [pc, #20]	; (3680 <PHY_EncryptReq+0x20>)
    366c:	4798      	blx	r3
#if (SAL_TYPE == AT86RF2xx)
	sal_aes_wrrd(text, NULL);
    366e:	1c20      	adds	r0, r4, #0
    3670:	2100      	movs	r1, #0
    3672:	4b04      	ldr	r3, [pc, #16]	; (3684 <PHY_EncryptReq+0x24>)
    3674:	4798      	blx	r3
#else
	sal_aes_exec(text);
#endif
	sal_aes_read(text);
    3676:	1c20      	adds	r0, r4, #0
    3678:	4b03      	ldr	r3, [pc, #12]	; (3688 <PHY_EncryptReq+0x28>)
    367a:	4798      	blx	r3
}
    367c:	bd10      	pop	{r4, pc}
    367e:	46c0      	nop			; (mov r8, r8)
    3680:	00003b59 	.word	0x00003b59
    3684:	00003aed 	.word	0x00003aed
    3688:	00003c91 	.word	0x00003c91

0000368c <PHY_TaskHandler>:
}

/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
    368c:	b5f0      	push	{r4, r5, r6, r7, lr}
    368e:	b085      	sub	sp, #20
	if (PHY_STATE_SLEEP == phyState) {
    3690:	4b26      	ldr	r3, [pc, #152]	; (372c <PHY_TaskHandler+0xa0>)
    3692:	781b      	ldrb	r3, [r3, #0]
    3694:	2b02      	cmp	r3, #2
    3696:	d046      	beq.n	3726 <PHY_TaskHandler+0x9a>
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    3698:	200f      	movs	r0, #15
    369a:	4b25      	ldr	r3, [pc, #148]	; (3730 <PHY_TaskHandler+0xa4>)
    369c:	4798      	blx	r3
{
	if (PHY_STATE_SLEEP == phyState) {
		return;
	}

	if (phyReadRegister(IRQ_STATUS_REG) & (1 << TRX_END)) {
    369e:	0703      	lsls	r3, r0, #28
    36a0:	d541      	bpl.n	3726 <PHY_TaskHandler+0x9a>
		if (PHY_STATE_IDLE == phyState) {
    36a2:	4b22      	ldr	r3, [pc, #136]	; (372c <PHY_TaskHandler+0xa0>)
    36a4:	781b      	ldrb	r3, [r3, #0]
    36a6:	2b01      	cmp	r3, #1
    36a8:	d124      	bne.n	36f4 <PHY_TaskHandler+0x68>
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    36aa:	2007      	movs	r0, #7
    36ac:	4b20      	ldr	r3, [pc, #128]	; (3730 <PHY_TaskHandler+0xa4>)
    36ae:	4798      	blx	r3
    36b0:	1c07      	adds	r7, r0, #0
			uint8_t size;
			int8_t rssi;

			rssi = (int8_t)phyReadRegister(PHY_ED_LEVEL_REG);

			trx_frame_read(&size, 1);
    36b2:	466c      	mov	r4, sp
    36b4:	3407      	adds	r4, #7
    36b6:	1c20      	adds	r0, r4, #0
    36b8:	2101      	movs	r1, #1
    36ba:	4e1e      	ldr	r6, [pc, #120]	; (3734 <PHY_TaskHandler+0xa8>)
    36bc:	47b0      	blx	r6

			trx_frame_read(phyRxBuffer, size + 2);
    36be:	4d1e      	ldr	r5, [pc, #120]	; (3738 <PHY_TaskHandler+0xac>)
    36c0:	7821      	ldrb	r1, [r4, #0]
    36c2:	3102      	adds	r1, #2
    36c4:	b2c9      	uxtb	r1, r1
    36c6:	1c28      	adds	r0, r5, #0
    36c8:	47b0      	blx	r6

			ind.data = phyRxBuffer + 1;
    36ca:	a802      	add	r0, sp, #8
    36cc:	1c6a      	adds	r2, r5, #1
    36ce:	9202      	str	r2, [sp, #8]

			ind.size = size - PHY_CRC_SIZE;
    36d0:	7822      	ldrb	r2, [r4, #0]
    36d2:	1e91      	subs	r1, r2, #2
    36d4:	7101      	strb	r1, [r0, #4]
			ind.lqi  = phyRxBuffer[size + 1];
    36d6:	18ad      	adds	r5, r5, r2
    36d8:	786a      	ldrb	r2, [r5, #1]
    36da:	7142      	strb	r2, [r0, #5]
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
    36dc:	3f5b      	subs	r7, #91	; 0x5b
    36de:	7187      	strb	r7, [r0, #6]
			PHY_DataInd(&ind);
    36e0:	4b16      	ldr	r3, [pc, #88]	; (373c <PHY_TaskHandler+0xb0>)
    36e2:	4798      	blx	r3
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    36e4:	4d12      	ldr	r5, [pc, #72]	; (3730 <PHY_TaskHandler+0xa4>)

/*************************************************************************//**
*****************************************************************************/
static void phyWaitState(uint8_t state)
{
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    36e6:	241f      	movs	r4, #31
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    36e8:	2001      	movs	r0, #1
    36ea:	47a8      	blx	r5

/*************************************************************************//**
*****************************************************************************/
static void phyWaitState(uint8_t state)
{
	while (state != (phyReadRegister(TRX_STATUS_REG) & TRX_STATUS_MASK)) {
    36ec:	4020      	ands	r0, r4
    36ee:	2816      	cmp	r0, #22
    36f0:	d1fa      	bne.n	36e8 <PHY_TaskHandler+0x5c>
    36f2:	e018      	b.n	3726 <PHY_TaskHandler+0x9a>
			ind.lqi  = phyRxBuffer[size + 1];
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
			PHY_DataInd(&ind);

			phyWaitState(TRX_STATUS_RX_AACK_ON);
		} else if (PHY_STATE_TX_WAIT_END == phyState) {
    36f4:	2b03      	cmp	r3, #3
    36f6:	d116      	bne.n	3726 <PHY_TaskHandler+0x9a>
*****************************************************************************/
static uint8_t phyReadRegister(uint8_t reg)
{
	uint8_t value;

	value = trx_reg_read(reg);
    36f8:	2002      	movs	r0, #2
    36fa:	4b0d      	ldr	r3, [pc, #52]	; (3730 <PHY_TaskHandler+0xa4>)
    36fc:	4798      	blx	r3
			ind.rssi = rssi + PHY_RSSI_BASE_VAL;
			PHY_DataInd(&ind);

			phyWaitState(TRX_STATUS_RX_AACK_ON);
		} else if (PHY_STATE_TX_WAIT_END == phyState) {
			uint8_t status
    36fe:	0944      	lsrs	r4, r0, #5
    3700:	b2e4      	uxtb	r4, r4
				= (phyReadRegister(TRX_STATE_REG) >>
					TRAC_STATUS) & 7;

			if (TRAC_STATUS_SUCCESS == status) {
    3702:	2c00      	cmp	r4, #0
    3704:	d007      	beq.n	3716 <PHY_TaskHandler+0x8a>
				status = PHY_STATUS_SUCCESS;
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
    3706:	2c03      	cmp	r4, #3
    3708:	d004      	beq.n	3714 <PHY_TaskHandler+0x88>
					status) {
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
			} else if (TRAC_STATUS_NO_ACK == status) {
				status = PHY_STATUS_NO_ACK;
    370a:	3c05      	subs	r4, #5
    370c:	1e63      	subs	r3, r4, #1
    370e:	419c      	sbcs	r4, r3
    3710:	3402      	adds	r4, #2
    3712:	e000      	b.n	3716 <PHY_TaskHandler+0x8a>

			if (TRAC_STATUS_SUCCESS == status) {
				status = PHY_STATUS_SUCCESS;
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
					status) {
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    3714:	2401      	movs	r4, #1
				status = PHY_STATUS_NO_ACK;
			} else {
				status = PHY_STATUS_ERROR;
			}

			phySetRxState();
    3716:	4b0a      	ldr	r3, [pc, #40]	; (3740 <PHY_TaskHandler+0xb4>)
    3718:	4798      	blx	r3
			phyState = PHY_STATE_IDLE;
    371a:	2201      	movs	r2, #1
    371c:	4b03      	ldr	r3, [pc, #12]	; (372c <PHY_TaskHandler+0xa0>)
    371e:	701a      	strb	r2, [r3, #0]

			PHY_DataConf(status);
    3720:	1c20      	adds	r0, r4, #0
    3722:	4b08      	ldr	r3, [pc, #32]	; (3744 <PHY_TaskHandler+0xb8>)
    3724:	4798      	blx	r3
		}
	}
}
    3726:	b005      	add	sp, #20
    3728:	bdf0      	pop	{r4, r5, r6, r7, pc}
    372a:	46c0      	nop			; (mov r8, r8)
    372c:	2000078c 	.word	0x2000078c
    3730:	00003e01 	.word	0x00003e01
    3734:	00003ff5 	.word	0x00003ff5
    3738:	2000070c 	.word	0x2000070c
    373c:	00002a49 	.word	0x00002a49
    3740:	000034ed 	.word	0x000034ed
    3744:	00003361 	.word	0x00003361

00003748 <SYS_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_Init(void)
{
    3748:	b508      	push	{r3, lr}
	SYS_TimerInit();
    374a:	4b04      	ldr	r3, [pc, #16]	; (375c <SYS_Init+0x14>)
    374c:	4798      	blx	r3
#if SYS_SECURITY_MODE == 0
	sal_init();
    374e:	4b04      	ldr	r3, [pc, #16]	; (3760 <SYS_Init+0x18>)
    3750:	4798      	blx	r3
#endif
	PHY_Init();
    3752:	4b04      	ldr	r3, [pc, #16]	; (3764 <SYS_Init+0x1c>)
    3754:	4798      	blx	r3
	NWK_Init();
    3756:	4b04      	ldr	r3, [pc, #16]	; (3768 <SYS_Init+0x20>)
    3758:	4798      	blx	r3
}
    375a:	bd08      	pop	{r3, pc}
    375c:	00003819 	.word	0x00003819
    3760:	00003ae9 	.word	0x00003ae9
    3764:	00003519 	.word	0x00003519
    3768:	000022c1 	.word	0x000022c1

0000376c <SYS_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TaskHandler(void)
{
    376c:	b508      	push	{r3, lr}
	PHY_TaskHandler();
    376e:	4b03      	ldr	r3, [pc, #12]	; (377c <SYS_TaskHandler+0x10>)
    3770:	4798      	blx	r3
	NWK_TaskHandler();
    3772:	4b03      	ldr	r3, [pc, #12]	; (3780 <SYS_TaskHandler+0x14>)
    3774:	4798      	blx	r3
	SYS_TimerTaskHandler();
    3776:	4b03      	ldr	r3, [pc, #12]	; (3784 <SYS_TaskHandler+0x18>)
    3778:	4798      	blx	r3
}
    377a:	bd08      	pop	{r3, pc}
    377c:	0000368d 	.word	0x0000368d
    3780:	0000234d 	.word	0x0000234d
    3784:	000038e5 	.word	0x000038e5

00003788 <SYS_EncryptReq>:
#endif

/*************************************************************************//**
*****************************************************************************/
void SYS_EncryptReq(uint32_t *text, uint32_t *key)
{
    3788:	b508      	push	{r3, lr}
#if SYS_SECURITY_MODE == 0
	PHY_EncryptReq((uint8_t *)text, (uint8_t *)key);
    378a:	4b02      	ldr	r3, [pc, #8]	; (3794 <SYS_EncryptReq+0xc>)
    378c:	4798      	blx	r3
	text[2] ^= text[0];
	text[3] ^= text[1];
	xtea(&text[2], key);
#endif

	SYS_EncryptConf();
    378e:	4b02      	ldr	r3, [pc, #8]	; (3798 <SYS_EncryptReq+0x10>)
    3790:	4798      	blx	r3
}
    3792:	bd08      	pop	{r3, pc}
    3794:	00003661 	.word	0x00003661
    3798:	00002eb1 	.word	0x00002eb1

0000379c <placeTimer>:
}

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    379c:	b530      	push	{r4, r5, lr}
	if (timers) {
    379e:	4b15      	ldr	r3, [pc, #84]	; (37f4 <placeTimer+0x58>)
    37a0:	681d      	ldr	r5, [r3, #0]
    37a2:	2d00      	cmp	r5, #0
    37a4:	d01e      	beq.n	37e4 <placeTimer+0x48>
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;
    37a6:	6882      	ldr	r2, [r0, #8]

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
    37a8:	6869      	ldr	r1, [r5, #4]
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    37aa:	1c2c      	adds	r4, r5, #0
			if (timeout < t->timeout) {
    37ac:	428a      	cmp	r2, r1
    37ae:	d20a      	bcs.n	37c6 <placeTimer+0x2a>
    37b0:	e004      	b.n	37bc <placeTimer+0x20>
    37b2:	6859      	ldr	r1, [r3, #4]
    37b4:	4291      	cmp	r1, r2
    37b6:	d803      	bhi.n	37c0 <placeTimer+0x24>
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    37b8:	1c1c      	adds	r4, r3, #0
    37ba:	e004      	b.n	37c6 <placeTimer+0x2a>
    37bc:	1c2b      	adds	r3, r5, #0
/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
    37be:	2400      	movs	r4, #0
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
			if (timeout < t->timeout) {
				t->timeout -= timeout;
    37c0:	1a89      	subs	r1, r1, r2
    37c2:	6059      	str	r1, [r3, #4]
				break;
    37c4:	e003      	b.n	37ce <placeTimer+0x32>
			} else {
				timeout -= t->timeout;
    37c6:	1a52      	subs	r2, r2, r1
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    37c8:	6823      	ldr	r3, [r4, #0]
    37ca:	2b00      	cmp	r3, #0
    37cc:	d1f1      	bne.n	37b2 <placeTimer+0x16>
			}

			prev = t;
		}

		timer->timeout = timeout;
    37ce:	6042      	str	r2, [r0, #4]

		if (prev) {
    37d0:	2c00      	cmp	r4, #0
    37d2:	d003      	beq.n	37dc <placeTimer+0x40>
			timer->next = prev->next;
    37d4:	6823      	ldr	r3, [r4, #0]
    37d6:	6003      	str	r3, [r0, #0]
			prev->next = timer;
    37d8:	6020      	str	r0, [r4, #0]
    37da:	e009      	b.n	37f0 <placeTimer+0x54>
		} else {
			timer->next = timers;
    37dc:	6005      	str	r5, [r0, #0]
			timers = timer;
    37de:	4b05      	ldr	r3, [pc, #20]	; (37f4 <placeTimer+0x58>)
    37e0:	6018      	str	r0, [r3, #0]
    37e2:	e005      	b.n	37f0 <placeTimer+0x54>
		}
	} else {
		timer->next = NULL;
    37e4:	2300      	movs	r3, #0
    37e6:	6003      	str	r3, [r0, #0]
		timer->timeout = timer->interval;
    37e8:	6883      	ldr	r3, [r0, #8]
    37ea:	6043      	str	r3, [r0, #4]
		timers = timer;
    37ec:	4b01      	ldr	r3, [pc, #4]	; (37f4 <placeTimer+0x58>)
    37ee:	6018      	str	r0, [r3, #0]
	}
}
    37f0:	bd30      	pop	{r4, r5, pc}
    37f2:	46c0      	nop			; (mov r8, r8)
    37f4:	20000790 	.word	0x20000790

000037f8 <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    37f8:	b508      	push	{r3, lr}
	SysTimerIrqCount++;
    37fa:	4b04      	ldr	r3, [pc, #16]	; (380c <SYS_HwExpiry_Cb+0x14>)
    37fc:	781a      	ldrb	r2, [r3, #0]
    37fe:	3201      	adds	r2, #1
    3800:	b2d2      	uxtb	r2, r2
    3802:	701a      	strb	r2, [r3, #0]
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    3804:	4802      	ldr	r0, [pc, #8]	; (3810 <SYS_HwExpiry_Cb+0x18>)
    3806:	4b03      	ldr	r3, [pc, #12]	; (3814 <SYS_HwExpiry_Cb+0x1c>)
    3808:	4798      	blx	r3
}
    380a:	bd08      	pop	{r3, pc}
    380c:	200009ec 	.word	0x200009ec
    3810:	00002710 	.word	0x00002710
    3814:	000049c5 	.word	0x000049c5

00003818 <SYS_TimerInit>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerInit(void)
{
    3818:	b510      	push	{r4, lr}
	SysTimerIrqCount = 0;
    381a:	2400      	movs	r4, #0
    381c:	4b06      	ldr	r3, [pc, #24]	; (3838 <SYS_TimerInit+0x20>)
    381e:	701c      	strb	r4, [r3, #0]
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    3820:	4806      	ldr	r0, [pc, #24]	; (383c <SYS_TimerInit+0x24>)
    3822:	4b07      	ldr	r3, [pc, #28]	; (3840 <SYS_TimerInit+0x28>)
    3824:	4798      	blx	r3
	common_tc_init();
    3826:	4b07      	ldr	r3, [pc, #28]	; (3844 <SYS_TimerInit+0x2c>)
    3828:	4798      	blx	r3
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    382a:	4807      	ldr	r0, [pc, #28]	; (3848 <SYS_TimerInit+0x30>)
    382c:	4b07      	ldr	r3, [pc, #28]	; (384c <SYS_TimerInit+0x34>)
    382e:	4798      	blx	r3
	timers = NULL;
    3830:	4b07      	ldr	r3, [pc, #28]	; (3850 <SYS_TimerInit+0x38>)
    3832:	601c      	str	r4, [r3, #0]
}
    3834:	bd10      	pop	{r4, pc}
    3836:	46c0      	nop			; (mov r8, r8)
    3838:	200009ec 	.word	0x200009ec
    383c:	000037f9 	.word	0x000037f9
    3840:	00004ab5 	.word	0x00004ab5
    3844:	00004a31 	.word	0x00004a31
    3848:	00002710 	.word	0x00002710
    384c:	000049c5 	.word	0x000049c5
    3850:	20000790 	.word	0x20000790

00003854 <SYS_TimerStop>:
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    3854:	4b10      	ldr	r3, [pc, #64]	; (3898 <SYS_TimerStop+0x44>)
    3856:	681a      	ldr	r2, [r3, #0]
    3858:	2a00      	cmp	r2, #0
    385a:	d01b      	beq.n	3894 <SYS_TimerStop+0x40>
		if (t == timer) {
    385c:	4282      	cmp	r2, r0
    385e:	d116      	bne.n	388e <SYS_TimerStop+0x3a>
    3860:	e009      	b.n	3876 <SYS_TimerStop+0x22>
    3862:	4298      	cmp	r0, r3
    3864:	d001      	beq.n	386a <SYS_TimerStop+0x16>
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    3866:	1c1a      	adds	r2, r3, #0
    3868:	e011      	b.n	388e <SYS_TimerStop+0x3a>
		if (t == timer) {
			if (prev) {
    386a:	2a00      	cmp	r2, #0
    386c:	d002      	beq.n	3874 <SYS_TimerStop+0x20>
				prev->next = t->next;
    386e:	6819      	ldr	r1, [r3, #0]
    3870:	6011      	str	r1, [r2, #0]
    3872:	e004      	b.n	387e <SYS_TimerStop+0x2a>
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    3874:	1c1a      	adds	r2, r3, #0
		if (t == timer) {
			if (prev) {
				prev->next = t->next;
			} else {
				timers = t->next;
    3876:	4b08      	ldr	r3, [pc, #32]	; (3898 <SYS_TimerStop+0x44>)
    3878:	6811      	ldr	r1, [r2, #0]
    387a:	6019      	str	r1, [r3, #0]
    387c:	1c13      	adds	r3, r2, #0
			}

			if (t->next) {
    387e:	681b      	ldr	r3, [r3, #0]
    3880:	2b00      	cmp	r3, #0
    3882:	d007      	beq.n	3894 <SYS_TimerStop+0x40>
				t->next->timeout += timer->timeout;
    3884:	6842      	ldr	r2, [r0, #4]
    3886:	6859      	ldr	r1, [r3, #4]
    3888:	188a      	adds	r2, r1, r2
    388a:	605a      	str	r2, [r3, #4]
    388c:	e002      	b.n	3894 <SYS_TimerStop+0x40>
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    388e:	6813      	ldr	r3, [r2, #0]
    3890:	2b00      	cmp	r3, #0
    3892:	d1e6      	bne.n	3862 <SYS_TimerStop+0xe>
			break;
		}

		prev = t;
	}
}
    3894:	4770      	bx	lr
    3896:	46c0      	nop			; (mov r8, r8)
    3898:	20000790 	.word	0x20000790

0000389c <SYS_TimerStarted>:

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    389c:	4b09      	ldr	r3, [pc, #36]	; (38c4 <SYS_TimerStarted+0x28>)
    389e:	681b      	ldr	r3, [r3, #0]
    38a0:	2b00      	cmp	r3, #0
    38a2:	d009      	beq.n	38b8 <SYS_TimerStarted+0x1c>
		if (t == timer) {
    38a4:	4283      	cmp	r3, r0
    38a6:	d102      	bne.n	38ae <SYS_TimerStarted+0x12>
    38a8:	e008      	b.n	38bc <SYS_TimerStarted+0x20>
    38aa:	4298      	cmp	r0, r3
    38ac:	d008      	beq.n	38c0 <SYS_TimerStarted+0x24>

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    38ae:	681b      	ldr	r3, [r3, #0]
    38b0:	2b00      	cmp	r3, #0
    38b2:	d1fa      	bne.n	38aa <SYS_TimerStarted+0xe>
		if (t == timer) {
			return true;
		}
	}
	return false;
    38b4:	2000      	movs	r0, #0
    38b6:	e004      	b.n	38c2 <SYS_TimerStarted+0x26>
    38b8:	2000      	movs	r0, #0
    38ba:	e002      	b.n	38c2 <SYS_TimerStarted+0x26>
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
		if (t == timer) {
			return true;
    38bc:	2001      	movs	r0, #1
    38be:	e000      	b.n	38c2 <SYS_TimerStarted+0x26>
    38c0:	2001      	movs	r0, #1
		}
	}
	return false;
}
    38c2:	4770      	bx	lr
    38c4:	20000790 	.word	0x20000790

000038c8 <SYS_TimerStart>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerStart(SYS_Timer_t *timer)
{
    38c8:	b510      	push	{r4, lr}
    38ca:	1c04      	adds	r4, r0, #0
	if (!SYS_TimerStarted(timer)) {
    38cc:	4b03      	ldr	r3, [pc, #12]	; (38dc <SYS_TimerStart+0x14>)
    38ce:	4798      	blx	r3
    38d0:	2800      	cmp	r0, #0
    38d2:	d102      	bne.n	38da <SYS_TimerStart+0x12>
		placeTimer(timer);
    38d4:	1c20      	adds	r0, r4, #0
    38d6:	4b02      	ldr	r3, [pc, #8]	; (38e0 <SYS_TimerStart+0x18>)
    38d8:	4798      	blx	r3
	}
}
    38da:	bd10      	pop	{r4, pc}
    38dc:	0000389d 	.word	0x0000389d
    38e0:	0000379d 	.word	0x0000379d

000038e4 <SYS_TimerTaskHandler>:
}

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerTaskHandler(void)
{
    38e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t elapsed;
	uint8_t cnt;
	irqflags_t flags;

	if (0 == SysTimerIrqCount) {
    38e6:	4b1a      	ldr	r3, [pc, #104]	; (3950 <SYS_TimerTaskHandler+0x6c>)
    38e8:	781b      	ldrb	r3, [r3, #0]
    38ea:	2b00      	cmp	r3, #0
    38ec:	d02f      	beq.n	394e <SYS_TimerTaskHandler+0x6a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    38ee:	f3ef 8010 	mrs	r0, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    38f2:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    38f4:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    38f8:	2100      	movs	r1, #0
    38fa:	4b16      	ldr	r3, [pc, #88]	; (3954 <SYS_TimerTaskHandler+0x70>)
    38fc:	7019      	strb	r1, [r3, #0]
		return;
	}

	/* Enter a critical section */
	flags = cpu_irq_save();
	cnt = SysTimerIrqCount;
    38fe:	4a14      	ldr	r2, [pc, #80]	; (3950 <SYS_TimerTaskHandler+0x6c>)
    3900:	7813      	ldrb	r3, [r2, #0]
    3902:	b2db      	uxtb	r3, r3
	SysTimerIrqCount = 0;
    3904:	7011      	strb	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    3906:	2800      	cmp	r0, #0
    3908:	d105      	bne.n	3916 <SYS_TimerTaskHandler+0x32>
		cpu_irq_enable();
    390a:	2101      	movs	r1, #1
    390c:	4a11      	ldr	r2, [pc, #68]	; (3954 <SYS_TimerTaskHandler+0x70>)
    390e:	7011      	strb	r1, [r2, #0]
    3910:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    3914:	b662      	cpsie	i
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;
    3916:	009d      	lsls	r5, r3, #2
    3918:	18ed      	adds	r5, r5, r3
    391a:	006d      	lsls	r5, r5, #1

	while (timers && (timers->timeout <= elapsed)) {
    391c:	4e0e      	ldr	r6, [pc, #56]	; (3958 <SYS_TimerTaskHandler+0x74>)
		SYS_Timer_t *timer = timers;

		elapsed -= timers->timeout;
		timers = timers->next;
    391e:	1c37      	adds	r7, r6, #0
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;

	while (timers && (timers->timeout <= elapsed)) {
    3920:	e00d      	b.n	393e <SYS_TimerTaskHandler+0x5a>
		SYS_Timer_t *timer = timers;

		elapsed -= timers->timeout;
    3922:	1aed      	subs	r5, r5, r3
		timers = timers->next;
    3924:	6823      	ldr	r3, [r4, #0]
    3926:	603b      	str	r3, [r7, #0]
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    3928:	7b23      	ldrb	r3, [r4, #12]
    392a:	2b01      	cmp	r3, #1
    392c:	d102      	bne.n	3934 <SYS_TimerTaskHandler+0x50>
			placeTimer(timer);
    392e:	1c20      	adds	r0, r4, #0
    3930:	4b0a      	ldr	r3, [pc, #40]	; (395c <SYS_TimerTaskHandler+0x78>)
    3932:	4798      	blx	r3
		}
		if(timer->handler)
    3934:	6923      	ldr	r3, [r4, #16]
    3936:	2b00      	cmp	r3, #0
    3938:	d001      	beq.n	393e <SYS_TimerTaskHandler+0x5a>
		{
			timer->handler(timer);
    393a:	1c20      	adds	r0, r4, #0
    393c:	4798      	blx	r3
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;

	while (timers && (timers->timeout <= elapsed)) {
    393e:	6834      	ldr	r4, [r6, #0]
    3940:	2c00      	cmp	r4, #0
    3942:	d004      	beq.n	394e <SYS_TimerTaskHandler+0x6a>
    3944:	6863      	ldr	r3, [r4, #4]
    3946:	429d      	cmp	r5, r3
    3948:	d2eb      	bcs.n	3922 <SYS_TimerTaskHandler+0x3e>
		}
		
	}

	if (timers) {
		timers->timeout -= elapsed;
    394a:	1b5d      	subs	r5, r3, r5
    394c:	6065      	str	r5, [r4, #4]
	}
}
    394e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3950:	200009ec 	.word	0x200009ec
    3954:	20000008 	.word	0x20000008
    3958:	20000790 	.word	0x20000790
    395c:	0000379d 	.word	0x0000379d

00003960 <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    3960:	b508      	push	{r3, lr}
	tmr_cca_callback();
    3962:	4b01      	ldr	r3, [pc, #4]	; (3968 <tc_cca_callback+0x8>)
    3964:	4798      	blx	r3
}
    3966:	bd08      	pop	{r3, pc}
    3968:	00004a99 	.word	0x00004a99

0000396c <tc_ovf_callback>:
{
	cpu_irq_restore((uint32_t)flags);
}

static void tc_ovf_callback(struct tc_module *const module_instance)
{
    396c:	b508      	push	{r3, lr}
	tmr_ovf_callback();
    396e:	4b01      	ldr	r3, [pc, #4]	; (3974 <tc_ovf_callback+0x8>)
    3970:	4798      	blx	r3
}
    3972:	bd08      	pop	{r3, pc}
    3974:	00004a51 	.word	0x00004a51

00003978 <tmr_read_count>:
#endif

/*! \brief  read the actual timer count from register
 */
uint16_t tmr_read_count(void)
{
    3978:	b508      	push	{r3, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    397a:	4802      	ldr	r0, [pc, #8]	; (3984 <tmr_read_count+0xc>)
    397c:	4b02      	ldr	r3, [pc, #8]	; (3988 <tmr_read_count+0x10>)
    397e:	4798      	blx	r3
    3980:	b280      	uxth	r0, r0
}
    3982:	bd08      	pop	{r3, pc}
    3984:	20000a24 	.word	0x20000a24
    3988:	00001ee1 	.word	0x00001ee1

0000398c <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    398c:	4b03      	ldr	r3, [pc, #12]	; (399c <tmr_disable_cc_interrupt+0x10>)
    398e:	2210      	movs	r2, #16
    3990:	6819      	ldr	r1, [r3, #0]
    3992:	730a      	strb	r2, [r1, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    3994:	7e59      	ldrb	r1, [r3, #25]
    3996:	4391      	bics	r1, r2
    3998:	7659      	strb	r1, [r3, #25]
/*! \brief  to disable compare interrupt
 */
void tmr_disable_cc_interrupt(void)
{
	tc_disable_callback(&module_inst, TC_CALLBACK_CC_CHANNEL0);
}
    399a:	4770      	bx	lr
    399c:	20000a24 	.word	0x20000a24

000039a0 <tmr_enable_cc_interrupt>:

/*! \brief  to enable compare interrupt
 */
void tmr_enable_cc_interrupt(void)
{
    39a0:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    39a2:	4c0a      	ldr	r4, [pc, #40]	; (39cc <tmr_enable_cc_interrupt+0x2c>)
    39a4:	6820      	ldr	r0, [r4, #0]
    39a6:	4b0a      	ldr	r3, [pc, #40]	; (39d0 <tmr_enable_cc_interrupt+0x30>)
    39a8:	4798      	blx	r3
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    39aa:	4b0a      	ldr	r3, [pc, #40]	; (39d4 <tmr_enable_cc_interrupt+0x34>)
    39ac:	5c1b      	ldrb	r3, [r3, r0]
    39ae:	221f      	movs	r2, #31
    39b0:	401a      	ands	r2, r3
    39b2:	2301      	movs	r3, #1
    39b4:	4093      	lsls	r3, r2
    39b6:	1c1a      	adds	r2, r3, #0
    39b8:	4b07      	ldr	r3, [pc, #28]	; (39d8 <tmr_enable_cc_interrupt+0x38>)
    39ba:	601a      	str	r2, [r3, #0]
	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));

	/* Enable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    39bc:	7e62      	ldrb	r2, [r4, #25]
    39be:	2310      	movs	r3, #16
    39c0:	4313      	orrs	r3, r2
    39c2:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    39c4:	6823      	ldr	r3, [r4, #0]
    39c6:	2210      	movs	r2, #16
    39c8:	735a      	strb	r2, [r3, #13]
	tc_enable_callback(&module_inst, TC_CALLBACK_CC_CHANNEL0);
}
    39ca:	bd10      	pop	{r4, pc}
    39cc:	20000a24 	.word	0x20000a24
    39d0:	00001c35 	.word	0x00001c35
    39d4:	00005410 	.word	0x00005410
    39d8:	e000e100 	.word	0xe000e100

000039dc <tmr_write_cmpreg>:
}

/*! \brief  to load compare value in channel compare register
 */
void tmr_write_cmpreg(uint16_t compare_value)
{
    39dc:	b508      	push	{r3, lr}
    39de:	1c02      	adds	r2, r0, #0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    39e0:	4802      	ldr	r0, [pc, #8]	; (39ec <tmr_write_cmpreg+0x10>)
    39e2:	2100      	movs	r1, #0
    39e4:	4b02      	ldr	r3, [pc, #8]	; (39f0 <tmr_write_cmpreg+0x14>)
    39e6:	4798      	blx	r3
			(uint32_t)compare_value);
}
    39e8:	bd08      	pop	{r3, pc}
    39ea:	46c0      	nop			; (mov r8, r8)
    39ec:	20000a24 	.word	0x20000a24
    39f0:	00001f11 	.word	0x00001f11

000039f4 <tmr_init>:
}

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    39f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    39f6:	464f      	mov	r7, r9
    39f8:	4646      	mov	r6, r8
    39fa:	b4c0      	push	{r6, r7}
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    39fc:	4a2d      	ldr	r2, [pc, #180]	; (3ab4 <tmr_init+0xc0>)
    39fe:	2300      	movs	r3, #0
    3a00:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    3a02:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    3a04:	2100      	movs	r1, #0
    3a06:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    3a08:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    3a0a:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    3a0c:	7051      	strb	r1, [r2, #1]
#if (SAML21)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    3a0e:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    3a10:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    3a12:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    3a14:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    3a16:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    3a18:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    3a1a:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    3a1c:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    3a1e:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    3a20:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    3a22:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    3a24:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    3a26:	8593      	strh	r3, [r2, #44]	; 0x2c
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}

	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    3a28:	2301      	movs	r3, #1
    3a2a:	425b      	negs	r3, r3
    3a2c:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    3a2e:	4c22      	ldr	r4, [pc, #136]	; (3ab8 <tmr_init+0xc4>)
    3a30:	1c20      	adds	r0, r4, #0
    3a32:	4922      	ldr	r1, [pc, #136]	; (3abc <tmr_init+0xc8>)
    3a34:	4b22      	ldr	r3, [pc, #136]	; (3ac0 <tmr_init+0xcc>)
    3a36:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    3a38:	1c20      	adds	r0, r4, #0
    3a3a:	4922      	ldr	r1, [pc, #136]	; (3ac4 <tmr_init+0xd0>)
    3a3c:	2200      	movs	r2, #0
    3a3e:	4d22      	ldr	r5, [pc, #136]	; (3ac8 <tmr_init+0xd4>)
    3a40:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    3a42:	1c20      	adds	r0, r4, #0
    3a44:	4921      	ldr	r1, [pc, #132]	; (3acc <tmr_init+0xd8>)
    3a46:	2202      	movs	r2, #2
    3a48:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    3a4a:	6820      	ldr	r0, [r4, #0]
    3a4c:	4a20      	ldr	r2, [pc, #128]	; (3ad0 <tmr_init+0xdc>)
    3a4e:	4691      	mov	r9, r2
    3a50:	4790      	blx	r2
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    3a52:	4b20      	ldr	r3, [pc, #128]	; (3ad4 <tmr_init+0xe0>)
    3a54:	4698      	mov	r8, r3
    3a56:	5c1b      	ldrb	r3, [r3, r0]
    3a58:	271f      	movs	r7, #31
    3a5a:	403b      	ands	r3, r7
    3a5c:	2501      	movs	r5, #1
    3a5e:	1c2a      	adds	r2, r5, #0
    3a60:	409a      	lsls	r2, r3
    3a62:	4e1d      	ldr	r6, [pc, #116]	; (3ad8 <tmr_init+0xe4>)
    3a64:	6032      	str	r2, [r6, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    3a66:	7e62      	ldrb	r2, [r4, #25]
    3a68:	2301      	movs	r3, #1
    3a6a:	4313      	orrs	r3, r2
    3a6c:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    3a6e:	6820      	ldr	r0, [r4, #0]
    3a70:	7345      	strb	r5, [r0, #13]
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    3a72:	47c8      	blx	r9
    3a74:	4642      	mov	r2, r8
    3a76:	5c13      	ldrb	r3, [r2, r0]
    3a78:	401f      	ands	r7, r3
    3a7a:	40bd      	lsls	r5, r7
    3a7c:	6035      	str	r5, [r6, #0]

	/* Enable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    3a7e:	7e62      	ldrb	r2, [r4, #25]
    3a80:	2310      	movs	r3, #16
    3a82:	4313      	orrs	r3, r2
    3a84:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    3a86:	6822      	ldr	r2, [r4, #0]
    3a88:	2310      	movs	r3, #16
    3a8a:	7353      	strb	r3, [r2, #13]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    3a8c:	217f      	movs	r1, #127	; 0x7f
    3a8e:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    3a90:	438b      	bics	r3, r1
    3a92:	d1fc      	bne.n	3a8e <tmr_init+0x9a>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    3a94:	8811      	ldrh	r1, [r2, #0]
    3a96:	2302      	movs	r3, #2
    3a98:	430b      	orrs	r3, r1
    3a9a:	8013      	strh	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
    3a9c:	2000      	movs	r0, #0
    3a9e:	4b0f      	ldr	r3, [pc, #60]	; (3adc <tmr_init+0xe8>)
    3aa0:	4798      	blx	r3
    3aa2:	490f      	ldr	r1, [pc, #60]	; (3ae0 <tmr_init+0xec>)
    3aa4:	4b0f      	ldr	r3, [pc, #60]	; (3ae4 <tmr_init+0xf0>)
    3aa6:	4798      	blx	r3
	#endif
	return timer_multiplier;
    3aa8:	b2c0      	uxtb	r0, r0
}
    3aaa:	bc0c      	pop	{r2, r3}
    3aac:	4690      	mov	r8, r2
    3aae:	4699      	mov	r9, r3
    3ab0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3ab2:	46c0      	nop			; (mov r8, r8)
    3ab4:	200009f0 	.word	0x200009f0
    3ab8:	20000a24 	.word	0x20000a24
    3abc:	42002c00 	.word	0x42002c00
    3ac0:	00001c6d 	.word	0x00001c6d
    3ac4:	0000396d 	.word	0x0000396d
    3ac8:	00001b75 	.word	0x00001b75
    3acc:	00003961 	.word	0x00003961
    3ad0:	00001c35 	.word	0x00001c35
    3ad4:	00005410 	.word	0x00005410
    3ad8:	e000e100 	.word	0xe000e100
    3adc:	0000192d 	.word	0x0000192d
    3ae0:	000f4240 	.word	0x000f4240
    3ae4:	00004ac1 	.word	0x00004ac1

00003ae8 <sal_init>:
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
}
    3ae8:	4770      	bx	lr
    3aea:	46c0      	nop			; (mov r8, r8)

00003aec <sal_aes_wrrd>:
 * @param[in]  idata  AES block to be en/decrypted
 * @param[out] odata  Result of previous operation
 *                    (odata may be NULL or equal to idata)
 */
void sal_aes_wrrd(uint8_t *idata, uint8_t *odata)
{
    3aec:	b538      	push	{r3, r4, r5, lr}
    3aee:	1c03      	adds	r3, r0, #0
    3af0:	1c0d      	adds	r5, r1, #0
	 * Write data and start the operation.
	 * AES_MODE in aes_buf[0] and aes_buf[AES_BLOCKSIZE+1] as well as
	 * AES_REQUEST in aes_buf[AES_BLOCKSIZE+1]
	 * were set before in sal_aes_setup()
	 */
	memcpy(aes_buf + 1, idata, AES_BLOCKSIZE);
    3af2:	4c14      	ldr	r4, [pc, #80]	; (3b44 <sal_aes_wrrd+0x58>)
    3af4:	1c60      	adds	r0, r4, #1
    3af6:	1c19      	adds	r1, r3, #0
    3af8:	2210      	movs	r2, #16
    3afa:	4b13      	ldr	r3, [pc, #76]	; (3b48 <sal_aes_wrrd+0x5c>)
    3afc:	4798      	blx	r3

	/* trx_aes_wrrd() overwrites aes_buf, the last byte must be saved.
	**/
	save_cmd = aes_buf[AES_BLOCKSIZE + 1];
    3afe:	7c64      	ldrb	r4, [r4, #17]

	if (setup_flag) {
    3b00:	4b12      	ldr	r3, [pc, #72]	; (3b4c <sal_aes_wrrd+0x60>)
    3b02:	781b      	ldrb	r3, [r3, #0]
    3b04:	2b00      	cmp	r3, #0
    3b06:	d008      	beq.n	3b1a <sal_aes_wrrd+0x2e>
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    3b08:	2083      	movs	r0, #131	; 0x83
    3b0a:	490e      	ldr	r1, [pc, #56]	; (3b44 <sal_aes_wrrd+0x58>)
    3b0c:	2212      	movs	r2, #18
    3b0e:	4b10      	ldr	r3, [pc, #64]	; (3b50 <sal_aes_wrrd+0x64>)
    3b10:	4798      	blx	r3
				AES_BLOCKSIZE + 2);

		setup_flag = false;
    3b12:	2200      	movs	r2, #0
    3b14:	4b0d      	ldr	r3, [pc, #52]	; (3b4c <sal_aes_wrrd+0x60>)
    3b16:	701a      	strb	r2, [r3, #0]
    3b18:	e005      	b.n	3b26 <sal_aes_wrrd+0x3a>
	} else {
		trx_aes_wrrd((AES_BASE_ADDR + RG_AES_STATE_KEY_0),
    3b1a:	2084      	movs	r0, #132	; 0x84
    3b1c:	4909      	ldr	r1, [pc, #36]	; (3b44 <sal_aes_wrrd+0x58>)
    3b1e:	3101      	adds	r1, #1
    3b20:	2211      	movs	r2, #17
    3b22:	4b0b      	ldr	r3, [pc, #44]	; (3b50 <sal_aes_wrrd+0x64>)
    3b24:	4798      	blx	r3
				aes_buf + 1, AES_BLOCKSIZE + 1);
	}

	/* Restore the result. */
	if (odata != NULL) {
    3b26:	2d00      	cmp	r5, #0
    3b28:	d005      	beq.n	3b36 <sal_aes_wrrd+0x4a>
		memcpy(odata, aes_buf + 1, AES_BLOCKSIZE);
    3b2a:	1c28      	adds	r0, r5, #0
    3b2c:	4905      	ldr	r1, [pc, #20]	; (3b44 <sal_aes_wrrd+0x58>)
    3b2e:	3101      	adds	r1, #1
    3b30:	2210      	movs	r2, #16
    3b32:	4b05      	ldr	r3, [pc, #20]	; (3b48 <sal_aes_wrrd+0x5c>)
    3b34:	4798      	blx	r3
	}

	aes_buf[AES_BLOCKSIZE + 1] = save_cmd;
    3b36:	4b03      	ldr	r3, [pc, #12]	; (3b44 <sal_aes_wrrd+0x58>)
    3b38:	745c      	strb	r4, [r3, #17]

	/* Wait for the operation to finish for 24 us. */
	delay_us(24);
    3b3a:	2018      	movs	r0, #24
    3b3c:	4b05      	ldr	r3, [pc, #20]	; (3b54 <sal_aes_wrrd+0x68>)
    3b3e:	4798      	blx	r3
}
    3b40:	bd38      	pop	{r3, r4, r5, pc}
    3b42:	46c0      	nop			; (mov r8, r8)
    3b44:	200007b8 	.word	0x200007b8
    3b48:	00004bf1 	.word	0x00004bf1
    3b4c:	200007cc 	.word	0x200007cc
    3b50:	0000456d 	.word	0x0000456d
    3b54:	00000151 	.word	0x00000151

00003b58 <sal_aes_setup>:
 * @return  False if some parameter was illegal, true else
 */
bool sal_aes_setup(uint8_t *key,
		uint8_t enc_mode,
		uint8_t dir)
{
    3b58:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b5a:	4647      	mov	r7, r8
    3b5c:	b480      	push	{r7}
    3b5e:	b084      	sub	sp, #16
    3b60:	1c05      	adds	r5, r0, #0
    3b62:	1c0f      	adds	r7, r1, #0
    3b64:	1c14      	adds	r4, r2, #0
	if (key != NULL) {
    3b66:	2800      	cmp	r0, #0
    3b68:	d017      	beq.n	3b9a <sal_aes_setup+0x42>
		/* Setup key. */
		dec_initialized = false;
    3b6a:	2200      	movs	r2, #0
    3b6c:	4b3e      	ldr	r3, [pc, #248]	; (3c68 <sal_aes_setup+0x110>)
    3b6e:	701a      	strb	r2, [r3, #0]

		last_dir = AES_DIR_VOID;
    3b70:	2202      	movs	r2, #2
    3b72:	4b3e      	ldr	r3, [pc, #248]	; (3c6c <sal_aes_setup+0x114>)
    3b74:	701a      	strb	r2, [r3, #0]

		/* Save key for later use after decryption or sleep. */
		memcpy(enc_key, key, AES_KEYSIZE);
    3b76:	483e      	ldr	r0, [pc, #248]	; (3c70 <sal_aes_setup+0x118>)
    3b78:	1c29      	adds	r1, r5, #0
    3b7a:	2210      	movs	r2, #16
    3b7c:	4b3d      	ldr	r3, [pc, #244]	; (3c74 <sal_aes_setup+0x11c>)
    3b7e:	4698      	mov	r8, r3
    3b80:	4798      	blx	r3

		/* Set subregister AES_MODE (Bits 4:6 in AES_CON) to 1: KEY
		 * SETUP. */
		aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    3b82:	4e3d      	ldr	r6, [pc, #244]	; (3c78 <sal_aes_setup+0x120>)
    3b84:	2310      	movs	r3, #16
    3b86:	7033      	strb	r3, [r6, #0]

		/* Fill in key. */
		memcpy(aes_buf + 1, key, AES_KEYSIZE);
    3b88:	1c70      	adds	r0, r6, #1
    3b8a:	1c29      	adds	r1, r5, #0
    3b8c:	2210      	movs	r2, #16
    3b8e:	47c0      	blx	r8

		/* Write to SRAM in one step. */
		trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL), aes_buf,
    3b90:	2083      	movs	r0, #131	; 0x83
    3b92:	1c31      	adds	r1, r6, #0
    3b94:	2211      	movs	r2, #17
    3b96:	4b39      	ldr	r3, [pc, #228]	; (3c7c <sal_aes_setup+0x124>)
    3b98:	4798      	blx	r3
				AES_BLOCKSIZE + 1);
	}

	/* Set encryption direction. */
	switch (dir) {
    3b9a:	2c00      	cmp	r4, #0
    3b9c:	d002      	beq.n	3ba4 <sal_aes_setup+0x4c>
    3b9e:	2c01      	cmp	r4, #1
    3ba0:	d012      	beq.n	3bc8 <sal_aes_setup+0x70>
    3ba2:	e05a      	b.n	3c5a <sal_aes_setup+0x102>
	case AES_DIR_ENCRYPT:
		if (last_dir == AES_DIR_DECRYPT) {
    3ba4:	4b31      	ldr	r3, [pc, #196]	; (3c6c <sal_aes_setup+0x114>)
    3ba6:	781b      	ldrb	r3, [r3, #0]
    3ba8:	2b01      	cmp	r3, #1
    3baa:	d13d      	bne.n	3c28 <sal_aes_setup+0xd0>
			/*
			 * If the last operation was decryption, the encryption
			 * key must be stored in enc_key, so re-initialize it.
			 */
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    3bac:	4d32      	ldr	r5, [pc, #200]	; (3c78 <sal_aes_setup+0x120>)
    3bae:	2310      	movs	r3, #16
    3bb0:	702b      	strb	r3, [r5, #0]

			/* Fill in key. */
			memcpy(aes_buf + 1, enc_key, AES_KEYSIZE);
    3bb2:	1c68      	adds	r0, r5, #1
    3bb4:	492e      	ldr	r1, [pc, #184]	; (3c70 <sal_aes_setup+0x118>)
    3bb6:	2210      	movs	r2, #16
    3bb8:	4b2e      	ldr	r3, [pc, #184]	; (3c74 <sal_aes_setup+0x11c>)
    3bba:	4798      	blx	r3

			/* Write to SRAM in one step. */
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    3bbc:	2083      	movs	r0, #131	; 0x83
    3bbe:	1c29      	adds	r1, r5, #0
    3bc0:	2211      	movs	r2, #17
    3bc2:	4b2e      	ldr	r3, [pc, #184]	; (3c7c <sal_aes_setup+0x124>)
    3bc4:	4798      	blx	r3
    3bc6:	e02f      	b.n	3c28 <sal_aes_setup+0xd0>
		}

		break;

	case AES_DIR_DECRYPT:
		if (last_dir != AES_DIR_DECRYPT) {
    3bc8:	4b28      	ldr	r3, [pc, #160]	; (3c6c <sal_aes_setup+0x114>)
    3bca:	781b      	ldrb	r3, [r3, #0]
    3bcc:	2b01      	cmp	r3, #1
    3bce:	d02b      	beq.n	3c28 <sal_aes_setup+0xd0>
			aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    3bd0:	2210      	movs	r2, #16
    3bd2:	4b29      	ldr	r3, [pc, #164]	; (3c78 <sal_aes_setup+0x120>)
    3bd4:	701a      	strb	r2, [r3, #0]

			if (!dec_initialized) {
    3bd6:	4b24      	ldr	r3, [pc, #144]	; (3c68 <sal_aes_setup+0x110>)
    3bd8:	781b      	ldrb	r3, [r3, #0]
    3bda:	2b00      	cmp	r3, #0
    3bdc:	d116      	bne.n	3c0c <sal_aes_setup+0xb4>

				/* Compute decryption key and initialize unit
				 * with it. */

				/* Dummy ECB encryption. */
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_ECB);
    3bde:	4d26      	ldr	r5, [pc, #152]	; (3c78 <sal_aes_setup+0x120>)
    3be0:	702b      	strb	r3, [r5, #0]
				aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(
    3be2:	2380      	movs	r3, #128	; 0x80
    3be4:	746b      	strb	r3, [r5, #17]
						SR_AES_MODE, AES_MODE_ECB) |
						SR_MASK(SR_AES_REQUEST,
						AES_REQUEST);

				setup_flag = true; /* Needed in sal_aes_wrrd().
    3be6:	2201      	movs	r2, #1
    3be8:	4b25      	ldr	r3, [pc, #148]	; (3c80 <sal_aes_setup+0x128>)
    3bea:	701a      	strb	r2, [r3, #0]
				                   **/
				sal_aes_wrrd(dummy, NULL);
    3bec:	4668      	mov	r0, sp
    3bee:	2100      	movs	r1, #0
    3bf0:	4b24      	ldr	r3, [pc, #144]	; (3c84 <sal_aes_setup+0x12c>)
    3bf2:	4798      	blx	r3

				/* Read last round key: */

				/* Set to key mode. */
				aes_buf[0] = SR_MASK(SR_AES_MODE, AES_MODE_KEY);
    3bf4:	2310      	movs	r3, #16
    3bf6:	702b      	strb	r3, [r5, #0]
				trx_sram_write(
    3bf8:	2083      	movs	r0, #131	; 0x83
    3bfa:	1c29      	adds	r1, r5, #0
    3bfc:	2201      	movs	r2, #1
    3bfe:	4b1f      	ldr	r3, [pc, #124]	; (3c7c <sal_aes_setup+0x124>)
    3c00:	4798      	blx	r3
						(AES_BASE_ADDR + RG_AES_CTRL),
						aes_buf, 1);

				/* Read the key. */
				trx_sram_read((AES_BASE_ADDR +
    3c02:	2084      	movs	r0, #132	; 0x84
    3c04:	4920      	ldr	r1, [pc, #128]	; (3c88 <sal_aes_setup+0x130>)
    3c06:	2210      	movs	r2, #16
    3c08:	4b20      	ldr	r3, [pc, #128]	; (3c8c <sal_aes_setup+0x134>)
    3c0a:	4798      	blx	r3
			 * simply re-initialize the unit;
			 * aes_buf[0] is AES_MODE_KEY
			 */

			/* Fill in key. */
			memcpy(aes_buf + 1, dec_key, AES_KEYSIZE);
    3c0c:	4d1a      	ldr	r5, [pc, #104]	; (3c78 <sal_aes_setup+0x120>)
    3c0e:	1c68      	adds	r0, r5, #1
    3c10:	491d      	ldr	r1, [pc, #116]	; (3c88 <sal_aes_setup+0x130>)
    3c12:	2210      	movs	r2, #16
    3c14:	4b17      	ldr	r3, [pc, #92]	; (3c74 <sal_aes_setup+0x11c>)
    3c16:	4798      	blx	r3

			/* Write to SRAM in one step. */
			trx_sram_write((AES_BASE_ADDR + RG_AES_CTRL),
    3c18:	2083      	movs	r0, #131	; 0x83
    3c1a:	1c29      	adds	r1, r5, #0
    3c1c:	2211      	movs	r2, #17
    3c1e:	4b17      	ldr	r3, [pc, #92]	; (3c7c <sal_aes_setup+0x124>)
    3c20:	4798      	blx	r3
					aes_buf, AES_BLOCKSIZE + 1);

			dec_initialized = true;
    3c22:	4b11      	ldr	r3, [pc, #68]	; (3c68 <sal_aes_setup+0x110>)
    3c24:	2201      	movs	r2, #1
    3c26:	701a      	strb	r2, [r3, #0]

	default:
		return false;
	}

	last_dir = dir;
    3c28:	4b10      	ldr	r3, [pc, #64]	; (3c6c <sal_aes_setup+0x114>)
    3c2a:	701c      	strb	r4, [r3, #0]

	/* Set encryption mode. */
	switch (enc_mode) {
    3c2c:	2f00      	cmp	r7, #0
    3c2e:	d002      	beq.n	3c36 <sal_aes_setup+0xde>
				SR_MASK(SR_AES_REQUEST, AES_REQUEST);
	}
	break;

	default:
		return (false);
    3c30:	2000      	movs	r0, #0
	}

	last_dir = dir;

	/* Set encryption mode. */
	switch (enc_mode) {
    3c32:	2f02      	cmp	r7, #2
    3c34:	d113      	bne.n	3c5e <sal_aes_setup+0x106>
	case AES_MODE_ECB:
	case AES_MODE_CBC:
	{
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
				SR_MASK(SR_AES_DIR, dir);
    3c36:	00e4      	lsls	r4, r4, #3
	/* Set encryption mode. */
	switch (enc_mode) {
	case AES_MODE_ECB:
	case AES_MODE_CBC:
	{
		aes_buf[0] = SR_MASK(SR_AES_MODE, enc_mode) |
    3c38:	2308      	movs	r3, #8
    3c3a:	401c      	ands	r4, r3
    3c3c:	013f      	lsls	r7, r7, #4
    3c3e:	2370      	movs	r3, #112	; 0x70
    3c40:	401f      	ands	r7, r3
    3c42:	433c      	orrs	r4, r7
    3c44:	4b0c      	ldr	r3, [pc, #48]	; (3c78 <sal_aes_setup+0x120>)
    3c46:	701c      	strb	r4, [r3, #0]
				SR_MASK(SR_AES_DIR, dir);
		aes_buf[AES_BLOCKSIZE + 1] = SR_MASK(SR_AES_MODE, enc_mode) |
    3c48:	2780      	movs	r7, #128	; 0x80
    3c4a:	427f      	negs	r7, r7
    3c4c:	433c      	orrs	r4, r7
    3c4e:	745c      	strb	r4, [r3, #17]

	default:
		return (false);
	}

	setup_flag = true;
    3c50:	2201      	movs	r2, #1
    3c52:	4b0b      	ldr	r3, [pc, #44]	; (3c80 <sal_aes_setup+0x128>)
    3c54:	701a      	strb	r2, [r3, #0]

	return (true);
    3c56:	2001      	movs	r0, #1
    3c58:	e001      	b.n	3c5e <sal_aes_setup+0x106>
		}

		break;

	default:
		return false;
    3c5a:	2000      	movs	r0, #0
    3c5c:	e7ff      	b.n	3c5e <sal_aes_setup+0x106>
	}

	setup_flag = true;

	return (true);
}
    3c5e:	b004      	add	sp, #16
    3c60:	bc04      	pop	{r2}
    3c62:	4690      	mov	r8, r2
    3c64:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3c66:	46c0      	nop			; (mov r8, r8)
    3c68:	20000794 	.word	0x20000794
    3c6c:	20000009 	.word	0x20000009
    3c70:	200007a8 	.word	0x200007a8
    3c74:	00004bf1 	.word	0x00004bf1
    3c78:	200007b8 	.word	0x200007b8
    3c7c:	00004259 	.word	0x00004259
    3c80:	200007cc 	.word	0x200007cc
    3c84:	00003aed 	.word	0x00003aed
    3c88:	20000798 	.word	0x20000798
    3c8c:	000043d1 	.word	0x000043d1

00003c90 <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    3c90:	b508      	push	{r3, lr}
    3c92:	1c01      	adds	r1, r0, #0
	trx_sram_read((AES_BASE_ADDR + RG_AES_STATE_KEY_0), data,
    3c94:	2084      	movs	r0, #132	; 0x84
    3c96:	2210      	movs	r2, #16
    3c98:	4b01      	ldr	r3, [pc, #4]	; (3ca0 <sal_aes_read+0x10>)
    3c9a:	4798      	blx	r3
			AES_BLOCKSIZE);
}
    3c9c:	bd08      	pop	{r3, pc}
    3c9e:	46c0      	nop			; (mov r8, r8)
    3ca0:	000043d1 	.word	0x000043d1

00003ca4 <AT86RFX_ISR>:
void AT86RFX_ISR(void)
#else
AT86RFX_ISR()
#endif

{
    3ca4:	b508      	push	{r3, lr}
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    3ca6:	2201      	movs	r2, #1
    3ca8:	4b03      	ldr	r3, [pc, #12]	; (3cb8 <AT86RFX_ISR+0x14>)
    3caa:	611a      	str	r2, [r3, #16]
	/*Clearing the RF interrupt*/
	trx_irq_flag_clr();

	/*Calling the interrupt routines*/
	if (irq_hdl_trx) {
    3cac:	4b03      	ldr	r3, [pc, #12]	; (3cbc <AT86RFX_ISR+0x18>)
    3cae:	681b      	ldr	r3, [r3, #0]
    3cb0:	2b00      	cmp	r3, #0
    3cb2:	d000      	beq.n	3cb6 <AT86RFX_ISR+0x12>
		irq_hdl_trx();
    3cb4:	4798      	blx	r3
	}
}
    3cb6:	bd08      	pop	{r3, pc}
    3cb8:	40001800 	.word	0x40001800
    3cbc:	200007d0 	.word	0x200007d0

00003cc0 <trx_spi_init>:

void trx_spi_init(void)
{
    3cc0:	b530      	push	{r4, r5, lr}
    3cc2:	b085      	sub	sp, #20
		struct spi_slave_inst_config *const config)
{
	Assert(config);

	config->ss_pin          = 10;
	config->address_enabled = false;
    3cc4:	4a32      	ldr	r2, [pc, #200]	; (3d90 <trx_spi_init+0xd0>)
    3cc6:	2300      	movs	r3, #0
    3cc8:	7053      	strb	r3, [r2, #1]
	config->address         = 0;
    3cca:	7093      	strb	r3, [r2, #2]
	/* Initialize SPI in master mode to access the transceiver */
#if SAMD || SAMR21
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = AT86RFX_SPI_CS;
    3ccc:	213f      	movs	r1, #63	; 0x3f
    3cce:	7011      	strb	r1, [r2, #0]
		struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    3cd0:	4c30      	ldr	r4, [pc, #192]	; (3d94 <trx_spi_init+0xd4>)
    3cd2:	7021      	strb	r1, [r4, #0]
	slave->address_enabled = config->address_enabled;
    3cd4:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    3cd6:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    3cd8:	2201      	movs	r2, #1
    3cda:	4668      	mov	r0, sp
    3cdc:	7042      	strb	r2, [r0, #1]
	config->powersave  = false;
    3cde:	7083      	strb	r3, [r0, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    3ce0:	7002      	strb	r2, [r0, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    3ce2:	203f      	movs	r0, #63	; 0x3f
    3ce4:	4669      	mov	r1, sp
    3ce6:	4b2c      	ldr	r3, [pc, #176]	; (3d98 <trx_spi_init+0xd8>)
    3ce8:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    3cea:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3cec:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    3cee:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3cf0:	2900      	cmp	r1, #0
    3cf2:	d103      	bne.n	3cfc <trx_spi_init+0x3c>
		return &(ports[port_index]->Group[group_index]);
    3cf4:	095a      	lsrs	r2, r3, #5
    3cf6:	01d2      	lsls	r2, r2, #7
    3cf8:	4928      	ldr	r1, [pc, #160]	; (3d9c <trx_spi_init+0xdc>)
    3cfa:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3cfc:	211f      	movs	r1, #31
    3cfe:	400b      	ands	r3, r1
    3d00:	2101      	movs	r1, #1
    3d02:	1c08      	adds	r0, r1, #0
    3d04:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    3d06:	6190      	str	r0, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    3d08:	4a25      	ldr	r2, [pc, #148]	; (3da0 <trx_spi_init+0xe0>)
    3d0a:	7011      	strb	r1, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    3d0c:	2300      	movs	r3, #0
    3d0e:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    3d10:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    3d12:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
    3d14:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
    3d16:	7491      	strb	r1, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    3d18:	74d1      	strb	r1, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    3d1a:	7513      	strb	r3, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    3d1c:	2124      	movs	r1, #36	; 0x24
    3d1e:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    3d20:	61d3      	str	r3, [r2, #28]
    3d22:	6213      	str	r3, [r2, #32]
	spi_attach_slave(&slave, &slave_dev_config);
	spi_get_config_defaults(&config);
	config.mux_setting = AT86RFX_SPI_SERCOM_MUX_SETTING;
    3d24:	2380      	movs	r3, #128	; 0x80
    3d26:	025b      	lsls	r3, r3, #9
    3d28:	60d3      	str	r3, [r2, #12]
	config.mode_specific.master.baudrate = AT86RFX_SPI_BAUDRATE;
    3d2a:	4b1e      	ldr	r3, [pc, #120]	; (3da4 <trx_spi_init+0xe4>)
    3d2c:	6193      	str	r3, [r2, #24]
	config.pinmux_pad0 = AT86RFX_SPI_SERCOM_PINMUX_PAD0;
    3d2e:	4b1e      	ldr	r3, [pc, #120]	; (3da8 <trx_spi_init+0xe8>)
    3d30:	6293      	str	r3, [r2, #40]	; 0x28
	config.pinmux_pad1 = AT86RFX_SPI_SERCOM_PINMUX_PAD1;
    3d32:	2301      	movs	r3, #1
    3d34:	425b      	negs	r3, r3
    3d36:	62d3      	str	r3, [r2, #44]	; 0x2c
	config.pinmux_pad2 = AT86RFX_SPI_SERCOM_PINMUX_PAD2;
    3d38:	4b1c      	ldr	r3, [pc, #112]	; (3dac <trx_spi_init+0xec>)
    3d3a:	6313      	str	r3, [r2, #48]	; 0x30
	config.pinmux_pad3 = AT86RFX_SPI_SERCOM_PINMUX_PAD3;
    3d3c:	4b1c      	ldr	r3, [pc, #112]	; (3db0 <trx_spi_init+0xf0>)
    3d3e:	6353      	str	r3, [r2, #52]	; 0x34
	spi_init(&master, AT86RFX_SPI, &config);
    3d40:	4c1c      	ldr	r4, [pc, #112]	; (3db4 <trx_spi_init+0xf4>)
    3d42:	1c20      	adds	r0, r4, #0
    3d44:	491c      	ldr	r1, [pc, #112]	; (3db8 <trx_spi_init+0xf8>)
    3d46:	4b1d      	ldr	r3, [pc, #116]	; (3dbc <trx_spi_init+0xfc>)
    3d48:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3d4a:	6822      	ldr	r2, [r4, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    3d4c:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    3d4e:	2b00      	cmp	r3, #0
    3d50:	d1fc      	bne.n	3d4c <trx_spi_init+0x8c>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    3d52:	6813      	ldr	r3, [r2, #0]
    3d54:	2502      	movs	r5, #2
    3d56:	432b      	orrs	r3, r5
    3d58:	6013      	str	r3, [r2, #0]
	spi_enable(&master);
	   
	struct extint_chan_conf eint_chan_conf; 
	extint_chan_get_config_defaults(&eint_chan_conf); 
    3d5a:	ac01      	add	r4, sp, #4
    3d5c:	1c20      	adds	r0, r4, #0
    3d5e:	4b18      	ldr	r3, [pc, #96]	; (3dc0 <trx_spi_init+0x100>)
    3d60:	4798      	blx	r3
	eint_chan_conf.gpio_pin = AT86RFX_IRQ_PIN; 
    3d62:	2320      	movs	r3, #32
    3d64:	9301      	str	r3, [sp, #4]
	eint_chan_conf.gpio_pin_mux = AT86RFX_IRQ_PINMUX; 
    3d66:	2380      	movs	r3, #128	; 0x80
    3d68:	039b      	lsls	r3, r3, #14
    3d6a:	6063      	str	r3, [r4, #4]
	eint_chan_conf.gpio_pin_pull      = EXTINT_PULL_DOWN; 
    3d6c:	7225      	strb	r5, [r4, #8]
	eint_chan_conf.wake_if_sleeping    = true; 
    3d6e:	2301      	movs	r3, #1
    3d70:	7263      	strb	r3, [r4, #9]
	eint_chan_conf.filter_input_signal = false; 
    3d72:	2200      	movs	r2, #0
    3d74:	72a2      	strb	r2, [r4, #10]
	eint_chan_conf.detection_criteria  = EXTINT_DETECT_RISING; 
    3d76:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(AT86RFX_IRQ_CHAN, &eint_chan_conf); 
    3d78:	2000      	movs	r0, #0
    3d7a:	1c21      	adds	r1, r4, #0
    3d7c:	4b11      	ldr	r3, [pc, #68]	; (3dc4 <trx_spi_init+0x104>)
    3d7e:	4798      	blx	r3
	extint_register_callback(AT86RFX_ISR, AT86RFX_IRQ_CHAN, EXTINT_CALLBACK_TYPE_DETECT);
    3d80:	4811      	ldr	r0, [pc, #68]	; (3dc8 <trx_spi_init+0x108>)
    3d82:	2100      	movs	r1, #0
    3d84:	2200      	movs	r2, #0
    3d86:	4b11      	ldr	r3, [pc, #68]	; (3dcc <trx_spi_init+0x10c>)
    3d88:	4798      	blx	r3
	spi_master_setup_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE, SPI_MODE_0,
			AT86RFX_SPI_BAUDRATE, 0);
	spi_enable(AT86RFX_SPI);
	AT86RFX_INTC_INIT();
#endif
}
    3d8a:	b005      	add	sp, #20
    3d8c:	bd30      	pop	{r4, r5, pc}
    3d8e:	46c0      	nop			; (mov r8, r8)
    3d90:	20000a44 	.word	0x20000a44
    3d94:	20000a48 	.word	0x20000a48
    3d98:	000004d9 	.word	0x000004d9
    3d9c:	41004400 	.word	0x41004400
    3da0:	20000a4c 	.word	0x20000a4c
    3da4:	004c4b40 	.word	0x004c4b40
    3da8:	00530005 	.word	0x00530005
    3dac:	003e0005 	.word	0x003e0005
    3db0:	00520005 	.word	0x00520005
    3db4:	20000a84 	.word	0x20000a84
    3db8:	42001800 	.word	0x42001800
    3dbc:	000009b9 	.word	0x000009b9
    3dc0:	0000044d 	.word	0x0000044d
    3dc4:	00000461 	.word	0x00000461
    3dc8:	00003ca5 	.word	0x00003ca5
    3dcc:	000002e9 	.word	0x000002e9

00003dd0 <PhyReset>:

void PhyReset(void)
{
    3dd0:	b570      	push	{r4, r5, r6, lr}
    3dd2:	4b09      	ldr	r3, [pc, #36]	; (3df8 <PhyReset+0x28>)
    3dd4:	1c1c      	adds	r4, r3, #0
    3dd6:	3480      	adds	r4, #128	; 0x80
    3dd8:	2580      	movs	r5, #128	; 0x80
    3dda:	022d      	lsls	r5, r5, #8
    3ddc:	61a5      	str	r5, [r4, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
    3dde:	2280      	movs	r2, #128	; 0x80
    3de0:	0352      	lsls	r2, r2, #13
    3de2:	615a      	str	r2, [r3, #20]
	/* Ensure control lines have correct levels. */
	RST_HIGH();
	SLP_TR_LOW();

	/* Wait typical time of timer TR1. */
	delay_us(330);
    3de4:	20a5      	movs	r0, #165	; 0xa5
    3de6:	0040      	lsls	r0, r0, #1
    3de8:	4e04      	ldr	r6, [pc, #16]	; (3dfc <PhyReset+0x2c>)
    3dea:	47b0      	blx	r6
    3dec:	6165      	str	r5, [r4, #20]

	RST_LOW();
	delay_us(10);
    3dee:	200a      	movs	r0, #10
    3df0:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    3df2:	61a5      	str	r5, [r4, #24]
	RST_HIGH();
}
    3df4:	bd70      	pop	{r4, r5, r6, pc}
    3df6:	46c0      	nop			; (mov r8, r8)
    3df8:	41004400 	.word	0x41004400
    3dfc:	00000151 	.word	0x00000151

00003e00 <trx_reg_read>:

uint8_t trx_reg_read(uint8_t addr)
{
    3e00:	b570      	push	{r4, r5, r6, lr}
    3e02:	1c06      	adds	r6, r0, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3e04:	f3ef 8410 	mrs	r4, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    3e08:	4263      	negs	r3, r4
    3e0a:	415c      	adcs	r4, r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    3e0c:	b672      	cpsid	i
    3e0e:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    3e12:	2200      	movs	r2, #0
    3e14:	4b33      	ldr	r3, [pc, #204]	; (3ee4 <trx_reg_read+0xe4>)
    3e16:	701a      	strb	r2, [r3, #0]
	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;

#if SAMD || SAMR21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    3e18:	4d33      	ldr	r5, [pc, #204]	; (3ee8 <trx_reg_read+0xe8>)
    3e1a:	1c28      	adds	r0, r5, #0
    3e1c:	4933      	ldr	r1, [pc, #204]	; (3eec <trx_reg_read+0xec>)
    3e1e:	2201      	movs	r2, #1
    3e20:	4b33      	ldr	r3, [pc, #204]	; (3ef0 <trx_reg_read+0xf0>)
    3e22:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3e24:	682b      	ldr	r3, [r5, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3e26:	2101      	movs	r1, #1
    3e28:	7e1a      	ldrb	r2, [r3, #24]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    3e2a:	420a      	tst	r2, r1
    3e2c:	d0fc      	beq.n	3e28 <trx_reg_read+0x28>
    3e2e:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    3e30:	07d1      	lsls	r1, r2, #31
    3e32:	d502      	bpl.n	3e3a <trx_reg_read+0x3a>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3e34:	2280      	movs	r2, #128	; 0x80
    3e36:	4316      	orrs	r6, r2
    3e38:	629e      	str	r6, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3e3a:	2102      	movs	r1, #2
    3e3c:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    3e3e:	420a      	tst	r2, r1
    3e40:	d0fc      	beq.n	3e3c <trx_reg_read+0x3c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3e42:	2104      	movs	r1, #4
    3e44:	7e1a      	ldrb	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    3e46:	420a      	tst	r2, r1
    3e48:	d0fc      	beq.n	3e44 <trx_reg_read+0x44>
    3e4a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    3e4c:	0751      	lsls	r1, r2, #29
    3e4e:	d514      	bpl.n	3e7a <trx_reg_read+0x7a>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3e50:	8b5a      	ldrh	r2, [r3, #26]
    3e52:	0751      	lsls	r1, r2, #29
    3e54:	d503      	bpl.n	3e5e <trx_reg_read+0x5e>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    3e56:	8b59      	ldrh	r1, [r3, #26]
    3e58:	2204      	movs	r2, #4
    3e5a:	430a      	orrs	r2, r1
    3e5c:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3e5e:	4a22      	ldr	r2, [pc, #136]	; (3ee8 <trx_reg_read+0xe8>)
    3e60:	7992      	ldrb	r2, [r2, #6]
    3e62:	2a01      	cmp	r2, #1
    3e64:	d105      	bne.n	3e72 <trx_reg_read+0x72>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3e66:	6a99      	ldr	r1, [r3, #40]	; 0x28
    3e68:	05c9      	lsls	r1, r1, #23
    3e6a:	0dc9      	lsrs	r1, r1, #23
    3e6c:	4a21      	ldr	r2, [pc, #132]	; (3ef4 <trx_reg_read+0xf4>)
    3e6e:	8011      	strh	r1, [r2, #0]
    3e70:	e003      	b.n	3e7a <trx_reg_read+0x7a>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3e72:	6a99      	ldr	r1, [r3, #40]	; 0x28
    3e74:	b2c9      	uxtb	r1, r1
    3e76:	4a1f      	ldr	r2, [pc, #124]	; (3ef4 <trx_reg_read+0xf4>)
    3e78:	8011      	strh	r1, [r2, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3e7a:	2101      	movs	r1, #1
    3e7c:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	while (!spi_is_ready_to_write(&master)) {
    3e7e:	420a      	tst	r2, r1
    3e80:	d0fc      	beq.n	3e7c <trx_reg_read+0x7c>
    3e82:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    3e84:	07d1      	lsls	r1, r2, #31
    3e86:	d501      	bpl.n	3e8c <trx_reg_read+0x8c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3e88:	2200      	movs	r2, #0
    3e8a:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3e8c:	2102      	movs	r1, #2
    3e8e:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    3e90:	420a      	tst	r2, r1
    3e92:	d0fc      	beq.n	3e8e <trx_reg_read+0x8e>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3e94:	2104      	movs	r1, #4
    3e96:	7e1a      	ldrb	r2, [r3, #24]
	}
	while (!spi_is_ready_to_read(&master)) {
    3e98:	420a      	tst	r2, r1
    3e9a:	d0fc      	beq.n	3e96 <trx_reg_read+0x96>
    3e9c:	7e1a      	ldrb	r2, [r3, #24]
}

uint8_t trx_reg_read(uint8_t addr)
{
#if SAMD || SAMR21
	uint16_t register_value = 0;
    3e9e:	2500      	movs	r5, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    3ea0:	0751      	lsls	r1, r2, #29
    3ea2:	d510      	bpl.n	3ec6 <trx_reg_read+0xc6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3ea4:	8b5a      	ldrh	r2, [r3, #26]
    3ea6:	0751      	lsls	r1, r2, #29
    3ea8:	d503      	bpl.n	3eb2 <trx_reg_read+0xb2>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    3eaa:	8b59      	ldrh	r1, [r3, #26]
    3eac:	2204      	movs	r2, #4
    3eae:	430a      	orrs	r2, r1
    3eb0:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3eb2:	4a0d      	ldr	r2, [pc, #52]	; (3ee8 <trx_reg_read+0xe8>)
    3eb4:	7992      	ldrb	r2, [r2, #6]
    3eb6:	2a01      	cmp	r2, #1
    3eb8:	d103      	bne.n	3ec2 <trx_reg_read+0xc2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3eba:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    3ebc:	05ed      	lsls	r5, r5, #23
    3ebe:	0ded      	lsrs	r5, r5, #23
    3ec0:	e001      	b.n	3ec6 <trx_reg_read+0xc6>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3ec2:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    3ec4:	b2ed      	uxtb	r5, r5
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &register_value);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    3ec6:	4808      	ldr	r0, [pc, #32]	; (3ee8 <trx_reg_read+0xe8>)
    3ec8:	4908      	ldr	r1, [pc, #32]	; (3eec <trx_reg_read+0xec>)
    3eca:	2200      	movs	r2, #0
    3ecc:	4b08      	ldr	r3, [pc, #32]	; (3ef0 <trx_reg_read+0xf0>)
    3ece:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    3ed0:	2c00      	cmp	r4, #0
    3ed2:	d005      	beq.n	3ee0 <trx_reg_read+0xe0>
		cpu_irq_enable();
    3ed4:	2201      	movs	r2, #1
    3ed6:	4b03      	ldr	r3, [pc, #12]	; (3ee4 <trx_reg_read+0xe4>)
    3ed8:	701a      	strb	r2, [r3, #0]
    3eda:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    3ede:	b662      	cpsie	i
#endif
	/*Restoring the interrupt status which was stored & enabling the global
	 *interrupt */
	LEAVE_TRX_CRITICAL_REGION();

	return register_value;
    3ee0:	b2e8      	uxtb	r0, r5
}
    3ee2:	bd70      	pop	{r4, r5, r6, pc}
    3ee4:	20000008 	.word	0x20000008
    3ee8:	20000a84 	.word	0x20000a84
    3eec:	20000a48 	.word	0x20000a48
    3ef0:	00000c69 	.word	0x00000c69
    3ef4:	20000a40 	.word	0x20000a40

00003ef8 <trx_reg_write>:

void trx_reg_write(uint8_t addr, uint8_t data)
{
    3ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3efa:	1c07      	adds	r7, r0, #0
    3efc:	1c0d      	adds	r5, r1, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    3efe:	f3ef 8410 	mrs	r4, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    3f02:	4263      	negs	r3, r4
    3f04:	415c      	adcs	r4, r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    3f06:	b672      	cpsid	i
    3f08:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    3f0c:	2200      	movs	r2, #0
    3f0e:	4b34      	ldr	r3, [pc, #208]	; (3fe0 <trx_reg_write+0xe8>)
    3f10:	701a      	strb	r2, [r3, #0]
	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;

#if SAMD || SAMR21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    3f12:	4e34      	ldr	r6, [pc, #208]	; (3fe4 <trx_reg_write+0xec>)
    3f14:	1c30      	adds	r0, r6, #0
    3f16:	4934      	ldr	r1, [pc, #208]	; (3fe8 <trx_reg_write+0xf0>)
    3f18:	2201      	movs	r2, #1
    3f1a:	4b34      	ldr	r3, [pc, #208]	; (3fec <trx_reg_write+0xf4>)
    3f1c:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3f1e:	6833      	ldr	r3, [r6, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3f20:	2101      	movs	r1, #1
    3f22:	7e1a      	ldrb	r2, [r3, #24]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    3f24:	420a      	tst	r2, r1
    3f26:	d0fc      	beq.n	3f22 <trx_reg_write+0x2a>
    3f28:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    3f2a:	07d1      	lsls	r1, r2, #31
    3f2c:	d502      	bpl.n	3f34 <trx_reg_write+0x3c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3f2e:	22c0      	movs	r2, #192	; 0xc0
    3f30:	4317      	orrs	r7, r2
    3f32:	629f      	str	r7, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3f34:	2102      	movs	r1, #2
    3f36:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    3f38:	420a      	tst	r2, r1
    3f3a:	d0fc      	beq.n	3f36 <trx_reg_write+0x3e>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3f3c:	2104      	movs	r1, #4
    3f3e:	7e1a      	ldrb	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    3f40:	420a      	tst	r2, r1
    3f42:	d0fc      	beq.n	3f3e <trx_reg_write+0x46>
    3f44:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    3f46:	0751      	lsls	r1, r2, #29
    3f48:	d514      	bpl.n	3f74 <trx_reg_write+0x7c>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3f4a:	8b5a      	ldrh	r2, [r3, #26]
    3f4c:	0751      	lsls	r1, r2, #29
    3f4e:	d503      	bpl.n	3f58 <trx_reg_write+0x60>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    3f50:	8b59      	ldrh	r1, [r3, #26]
    3f52:	2204      	movs	r2, #4
    3f54:	430a      	orrs	r2, r1
    3f56:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3f58:	4a22      	ldr	r2, [pc, #136]	; (3fe4 <trx_reg_write+0xec>)
    3f5a:	7992      	ldrb	r2, [r2, #6]
    3f5c:	2a01      	cmp	r2, #1
    3f5e:	d105      	bne.n	3f6c <trx_reg_write+0x74>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3f60:	6a99      	ldr	r1, [r3, #40]	; 0x28
    3f62:	05c9      	lsls	r1, r1, #23
    3f64:	0dc9      	lsrs	r1, r1, #23
    3f66:	4a22      	ldr	r2, [pc, #136]	; (3ff0 <trx_reg_write+0xf8>)
    3f68:	8011      	strh	r1, [r2, #0]
    3f6a:	e003      	b.n	3f74 <trx_reg_write+0x7c>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3f6c:	6a99      	ldr	r1, [r3, #40]	; 0x28
    3f6e:	b2c9      	uxtb	r1, r1
    3f70:	4a1f      	ldr	r2, [pc, #124]	; (3ff0 <trx_reg_write+0xf8>)
    3f72:	8011      	strh	r1, [r2, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3f74:	2001      	movs	r0, #1
    3f76:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master)) {
    3f78:	4202      	tst	r2, r0
    3f7a:	d0fc      	beq.n	3f76 <trx_reg_write+0x7e>
    3f7c:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    3f7e:	07d1      	lsls	r1, r2, #31
    3f80:	d500      	bpl.n	3f84 <trx_reg_write+0x8c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3f82:	629d      	str	r5, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3f84:	2102      	movs	r1, #2
    3f86:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, data);
	while (!spi_is_write_complete(&master)) {
    3f88:	420a      	tst	r2, r1
    3f8a:	d0fc      	beq.n	3f86 <trx_reg_write+0x8e>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3f8c:	2104      	movs	r1, #4
    3f8e:	7e1a      	ldrb	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    3f90:	420a      	tst	r2, r1
    3f92:	d0fc      	beq.n	3f8e <trx_reg_write+0x96>
    3f94:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    3f96:	0751      	lsls	r1, r2, #29
    3f98:	d514      	bpl.n	3fc4 <trx_reg_write+0xcc>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3f9a:	8b5a      	ldrh	r2, [r3, #26]
    3f9c:	0751      	lsls	r1, r2, #29
    3f9e:	d503      	bpl.n	3fa8 <trx_reg_write+0xb0>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    3fa0:	8b59      	ldrh	r1, [r3, #26]
    3fa2:	2204      	movs	r2, #4
    3fa4:	430a      	orrs	r2, r1
    3fa6:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3fa8:	4a0e      	ldr	r2, [pc, #56]	; (3fe4 <trx_reg_write+0xec>)
    3faa:	7992      	ldrb	r2, [r2, #6]
    3fac:	2a01      	cmp	r2, #1
    3fae:	d105      	bne.n	3fbc <trx_reg_write+0xc4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3fb0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3fb2:	05d2      	lsls	r2, r2, #23
    3fb4:	0dd2      	lsrs	r2, r2, #23
    3fb6:	4b0e      	ldr	r3, [pc, #56]	; (3ff0 <trx_reg_write+0xf8>)
    3fb8:	801a      	strh	r2, [r3, #0]
    3fba:	e003      	b.n	3fc4 <trx_reg_write+0xcc>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3fbc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3fbe:	b2d2      	uxtb	r2, r2
    3fc0:	4b0b      	ldr	r3, [pc, #44]	; (3ff0 <trx_reg_write+0xf8>)
    3fc2:	801a      	strh	r2, [r3, #0]
	}
	spi_read(&master, &dummy_read);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    3fc4:	4807      	ldr	r0, [pc, #28]	; (3fe4 <trx_reg_write+0xec>)
    3fc6:	4908      	ldr	r1, [pc, #32]	; (3fe8 <trx_reg_write+0xf0>)
    3fc8:	2200      	movs	r2, #0
    3fca:	4b08      	ldr	r3, [pc, #32]	; (3fec <trx_reg_write+0xf4>)
    3fcc:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    3fce:	2c00      	cmp	r4, #0
    3fd0:	d005      	beq.n	3fde <trx_reg_write+0xe6>
		cpu_irq_enable();
    3fd2:	2201      	movs	r2, #1
    3fd4:	4b02      	ldr	r3, [pc, #8]	; (3fe0 <trx_reg_write+0xe8>)
    3fd6:	701a      	strb	r2, [r3, #0]
    3fd8:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    3fdc:	b662      	cpsie	i
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	/*Restoring the interrupt status which was stored & enabling the global
	 *interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    3fde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3fe0:	20000008 	.word	0x20000008
    3fe4:	20000a84 	.word	0x20000a84
    3fe8:	20000a48 	.word	0x20000a48
    3fec:	00000c69 	.word	0x00000c69
    3ff0:	20000a40 	.word	0x20000a40

00003ff4 <trx_frame_read>:
	new_value |= current_reg_value;
	trx_reg_write(reg_addr, new_value);
}

void trx_frame_read(uint8_t *data, uint8_t length)
{
    3ff4:	b5f0      	push	{r4, r5, r6, r7, lr}
    3ff6:	465f      	mov	r7, fp
    3ff8:	4656      	mov	r6, sl
    3ffa:	464d      	mov	r5, r9
    3ffc:	4644      	mov	r4, r8
    3ffe:	b4f0      	push	{r4, r5, r6, r7}
    4000:	b083      	sub	sp, #12
    4002:	1c06      	adds	r6, r0, #0
    4004:	1c0c      	adds	r4, r1, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4006:	f3ef 8710 	mrs	r7, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    400a:	4278      	negs	r0, r7
    400c:	4178      	adcs	r0, r7
    400e:	9001      	str	r0, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    4010:	b672      	cpsid	i
    4012:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4016:	2200      	movs	r2, #0
    4018:	4b41      	ldr	r3, [pc, #260]	; (4120 <trx_frame_read+0x12c>)
    401a:	701a      	strb	r2, [r3, #0]
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    401c:	4d41      	ldr	r5, [pc, #260]	; (4124 <trx_frame_read+0x130>)
    401e:	1c28      	adds	r0, r5, #0
    4020:	4941      	ldr	r1, [pc, #260]	; (4128 <trx_frame_read+0x134>)
    4022:	2201      	movs	r2, #1
    4024:	4b41      	ldr	r3, [pc, #260]	; (412c <trx_frame_read+0x138>)
    4026:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4028:	682b      	ldr	r3, [r5, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    402a:	2101      	movs	r1, #1
    402c:	7e1a      	ldrb	r2, [r3, #24]

	temp = TRX_CMD_FR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    402e:	420a      	tst	r2, r1
    4030:	d0fc      	beq.n	402c <trx_frame_read+0x38>
    4032:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4034:	07d1      	lsls	r1, r2, #31
    4036:	d501      	bpl.n	403c <trx_frame_read+0x48>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4038:	2220      	movs	r2, #32
    403a:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    403c:	2102      	movs	r1, #2
    403e:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4040:	420a      	tst	r2, r1
    4042:	d0fc      	beq.n	403e <trx_frame_read+0x4a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4044:	2004      	movs	r0, #4
    4046:	7e1a      	ldrb	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4048:	4202      	tst	r2, r0
    404a:	d0fc      	beq.n	4046 <trx_frame_read+0x52>
    404c:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    404e:	0750      	lsls	r0, r2, #29
    4050:	d50f      	bpl.n	4072 <trx_frame_read+0x7e>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4052:	8b5a      	ldrh	r2, [r3, #26]
    4054:	0751      	lsls	r1, r2, #29
    4056:	d503      	bpl.n	4060 <trx_frame_read+0x6c>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4058:	8b59      	ldrh	r1, [r3, #26]
    405a:	2204      	movs	r2, #4
    405c:	430a      	orrs	r2, r1
    405e:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4060:	4a30      	ldr	r2, [pc, #192]	; (4124 <trx_frame_read+0x130>)
    4062:	7992      	ldrb	r2, [r2, #6]
    4064:	2a01      	cmp	r2, #1
    4066:	d109      	bne.n	407c <trx_frame_read+0x88>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4068:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    406a:	05d2      	lsls	r2, r2, #23
    406c:	0dd2      	lsrs	r2, r2, #23
    406e:	4b30      	ldr	r3, [pc, #192]	; (4130 <trx_frame_read+0x13c>)
    4070:	801a      	strh	r2, [r3, #0]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    4072:	1e63      	subs	r3, r4, #1
    4074:	b2db      	uxtb	r3, r3
    4076:	2c00      	cmp	r4, #0
    4078:	d105      	bne.n	4086 <trx_frame_read+0x92>
    407a:	e03c      	b.n	40f6 <trx_frame_read+0x102>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    407c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    407e:	b2d2      	uxtb	r2, r2
    4080:	4b2b      	ldr	r3, [pc, #172]	; (4130 <trx_frame_read+0x13c>)
    4082:	801a      	strh	r2, [r3, #0]
    4084:	e7f5      	b.n	4072 <trx_frame_read+0x7e>
    4086:	3301      	adds	r3, #1
    4088:	199b      	adds	r3, r3, r6
    408a:	4699      	mov	r9, r3
    408c:	2020      	movs	r0, #32
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    408e:	4a25      	ldr	r2, [pc, #148]	; (4124 <trx_frame_read+0x130>)
    4090:	4690      	mov	r8, r2

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4092:	2401      	movs	r4, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4094:	2300      	movs	r3, #0
    4096:	469a      	mov	sl, r3
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4098:	2502      	movs	r5, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    409a:	2104      	movs	r1, #4
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    409c:	1c17      	adds	r7, r2, #0

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    409e:	2204      	movs	r2, #4
    40a0:	4693      	mov	fp, r2
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    40a2:	4642      	mov	r2, r8
    40a4:	6813      	ldr	r3, [r2, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    40a6:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    40a8:	4222      	tst	r2, r4
    40aa:	d0fc      	beq.n	40a6 <trx_frame_read+0xb2>
    40ac:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    40ae:	4222      	tst	r2, r4
    40b0:	d001      	beq.n	40b6 <trx_frame_read+0xc2>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    40b2:	4652      	mov	r2, sl
    40b4:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    40b6:	7e1a      	ldrb	r2, [r3, #24]
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    40b8:	422a      	tst	r2, r5
    40ba:	d0fc      	beq.n	40b6 <trx_frame_read+0xc2>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    40bc:	7e1a      	ldrb	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    40be:	420a      	tst	r2, r1
    40c0:	d0fc      	beq.n	40bc <trx_frame_read+0xc8>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    40c2:	683b      	ldr	r3, [r7, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    40c4:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    40c6:	420a      	tst	r2, r1
    40c8:	d011      	beq.n	40ee <trx_frame_read+0xfa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    40ca:	8b5a      	ldrh	r2, [r3, #26]
    40cc:	420a      	tst	r2, r1
    40ce:	d004      	beq.n	40da <trx_frame_read+0xe6>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    40d0:	8b5a      	ldrh	r2, [r3, #26]
    40d2:	4658      	mov	r0, fp
    40d4:	4302      	orrs	r2, r0
    40d6:	b292      	uxth	r2, r2
    40d8:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    40da:	4812      	ldr	r0, [pc, #72]	; (4124 <trx_frame_read+0x130>)
    40dc:	7982      	ldrb	r2, [r0, #6]
    40de:	2a01      	cmp	r2, #1
    40e0:	d103      	bne.n	40ea <trx_frame_read+0xf6>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    40e2:	6a98      	ldr	r0, [r3, #40]	; 0x28
    40e4:	05c0      	lsls	r0, r0, #23
    40e6:	0dc0      	lsrs	r0, r0, #23
    40e8:	e001      	b.n	40ee <trx_frame_read+0xfa>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    40ea:	6a98      	ldr	r0, [r3, #40]	; 0x28
    40ec:	b2c0      	uxtb	r0, r0
		}
		spi_read(&master, &temp);
		*data = temp;
    40ee:	7030      	strb	r0, [r6, #0]
		data++;
    40f0:	3601      	adds	r6, #1
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    40f2:	454e      	cmp	r6, r9
    40f4:	d1d5      	bne.n	40a2 <trx_frame_read+0xae>
		*data = temp;
		data++;
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    40f6:	480b      	ldr	r0, [pc, #44]	; (4124 <trx_frame_read+0x130>)
    40f8:	490b      	ldr	r1, [pc, #44]	; (4128 <trx_frame_read+0x134>)
    40fa:	2200      	movs	r2, #0
    40fc:	4b0b      	ldr	r3, [pc, #44]	; (412c <trx_frame_read+0x138>)
    40fe:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    4100:	9901      	ldr	r1, [sp, #4]
    4102:	2900      	cmp	r1, #0
    4104:	d005      	beq.n	4112 <trx_frame_read+0x11e>
		cpu_irq_enable();
    4106:	2201      	movs	r2, #1
    4108:	4b05      	ldr	r3, [pc, #20]	; (4120 <trx_frame_read+0x12c>)
    410a:	701a      	strb	r2, [r3, #0]
    410c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    4110:	b662      	cpsie	i
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	/*Restoring the interrupt status which was stored & enabling the global
	 *interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4112:	b003      	add	sp, #12
    4114:	bc3c      	pop	{r2, r3, r4, r5}
    4116:	4690      	mov	r8, r2
    4118:	4699      	mov	r9, r3
    411a:	46a2      	mov	sl, r4
    411c:	46ab      	mov	fp, r5
    411e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4120:	20000008 	.word	0x20000008
    4124:	20000a84 	.word	0x20000a84
    4128:	20000a48 	.word	0x20000a48
    412c:	00000c69 	.word	0x00000c69
    4130:	20000a40 	.word	0x20000a40

00004134 <trx_frame_write>:

void trx_frame_write(uint8_t *data, uint8_t length)
{
    4134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4136:	464f      	mov	r7, r9
    4138:	4646      	mov	r6, r8
    413a:	b4c0      	push	{r6, r7}
    413c:	1c04      	adds	r4, r0, #0
    413e:	1c0d      	adds	r5, r1, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4140:	f3ef 8610 	mrs	r6, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    4144:	4271      	negs	r1, r6
    4146:	4171      	adcs	r1, r6
    4148:	4689      	mov	r9, r1
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    414a:	b672      	cpsid	i
    414c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4150:	2200      	movs	r2, #0
    4152:	4b3c      	ldr	r3, [pc, #240]	; (4244 <trx_frame_write+0x110>)
    4154:	701a      	strb	r2, [r3, #0]
	 **/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4156:	4f3c      	ldr	r7, [pc, #240]	; (4248 <trx_frame_write+0x114>)
    4158:	1c38      	adds	r0, r7, #0
    415a:	493c      	ldr	r1, [pc, #240]	; (424c <trx_frame_write+0x118>)
    415c:	2201      	movs	r2, #1
    415e:	4b3c      	ldr	r3, [pc, #240]	; (4250 <trx_frame_write+0x11c>)
    4160:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4162:	683b      	ldr	r3, [r7, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4164:	2101      	movs	r1, #1
    4166:	7e1a      	ldrb	r2, [r3, #24]

	temp = TRX_CMD_FW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4168:	420a      	tst	r2, r1
    416a:	d0fc      	beq.n	4166 <trx_frame_write+0x32>
    416c:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    416e:	07d1      	lsls	r1, r2, #31
    4170:	d501      	bpl.n	4176 <trx_frame_write+0x42>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4172:	2260      	movs	r2, #96	; 0x60
    4174:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4176:	2102      	movs	r1, #2
    4178:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    417a:	420a      	tst	r2, r1
    417c:	d0fc      	beq.n	4178 <trx_frame_write+0x44>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    417e:	2104      	movs	r1, #4
    4180:	7e1a      	ldrb	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    4182:	420a      	tst	r2, r1
    4184:	d0fc      	beq.n	4180 <trx_frame_write+0x4c>
    4186:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4188:	0751      	lsls	r1, r2, #29
    418a:	d50f      	bpl.n	41ac <trx_frame_write+0x78>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    418c:	8b5a      	ldrh	r2, [r3, #26]
    418e:	0751      	lsls	r1, r2, #29
    4190:	d503      	bpl.n	419a <trx_frame_write+0x66>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4192:	8b59      	ldrh	r1, [r3, #26]
    4194:	2204      	movs	r2, #4
    4196:	430a      	orrs	r2, r1
    4198:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    419a:	4a2b      	ldr	r2, [pc, #172]	; (4248 <trx_frame_write+0x114>)
    419c:	7992      	ldrb	r2, [r2, #6]
    419e:	2a01      	cmp	r2, #1
    41a0:	d10e      	bne.n	41c0 <trx_frame_write+0x8c>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    41a2:	6a99      	ldr	r1, [r3, #40]	; 0x28
    41a4:	05c9      	lsls	r1, r1, #23
    41a6:	0dc9      	lsrs	r1, r1, #23
    41a8:	4a2a      	ldr	r2, [pc, #168]	; (4254 <trx_frame_write+0x120>)
    41aa:	8011      	strh	r1, [r2, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    41ac:	4a26      	ldr	r2, [pc, #152]	; (4248 <trx_frame_write+0x114>)
    41ae:	7992      	ldrb	r2, [r2, #6]
    41b0:	4690      	mov	r8, r2
    41b2:	1c26      	adds	r6, r4, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    41b4:	2701      	movs	r7, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    41b6:	2002      	movs	r0, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    41b8:	2404      	movs	r4, #4

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    41ba:	2204      	movs	r2, #4
    41bc:	4694      	mov	ip, r2
    41be:	e02b      	b.n	4218 <trx_frame_write+0xe4>

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    41c0:	6a99      	ldr	r1, [r3, #40]	; 0x28
    41c2:	b2c9      	uxtb	r1, r1
    41c4:	4a23      	ldr	r2, [pc, #140]	; (4254 <trx_frame_write+0x120>)
    41c6:	8011      	strh	r1, [r2, #0]
    41c8:	e7f0      	b.n	41ac <trx_frame_write+0x78>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    41ca:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    41cc:	423a      	tst	r2, r7
    41ce:	d0fc      	beq.n	41ca <trx_frame_write+0x96>
		}
		spi_write(&master, *data++);
    41d0:	7831      	ldrb	r1, [r6, #0]
    41d2:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    41d4:	423a      	tst	r2, r7
    41d6:	d000      	beq.n	41da <trx_frame_write+0xa6>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    41d8:	6299      	str	r1, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    41da:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    41dc:	4202      	tst	r2, r0
    41de:	d0fc      	beq.n	41da <trx_frame_write+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    41e0:	7e1a      	ldrb	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    41e2:	4222      	tst	r2, r4
    41e4:	d0fc      	beq.n	41e0 <trx_frame_write+0xac>
    41e6:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    41e8:	4222      	tst	r2, r4
    41ea:	d014      	beq.n	4216 <trx_frame_write+0xe2>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    41ec:	8b5a      	ldrh	r2, [r3, #26]
    41ee:	4222      	tst	r2, r4
    41f0:	d004      	beq.n	41fc <trx_frame_write+0xc8>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    41f2:	8b5a      	ldrh	r2, [r3, #26]
    41f4:	4661      	mov	r1, ip
    41f6:	430a      	orrs	r2, r1
    41f8:	b292      	uxth	r2, r2
    41fa:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    41fc:	4642      	mov	r2, r8
    41fe:	2a01      	cmp	r2, #1
    4200:	d105      	bne.n	420e <trx_frame_write+0xda>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4202:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4204:	05d2      	lsls	r2, r2, #23
    4206:	0dd2      	lsrs	r2, r2, #23
    4208:	4912      	ldr	r1, [pc, #72]	; (4254 <trx_frame_write+0x120>)
    420a:	800a      	strh	r2, [r1, #0]
    420c:	e003      	b.n	4216 <trx_frame_write+0xe2>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    420e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4210:	b2d2      	uxtb	r2, r2
    4212:	4910      	ldr	r1, [pc, #64]	; (4254 <trx_frame_write+0x120>)
    4214:	800a      	strh	r2, [r1, #0]
    4216:	3601      	adds	r6, #1
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);
	while (length--) {
    4218:	3d01      	subs	r5, #1
    421a:	b2ed      	uxtb	r5, r5
    421c:	2dff      	cmp	r5, #255	; 0xff
    421e:	d1d4      	bne.n	41ca <trx_frame_write+0x96>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4220:	4809      	ldr	r0, [pc, #36]	; (4248 <trx_frame_write+0x114>)
    4222:	490a      	ldr	r1, [pc, #40]	; (424c <trx_frame_write+0x118>)
    4224:	2200      	movs	r2, #0
    4226:	4b0a      	ldr	r3, [pc, #40]	; (4250 <trx_frame_write+0x11c>)
    4228:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    422a:	464a      	mov	r2, r9
    422c:	2a00      	cmp	r2, #0
    422e:	d005      	beq.n	423c <trx_frame_write+0x108>
		cpu_irq_enable();
    4230:	2201      	movs	r2, #1
    4232:	4b04      	ldr	r3, [pc, #16]	; (4244 <trx_frame_write+0x110>)
    4234:	701a      	strb	r2, [r3, #0]
    4236:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    423a:	b662      	cpsie	i
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	/*Restoring the interrupt status which was stored & enabling the global
	 *interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    423c:	bc0c      	pop	{r2, r3}
    423e:	4690      	mov	r8, r2
    4240:	4699      	mov	r9, r3
    4242:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4244:	20000008 	.word	0x20000008
    4248:	20000a84 	.word	0x20000a84
    424c:	20000a48 	.word	0x20000a48
    4250:	00000c69 	.word	0x00000c69
    4254:	20000a40 	.word	0x20000a40

00004258 <trx_sram_write>:
 * @param addr Start address in the SRAM for the write operation
 * @param data Pointer to the data to be written into SRAM
 * @param length Number of bytes to be written into SRAM
 */
void trx_sram_write(uint8_t addr, uint8_t *data, uint8_t length)
{
    4258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    425a:	464f      	mov	r7, r9
    425c:	4646      	mov	r6, r8
    425e:	b4c0      	push	{r6, r7}
    4260:	1c07      	adds	r7, r0, #0
    4262:	1c0c      	adds	r4, r1, #0
    4264:	1c15      	adds	r5, r2, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4266:	f3ef 8610 	mrs	r6, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    426a:	4271      	negs	r1, r6
    426c:	4171      	adcs	r1, r6
    426e:	4689      	mov	r9, r1
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    4270:	b672      	cpsid	i
    4272:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    4276:	2200      	movs	r2, #0
    4278:	4b50      	ldr	r3, [pc, #320]	; (43bc <trx_sram_write+0x164>)
    427a:	701a      	strb	r2, [r3, #0]
	 **/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    427c:	4e50      	ldr	r6, [pc, #320]	; (43c0 <trx_sram_write+0x168>)
    427e:	1c30      	adds	r0, r6, #0
    4280:	4950      	ldr	r1, [pc, #320]	; (43c4 <trx_sram_write+0x16c>)
    4282:	2201      	movs	r2, #1
    4284:	4b50      	ldr	r3, [pc, #320]	; (43c8 <trx_sram_write+0x170>)
    4286:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    4288:	6833      	ldr	r3, [r6, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    428a:	2101      	movs	r1, #1
    428c:	7e1a      	ldrb	r2, [r3, #24]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    428e:	420a      	tst	r2, r1
    4290:	d0fc      	beq.n	428c <trx_sram_write+0x34>
    4292:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4294:	07d1      	lsls	r1, r2, #31
    4296:	d501      	bpl.n	429c <trx_sram_write+0x44>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4298:	2240      	movs	r2, #64	; 0x40
    429a:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    429c:	2102      	movs	r1, #2
    429e:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    42a0:	420a      	tst	r2, r1
    42a2:	d0fc      	beq.n	429e <trx_sram_write+0x46>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    42a4:	2104      	movs	r1, #4
    42a6:	7e1a      	ldrb	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    42a8:	420a      	tst	r2, r1
    42aa:	d0fc      	beq.n	42a6 <trx_sram_write+0x4e>
    42ac:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    42ae:	0751      	lsls	r1, r2, #29
    42b0:	d514      	bpl.n	42dc <trx_sram_write+0x84>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    42b2:	8b5a      	ldrh	r2, [r3, #26]
    42b4:	0751      	lsls	r1, r2, #29
    42b6:	d503      	bpl.n	42c0 <trx_sram_write+0x68>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    42b8:	8b59      	ldrh	r1, [r3, #26]
    42ba:	2204      	movs	r2, #4
    42bc:	430a      	orrs	r2, r1
    42be:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    42c0:	4a3f      	ldr	r2, [pc, #252]	; (43c0 <trx_sram_write+0x168>)
    42c2:	7992      	ldrb	r2, [r2, #6]
    42c4:	2a01      	cmp	r2, #1
    42c6:	d105      	bne.n	42d4 <trx_sram_write+0x7c>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    42c8:	6a99      	ldr	r1, [r3, #40]	; 0x28
    42ca:	05c9      	lsls	r1, r1, #23
    42cc:	0dc9      	lsrs	r1, r1, #23
    42ce:	4a3f      	ldr	r2, [pc, #252]	; (43cc <trx_sram_write+0x174>)
    42d0:	8011      	strh	r1, [r2, #0]
    42d2:	e003      	b.n	42dc <trx_sram_write+0x84>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    42d4:	6a99      	ldr	r1, [r3, #40]	; 0x28
    42d6:	b2c9      	uxtb	r1, r1
    42d8:	4a3c      	ldr	r2, [pc, #240]	; (43cc <trx_sram_write+0x174>)
    42da:	8011      	strh	r1, [r2, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    42dc:	2101      	movs	r1, #1
    42de:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the write operation should start */
	while (!spi_is_ready_to_write(&master)) {
    42e0:	420a      	tst	r2, r1
    42e2:	d0fc      	beq.n	42de <trx_sram_write+0x86>
    42e4:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    42e6:	07d1      	lsls	r1, r2, #31
    42e8:	d500      	bpl.n	42ec <trx_sram_write+0x94>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    42ea:	629f      	str	r7, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    42ec:	2102      	movs	r1, #2
    42ee:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    42f0:	420a      	tst	r2, r1
    42f2:	d0fc      	beq.n	42ee <trx_sram_write+0x96>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    42f4:	2104      	movs	r1, #4
    42f6:	7e1a      	ldrb	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    42f8:	420a      	tst	r2, r1
    42fa:	d0fc      	beq.n	42f6 <trx_sram_write+0x9e>
    42fc:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    42fe:	0751      	lsls	r1, r2, #29
    4300:	d50f      	bpl.n	4322 <trx_sram_write+0xca>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4302:	8b5a      	ldrh	r2, [r3, #26]
    4304:	0751      	lsls	r1, r2, #29
    4306:	d503      	bpl.n	4310 <trx_sram_write+0xb8>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4308:	8b59      	ldrh	r1, [r3, #26]
    430a:	2204      	movs	r2, #4
    430c:	430a      	orrs	r2, r1
    430e:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4310:	4a2b      	ldr	r2, [pc, #172]	; (43c0 <trx_sram_write+0x168>)
    4312:	7992      	ldrb	r2, [r2, #6]
    4314:	2a01      	cmp	r2, #1
    4316:	d10e      	bne.n	4336 <trx_sram_write+0xde>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4318:	6a99      	ldr	r1, [r3, #40]	; 0x28
    431a:	05c9      	lsls	r1, r1, #23
    431c:	0dc9      	lsrs	r1, r1, #23
    431e:	4a2b      	ldr	r2, [pc, #172]	; (43cc <trx_sram_write+0x174>)
    4320:	8011      	strh	r1, [r2, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4322:	4a27      	ldr	r2, [pc, #156]	; (43c0 <trx_sram_write+0x168>)
    4324:	7992      	ldrb	r2, [r2, #6]
    4326:	4690      	mov	r8, r2
    4328:	1c26      	adds	r6, r4, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    432a:	2701      	movs	r7, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    432c:	2102      	movs	r1, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    432e:	2404      	movs	r4, #4

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4330:	2204      	movs	r2, #4
    4332:	4694      	mov	ip, r2
    4334:	e02b      	b.n	438e <trx_sram_write+0x136>

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4336:	6a99      	ldr	r1, [r3, #40]	; 0x28
    4338:	b2c9      	uxtb	r1, r1
    433a:	4a24      	ldr	r2, [pc, #144]	; (43cc <trx_sram_write+0x174>)
    433c:	8011      	strh	r1, [r2, #0]
    433e:	e7f0      	b.n	4322 <trx_sram_write+0xca>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4340:	7e18      	ldrb	r0, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    4342:	4238      	tst	r0, r7
    4344:	d0fc      	beq.n	4340 <trx_sram_write+0xe8>
		}
		spi_write(&master, *data++);
    4346:	7832      	ldrb	r2, [r6, #0]
    4348:	7e18      	ldrb	r0, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    434a:	4238      	tst	r0, r7
    434c:	d000      	beq.n	4350 <trx_sram_write+0xf8>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    434e:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4350:	7e18      	ldrb	r0, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    4352:	4208      	tst	r0, r1
    4354:	d0fc      	beq.n	4350 <trx_sram_write+0xf8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4356:	7e18      	ldrb	r0, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    4358:	4220      	tst	r0, r4
    435a:	d0fc      	beq.n	4356 <trx_sram_write+0xfe>
    435c:	7e18      	ldrb	r0, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    435e:	4220      	tst	r0, r4
    4360:	d014      	beq.n	438c <trx_sram_write+0x134>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4362:	8b58      	ldrh	r0, [r3, #26]
    4364:	4220      	tst	r0, r4
    4366:	d004      	beq.n	4372 <trx_sram_write+0x11a>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4368:	8b58      	ldrh	r0, [r3, #26]
    436a:	4662      	mov	r2, ip
    436c:	4310      	orrs	r0, r2
    436e:	b280      	uxth	r0, r0
    4370:	8358      	strh	r0, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4372:	4642      	mov	r2, r8
    4374:	2a01      	cmp	r2, #1
    4376:	d105      	bne.n	4384 <trx_sram_write+0x12c>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4378:	6a98      	ldr	r0, [r3, #40]	; 0x28
    437a:	05c0      	lsls	r0, r0, #23
    437c:	0dc0      	lsrs	r0, r0, #23
    437e:	4a13      	ldr	r2, [pc, #76]	; (43cc <trx_sram_write+0x174>)
    4380:	8010      	strh	r0, [r2, #0]
    4382:	e003      	b.n	438c <trx_sram_write+0x134>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4384:	6a98      	ldr	r0, [r3, #40]	; 0x28
    4386:	b2c0      	uxtb	r0, r0
    4388:	4a10      	ldr	r2, [pc, #64]	; (43cc <trx_sram_write+0x174>)
    438a:	8010      	strh	r0, [r2, #0]
    438c:	3601      	adds	r6, #1
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    438e:	3d01      	subs	r5, #1
    4390:	b2ed      	uxtb	r5, r5
    4392:	2dff      	cmp	r5, #255	; 0xff
    4394:	d1d4      	bne.n	4340 <trx_sram_write+0xe8>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4396:	480a      	ldr	r0, [pc, #40]	; (43c0 <trx_sram_write+0x168>)
    4398:	490a      	ldr	r1, [pc, #40]	; (43c4 <trx_sram_write+0x16c>)
    439a:	2200      	movs	r2, #0
    439c:	4b0a      	ldr	r3, [pc, #40]	; (43c8 <trx_sram_write+0x170>)
    439e:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    43a0:	464b      	mov	r3, r9
    43a2:	2b00      	cmp	r3, #0
    43a4:	d005      	beq.n	43b2 <trx_sram_write+0x15a>
		cpu_irq_enable();
    43a6:	2201      	movs	r2, #1
    43a8:	4b04      	ldr	r3, [pc, #16]	; (43bc <trx_sram_write+0x164>)
    43aa:	701a      	strb	r2, [r3, #0]
    43ac:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    43b0:	b662      	cpsie	i
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	/*Restoring the interrupt status which was stored & enabling the global
	 *interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    43b2:	bc0c      	pop	{r2, r3}
    43b4:	4690      	mov	r8, r2
    43b6:	4699      	mov	r9, r3
    43b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    43ba:	46c0      	nop			; (mov r8, r8)
    43bc:	20000008 	.word	0x20000008
    43c0:	20000a84 	.word	0x20000a84
    43c4:	20000a48 	.word	0x20000a48
    43c8:	00000c69 	.word	0x00000c69
    43cc:	20000a40 	.word	0x20000a40

000043d0 <trx_sram_read>:
 * @param[in] addr Start address in SRAM for read operation
 * @param[out] data Pointer to the location where data stored
 * @param[in] length Number of bytes to be read from SRAM
 */
void trx_sram_read(uint8_t addr, uint8_t *data, uint8_t length)
{
    43d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    43d2:	465f      	mov	r7, fp
    43d4:	4656      	mov	r6, sl
    43d6:	464d      	mov	r5, r9
    43d8:	4644      	mov	r4, r8
    43da:	b4f0      	push	{r4, r5, r6, r7}
    43dc:	b083      	sub	sp, #12
    43de:	1c05      	adds	r5, r0, #0
    43e0:	1c0e      	adds	r6, r1, #0
    43e2:	1c14      	adds	r4, r2, #0
	delay_us(1); /* wap_rf4ce */
    43e4:	2001      	movs	r0, #1
    43e6:	4b5b      	ldr	r3, [pc, #364]	; (4554 <trx_sram_read+0x184>)
    43e8:	4798      	blx	r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    43ea:	f3ef 8710 	mrs	r7, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    43ee:	4279      	negs	r1, r7
    43f0:	4179      	adcs	r1, r7
    43f2:	9101      	str	r1, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    43f4:	b672      	cpsid	i
    43f6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    43fa:	2200      	movs	r2, #0
    43fc:	4b56      	ldr	r3, [pc, #344]	; (4558 <trx_sram_read+0x188>)
    43fe:	701a      	strb	r2, [r3, #0]
	 **/
	ENTER_TRX_CRITICAL_REGION();
#if SAMD || SAMR21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    4400:	4f56      	ldr	r7, [pc, #344]	; (455c <trx_sram_read+0x18c>)
    4402:	1c38      	adds	r0, r7, #0
    4404:	4956      	ldr	r1, [pc, #344]	; (4560 <trx_sram_read+0x190>)
    4406:	2201      	movs	r2, #1
    4408:	4b56      	ldr	r3, [pc, #344]	; (4564 <trx_sram_read+0x194>)
    440a:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    440c:	683b      	ldr	r3, [r7, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    440e:	2101      	movs	r1, #1
    4410:	7e1a      	ldrb	r2, [r3, #24]

	temp = TRX_CMD_SR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    4412:	420a      	tst	r2, r1
    4414:	d0fc      	beq.n	4410 <trx_sram_read+0x40>
    4416:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    4418:	07d1      	lsls	r1, r2, #31
    441a:	d501      	bpl.n	4420 <trx_sram_read+0x50>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    441c:	2200      	movs	r2, #0
    441e:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4420:	2102      	movs	r1, #2
    4422:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    4424:	420a      	tst	r2, r1
    4426:	d0fc      	beq.n	4422 <trx_sram_read+0x52>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4428:	2204      	movs	r2, #4
    442a:	7e19      	ldrb	r1, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    442c:	4211      	tst	r1, r2
    442e:	d0fc      	beq.n	442a <trx_sram_read+0x5a>
    4430:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4432:	0751      	lsls	r1, r2, #29
    4434:	d514      	bpl.n	4460 <trx_sram_read+0x90>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4436:	8b5a      	ldrh	r2, [r3, #26]
    4438:	0751      	lsls	r1, r2, #29
    443a:	d503      	bpl.n	4444 <trx_sram_read+0x74>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    443c:	8b59      	ldrh	r1, [r3, #26]
    443e:	2204      	movs	r2, #4
    4440:	430a      	orrs	r2, r1
    4442:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4444:	4a45      	ldr	r2, [pc, #276]	; (455c <trx_sram_read+0x18c>)
    4446:	7992      	ldrb	r2, [r2, #6]
    4448:	2a01      	cmp	r2, #1
    444a:	d105      	bne.n	4458 <trx_sram_read+0x88>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    444c:	6a99      	ldr	r1, [r3, #40]	; 0x28
    444e:	05c9      	lsls	r1, r1, #23
    4450:	0dc9      	lsrs	r1, r1, #23
    4452:	4a45      	ldr	r2, [pc, #276]	; (4568 <trx_sram_read+0x198>)
    4454:	8011      	strh	r1, [r2, #0]
    4456:	e003      	b.n	4460 <trx_sram_read+0x90>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4458:	6a99      	ldr	r1, [r3, #40]	; 0x28
    445a:	b2c9      	uxtb	r1, r1
    445c:	4a42      	ldr	r2, [pc, #264]	; (4568 <trx_sram_read+0x198>)
    445e:	8011      	strh	r1, [r2, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4460:	2201      	movs	r2, #1
    4462:	7e19      	ldrb	r1, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	/* Send the address from which the read operation should start */
	while (!spi_is_ready_to_write(&master)) {
    4464:	4211      	tst	r1, r2
    4466:	d0fc      	beq.n	4462 <trx_sram_read+0x92>
    4468:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    446a:	07d1      	lsls	r1, r2, #31
    446c:	d500      	bpl.n	4470 <trx_sram_read+0xa0>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    446e:	629d      	str	r5, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4470:	2202      	movs	r2, #2
    4472:	7e19      	ldrb	r1, [r3, #24]
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4474:	4211      	tst	r1, r2
    4476:	d0fc      	beq.n	4472 <trx_sram_read+0xa2>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4478:	2204      	movs	r2, #4
    447a:	7e19      	ldrb	r1, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    447c:	4211      	tst	r1, r2
    447e:	d0fc      	beq.n	447a <trx_sram_read+0xaa>
    4480:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4482:	0751      	lsls	r1, r2, #29
    4484:	d50f      	bpl.n	44a6 <trx_sram_read+0xd6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4486:	8b5a      	ldrh	r2, [r3, #26]
    4488:	0751      	lsls	r1, r2, #29
    448a:	d503      	bpl.n	4494 <trx_sram_read+0xc4>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    448c:	8b59      	ldrh	r1, [r3, #26]
    448e:	2204      	movs	r2, #4
    4490:	430a      	orrs	r2, r1
    4492:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4494:	4a31      	ldr	r2, [pc, #196]	; (455c <trx_sram_read+0x18c>)
    4496:	7992      	ldrb	r2, [r2, #6]
    4498:	2a01      	cmp	r2, #1
    449a:	d109      	bne.n	44b0 <trx_sram_read+0xe0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    449c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    449e:	05d2      	lsls	r2, r2, #23
    44a0:	0dd2      	lsrs	r2, r2, #23
    44a2:	4b31      	ldr	r3, [pc, #196]	; (4568 <trx_sram_read+0x198>)
    44a4:	801a      	strh	r2, [r3, #0]
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    44a6:	1e63      	subs	r3, r4, #1
    44a8:	b2db      	uxtb	r3, r3
    44aa:	2c00      	cmp	r4, #0
    44ac:	d105      	bne.n	44ba <trx_sram_read+0xea>
    44ae:	e03b      	b.n	4528 <trx_sram_read+0x158>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    44b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    44b2:	b2d2      	uxtb	r2, r2
    44b4:	4b2c      	ldr	r3, [pc, #176]	; (4568 <trx_sram_read+0x198>)
    44b6:	801a      	strh	r2, [r3, #0]
    44b8:	e7f5      	b.n	44a6 <trx_sram_read+0xd6>
    44ba:	3301      	adds	r3, #1
    44bc:	199b      	adds	r3, r3, r6
    44be:	4699      	mov	r9, r3
    44c0:	2100      	movs	r1, #0
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    44c2:	4a26      	ldr	r2, [pc, #152]	; (455c <trx_sram_read+0x18c>)
    44c4:	4690      	mov	r8, r2

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    44c6:	2401      	movs	r4, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    44c8:	468a      	mov	sl, r1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    44ca:	2502      	movs	r5, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    44cc:	2004      	movs	r0, #4
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    44ce:	1c17      	adds	r7, r2, #0

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    44d0:	2204      	movs	r2, #4
    44d2:	4693      	mov	fp, r2
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    44d4:	4642      	mov	r2, r8
    44d6:	6813      	ldr	r3, [r2, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    44d8:	7e1a      	ldrb	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    44da:	4222      	tst	r2, r4
    44dc:	d0fc      	beq.n	44d8 <trx_sram_read+0x108>
    44de:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    44e0:	4222      	tst	r2, r4
    44e2:	d001      	beq.n	44e8 <trx_sram_read+0x118>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    44e4:	4652      	mov	r2, sl
    44e6:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    44e8:	7e1a      	ldrb	r2, [r3, #24]
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    44ea:	422a      	tst	r2, r5
    44ec:	d0fc      	beq.n	44e8 <trx_sram_read+0x118>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    44ee:	7e1a      	ldrb	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    44f0:	4202      	tst	r2, r0
    44f2:	d0fc      	beq.n	44ee <trx_sram_read+0x11e>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    44f4:	683b      	ldr	r3, [r7, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    44f6:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    44f8:	4202      	tst	r2, r0
    44fa:	d011      	beq.n	4520 <trx_sram_read+0x150>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    44fc:	8b5a      	ldrh	r2, [r3, #26]
    44fe:	4202      	tst	r2, r0
    4500:	d004      	beq.n	450c <trx_sram_read+0x13c>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4502:	8b5a      	ldrh	r2, [r3, #26]
    4504:	4659      	mov	r1, fp
    4506:	430a      	orrs	r2, r1
    4508:	b292      	uxth	r2, r2
    450a:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    450c:	4913      	ldr	r1, [pc, #76]	; (455c <trx_sram_read+0x18c>)
    450e:	798a      	ldrb	r2, [r1, #6]
    4510:	2a01      	cmp	r2, #1
    4512:	d103      	bne.n	451c <trx_sram_read+0x14c>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4514:	6a99      	ldr	r1, [r3, #40]	; 0x28
    4516:	05c9      	lsls	r1, r1, #23
    4518:	0dc9      	lsrs	r1, r1, #23
    451a:	e001      	b.n	4520 <trx_sram_read+0x150>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    451c:	6a99      	ldr	r1, [r3, #40]	; 0x28
    451e:	b2c9      	uxtb	r1, r1
		}
		spi_read(&master, &temp);
		*data = temp;
    4520:	7031      	strb	r1, [r6, #0]
		data++;
    4522:	3601      	adds	r6, #1
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	/* Upload the received byte in the user provided location */
	while (length--) {
    4524:	454e      	cmp	r6, r9
    4526:	d1d5      	bne.n	44d4 <trx_sram_read+0x104>
		*data = temp;
		data++;
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4528:	480c      	ldr	r0, [pc, #48]	; (455c <trx_sram_read+0x18c>)
    452a:	490d      	ldr	r1, [pc, #52]	; (4560 <trx_sram_read+0x190>)
    452c:	2200      	movs	r2, #0
    452e:	4b0d      	ldr	r3, [pc, #52]	; (4564 <trx_sram_read+0x194>)
    4530:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    4532:	9a01      	ldr	r2, [sp, #4]
    4534:	2a00      	cmp	r2, #0
    4536:	d005      	beq.n	4544 <trx_sram_read+0x174>
		cpu_irq_enable();
    4538:	2201      	movs	r2, #1
    453a:	4b07      	ldr	r3, [pc, #28]	; (4558 <trx_sram_read+0x188>)
    453c:	701a      	strb	r2, [r3, #0]
    453e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    4542:	b662      	cpsie	i
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	/*Restoring the interrupt status which was stored & enabling the global
	 *interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    4544:	b003      	add	sp, #12
    4546:	bc3c      	pop	{r2, r3, r4, r5}
    4548:	4690      	mov	r8, r2
    454a:	4699      	mov	r9, r3
    454c:	46a2      	mov	sl, r4
    454e:	46ab      	mov	fp, r5
    4550:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4552:	46c0      	nop			; (mov r8, r8)
    4554:	00000151 	.word	0x00000151
    4558:	20000008 	.word	0x20000008
    455c:	20000a84 	.word	0x20000a84
    4560:	20000a48 	.word	0x20000a48
    4564:	00000c69 	.word	0x00000c69
    4568:	20000a40 	.word	0x20000a40

0000456c <trx_aes_wrrd>:
 * @param addr Start address in the SRAM for the write operation
 * @param idata Pointer to the data written/read into/from SRAM
 * @param length Number of bytes written/read into/from SRAM
 */
void trx_aes_wrrd(uint8_t addr, uint8_t *idata, uint8_t length)
{
    456c:	b5f0      	push	{r4, r5, r6, r7, lr}
    456e:	465f      	mov	r7, fp
    4570:	4656      	mov	r6, sl
    4572:	464d      	mov	r5, r9
    4574:	4644      	mov	r4, r8
    4576:	b4f0      	push	{r4, r5, r6, r7}
    4578:	b083      	sub	sp, #12
    457a:	1c05      	adds	r5, r0, #0
    457c:	4688      	mov	r8, r1
    457e:	1c14      	adds	r4, r2, #0
#if SAMD || SAMR21
	uint16_t odata_var = 0;
#endif
	uint8_t temp;

	delay_us(1); /* wap_rf4ce */
    4580:	2001      	movs	r0, #1
    4582:	4b83      	ldr	r3, [pc, #524]	; (4790 <trx_aes_wrrd+0x224>)
    4584:	4798      	blx	r3

	ENTER_TRX_REGION();
    4586:	2000      	movs	r0, #0
    4588:	2100      	movs	r1, #0
    458a:	4b82      	ldr	r3, [pc, #520]	; (4794 <trx_aes_wrrd+0x228>)
    458c:	4798      	blx	r3
		/* wait until SPI gets available */
	}
#endif
#if SAMD || SAMR21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    458e:	4e82      	ldr	r6, [pc, #520]	; (4798 <trx_aes_wrrd+0x22c>)
    4590:	1c30      	adds	r0, r6, #0
    4592:	4982      	ldr	r1, [pc, #520]	; (479c <trx_aes_wrrd+0x230>)
    4594:	2201      	movs	r2, #1
    4596:	4b82      	ldr	r3, [pc, #520]	; (47a0 <trx_aes_wrrd+0x234>)
    4598:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    459a:	6833      	ldr	r3, [r6, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    459c:	2101      	movs	r1, #1
    459e:	7e1a      	ldrb	r2, [r3, #24]

	/* Send the command byte */
	temp = TRX_CMD_SW;

	while (!spi_is_ready_to_write(&master)) {
    45a0:	420a      	tst	r2, r1
    45a2:	d0fc      	beq.n	459e <trx_aes_wrrd+0x32>
    45a4:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    45a6:	07d0      	lsls	r0, r2, #31
    45a8:	d501      	bpl.n	45ae <trx_aes_wrrd+0x42>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    45aa:	2240      	movs	r2, #64	; 0x40
    45ac:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    45ae:	2102      	movs	r1, #2
    45b0:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    45b2:	420a      	tst	r2, r1
    45b4:	d0fc      	beq.n	45b0 <trx_aes_wrrd+0x44>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    45b6:	2104      	movs	r1, #4
    45b8:	7e1a      	ldrb	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    45ba:	420a      	tst	r2, r1
    45bc:	d0fc      	beq.n	45b8 <trx_aes_wrrd+0x4c>
    45be:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    45c0:	0751      	lsls	r1, r2, #29
    45c2:	d514      	bpl.n	45ee <trx_aes_wrrd+0x82>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    45c4:	8b5a      	ldrh	r2, [r3, #26]
    45c6:	0756      	lsls	r6, r2, #29
    45c8:	d503      	bpl.n	45d2 <trx_aes_wrrd+0x66>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    45ca:	8b59      	ldrh	r1, [r3, #26]
    45cc:	2204      	movs	r2, #4
    45ce:	430a      	orrs	r2, r1
    45d0:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    45d2:	4a71      	ldr	r2, [pc, #452]	; (4798 <trx_aes_wrrd+0x22c>)
    45d4:	7992      	ldrb	r2, [r2, #6]
    45d6:	2a01      	cmp	r2, #1
    45d8:	d105      	bne.n	45e6 <trx_aes_wrrd+0x7a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    45da:	6a99      	ldr	r1, [r3, #40]	; 0x28
    45dc:	05c9      	lsls	r1, r1, #23
    45de:	0dc9      	lsrs	r1, r1, #23
    45e0:	4a70      	ldr	r2, [pc, #448]	; (47a4 <trx_aes_wrrd+0x238>)
    45e2:	8011      	strh	r1, [r2, #0]
    45e4:	e003      	b.n	45ee <trx_aes_wrrd+0x82>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    45e6:	6a99      	ldr	r1, [r3, #40]	; 0x28
    45e8:	b2c9      	uxtb	r1, r1
    45ea:	4a6e      	ldr	r2, [pc, #440]	; (47a4 <trx_aes_wrrd+0x238>)
    45ec:	8011      	strh	r1, [r2, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    45ee:	2101      	movs	r1, #1
    45f0:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	/* write SRAM start address */
	while (!spi_is_ready_to_write(&master)) {
    45f2:	420a      	tst	r2, r1
    45f4:	d0fc      	beq.n	45f0 <trx_aes_wrrd+0x84>
    45f6:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    45f8:	07d0      	lsls	r0, r2, #31
    45fa:	d500      	bpl.n	45fe <trx_aes_wrrd+0x92>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    45fc:	629d      	str	r5, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    45fe:	2102      	movs	r1, #2
    4600:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    4602:	420a      	tst	r2, r1
    4604:	d0fc      	beq.n	4600 <trx_aes_wrrd+0x94>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    4606:	2204      	movs	r2, #4
    4608:	7e19      	ldrb	r1, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    460a:	4211      	tst	r1, r2
    460c:	d0fc      	beq.n	4608 <trx_aes_wrrd+0x9c>
    460e:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4610:	0751      	lsls	r1, r2, #29
    4612:	d514      	bpl.n	463e <trx_aes_wrrd+0xd2>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4614:	8b5a      	ldrh	r2, [r3, #26]
    4616:	0756      	lsls	r6, r2, #29
    4618:	d503      	bpl.n	4622 <trx_aes_wrrd+0xb6>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    461a:	8b59      	ldrh	r1, [r3, #26]
    461c:	2204      	movs	r2, #4
    461e:	430a      	orrs	r2, r1
    4620:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4622:	4a5d      	ldr	r2, [pc, #372]	; (4798 <trx_aes_wrrd+0x22c>)
    4624:	7992      	ldrb	r2, [r2, #6]
    4626:	2a01      	cmp	r2, #1
    4628:	d105      	bne.n	4636 <trx_aes_wrrd+0xca>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    462a:	6a99      	ldr	r1, [r3, #40]	; 0x28
    462c:	05c9      	lsls	r1, r1, #23
    462e:	0dc9      	lsrs	r1, r1, #23
    4630:	4a5c      	ldr	r2, [pc, #368]	; (47a4 <trx_aes_wrrd+0x238>)
    4632:	8011      	strh	r1, [r2, #0]
    4634:	e003      	b.n	463e <trx_aes_wrrd+0xd2>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4636:	6a99      	ldr	r1, [r3, #40]	; 0x28
    4638:	b2c9      	uxtb	r1, r1
    463a:	4a5a      	ldr	r2, [pc, #360]	; (47a4 <trx_aes_wrrd+0x238>)
    463c:	8011      	strh	r1, [r2, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    463e:	2201      	movs	r2, #1
    4640:	7e19      	ldrb	r1, [r3, #24]

	/* now transfer data */
	odata = idata;

	/* write data byte 0 - the obtained value in SPDR is meaningless */
	while (!spi_is_ready_to_write(&master)) {
    4642:	4211      	tst	r1, r2
    4644:	d0fc      	beq.n	4640 <trx_aes_wrrd+0xd4>
	}
	spi_write(&master, *idata++);
    4646:	4640      	mov	r0, r8
    4648:	7801      	ldrb	r1, [r0, #0]
    464a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    464c:	07d6      	lsls	r6, r2, #31
    464e:	d500      	bpl.n	4652 <trx_aes_wrrd+0xe6>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4650:	6299      	str	r1, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4652:	2202      	movs	r2, #2
    4654:	7e19      	ldrb	r1, [r3, #24]
	while (!spi_is_write_complete(&master)) {
    4656:	4211      	tst	r1, r2
    4658:	d0fc      	beq.n	4654 <trx_aes_wrrd+0xe8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    465a:	2204      	movs	r2, #4
    465c:	7e19      	ldrb	r1, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    465e:	4211      	tst	r1, r2
    4660:	d0fc      	beq.n	465c <trx_aes_wrrd+0xf0>
    4662:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4664:	0750      	lsls	r0, r2, #29
    4666:	d50f      	bpl.n	4688 <trx_aes_wrrd+0x11c>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    4668:	8b5a      	ldrh	r2, [r3, #26]
    466a:	0751      	lsls	r1, r2, #29
    466c:	d503      	bpl.n	4676 <trx_aes_wrrd+0x10a>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    466e:	8b59      	ldrh	r1, [r3, #26]
    4670:	2204      	movs	r2, #4
    4672:	430a      	orrs	r2, r1
    4674:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4676:	4a48      	ldr	r2, [pc, #288]	; (4798 <trx_aes_wrrd+0x22c>)
    4678:	7992      	ldrb	r2, [r2, #6]
    467a:	2a01      	cmp	r2, #1
    467c:	d108      	bne.n	4690 <trx_aes_wrrd+0x124>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    467e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4680:	05d2      	lsls	r2, r2, #23
    4682:	0dd2      	lsrs	r2, r2, #23
    4684:	4b47      	ldr	r3, [pc, #284]	; (47a4 <trx_aes_wrrd+0x238>)
    4686:	801a      	strh	r2, [r3, #0]
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    4688:	2100      	movs	r1, #0
    468a:	2c00      	cmp	r4, #0
    468c:	d047      	beq.n	471e <trx_aes_wrrd+0x1b2>
    468e:	e004      	b.n	469a <trx_aes_wrrd+0x12e>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4690:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    4692:	b2d2      	uxtb	r2, r2
    4694:	4b43      	ldr	r3, [pc, #268]	; (47a4 <trx_aes_wrrd+0x238>)
    4696:	801a      	strh	r2, [r3, #0]
    4698:	e7f6      	b.n	4688 <trx_aes_wrrd+0x11c>
    469a:	4645      	mov	r5, r8
    469c:	3c01      	subs	r4, #1
    469e:	b2e4      	uxtb	r4, r4
    46a0:	9401      	str	r4, [sp, #4]
    46a2:	1c23      	adds	r3, r4, #0
    46a4:	4443      	add	r3, r8
    46a6:	3301      	adds	r3, #1
    46a8:	469b      	mov	fp, r3
    46aa:	2100      	movs	r1, #0
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    46ac:	4b3a      	ldr	r3, [pc, #232]	; (4798 <trx_aes_wrrd+0x22c>)
    46ae:	469a      	mov	sl, r3

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    46b0:	2001      	movs	r0, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    46b2:	2402      	movs	r4, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    46b4:	2204      	movs	r2, #4
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    46b6:	4699      	mov	r9, r3

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    46b8:	465f      	mov	r7, fp
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    46ba:	4656      	mov	r6, sl
    46bc:	6833      	ldr	r3, [r6, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    46be:	7e1e      	ldrb	r6, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    46c0:	4206      	tst	r6, r0
    46c2:	d0fc      	beq.n	46be <trx_aes_wrrd+0x152>
    46c4:	46ac      	mov	ip, r5
		}
		spi_write(&master, *idata++);
    46c6:	786e      	ldrb	r6, [r5, #1]
    46c8:	46b3      	mov	fp, r6
    46ca:	7e1e      	ldrb	r6, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    46cc:	4206      	tst	r6, r0
    46ce:	d001      	beq.n	46d4 <trx_aes_wrrd+0x168>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    46d0:	465e      	mov	r6, fp
    46d2:	629e      	str	r6, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    46d4:	7e1e      	ldrb	r6, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    46d6:	4226      	tst	r6, r4
    46d8:	d0fc      	beq.n	46d4 <trx_aes_wrrd+0x168>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    46da:	7e1e      	ldrb	r6, [r3, #24]
		}
		while (!spi_is_ready_to_read(&master)) {
    46dc:	4216      	tst	r6, r2
    46de:	d0fc      	beq.n	46da <trx_aes_wrrd+0x16e>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    46e0:	464e      	mov	r6, r9
    46e2:	6833      	ldr	r3, [r6, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    46e4:	7e1e      	ldrb	r6, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    46e6:	4216      	tst	r6, r2
    46e8:	d011      	beq.n	470e <trx_aes_wrrd+0x1a2>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    46ea:	8b59      	ldrh	r1, [r3, #26]
    46ec:	4211      	tst	r1, r2
    46ee:	d004      	beq.n	46fa <trx_aes_wrrd+0x18e>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    46f0:	8b59      	ldrh	r1, [r3, #26]
    46f2:	2604      	movs	r6, #4
    46f4:	4331      	orrs	r1, r6
    46f6:	b289      	uxth	r1, r1
    46f8:	8359      	strh	r1, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    46fa:	4e27      	ldr	r6, [pc, #156]	; (4798 <trx_aes_wrrd+0x22c>)
    46fc:	79b1      	ldrb	r1, [r6, #6]
    46fe:	2901      	cmp	r1, #1
    4700:	d103      	bne.n	470a <trx_aes_wrrd+0x19e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4702:	6a99      	ldr	r1, [r3, #40]	; 0x28
    4704:	05c9      	lsls	r1, r1, #23
    4706:	0dc9      	lsrs	r1, r1, #23
    4708:	e001      	b.n	470e <trx_aes_wrrd+0x1a2>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    470a:	6a99      	ldr	r1, [r3, #40]	; 0x28
    470c:	b2c9      	uxtb	r1, r1
		}

#if SAMD || SAMR21
		spi_read(&master, &odata_var);
		*odata++ = (uint8_t)odata_var;
    470e:	4663      	mov	r3, ip
    4710:	7019      	strb	r1, [r3, #0]
    4712:	3501      	adds	r5, #1
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	/* Reading Spi Data for the length specified */
	while (length > 0) {
    4714:	42bd      	cmp	r5, r7
    4716:	d1d0      	bne.n	46ba <trx_aes_wrrd+0x14e>
    4718:	9b01      	ldr	r3, [sp, #4]
    471a:	3301      	adds	r3, #1
    471c:	4498      	add	r8, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    471e:	4b1e      	ldr	r3, [pc, #120]	; (4798 <trx_aes_wrrd+0x22c>)
    4720:	681b      	ldr	r3, [r3, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    4722:	2001      	movs	r0, #1
    4724:	7e1a      	ldrb	r2, [r3, #24]
#endif
		length--;
	}

	/* To get the last data byte, write some dummy byte */
	while (!spi_is_ready_to_write(&master)) {
    4726:	4202      	tst	r2, r0
    4728:	d0fc      	beq.n	4724 <trx_aes_wrrd+0x1b8>
    472a:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    472c:	07d6      	lsls	r6, r2, #31
    472e:	d501      	bpl.n	4734 <trx_aes_wrrd+0x1c8>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    4730:	2200      	movs	r2, #0
    4732:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    4734:	2002      	movs	r0, #2
    4736:	7e1a      	ldrb	r2, [r3, #24]
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    4738:	4202      	tst	r2, r0
    473a:	d0fc      	beq.n	4736 <trx_aes_wrrd+0x1ca>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    473c:	2004      	movs	r0, #4
    473e:	7e1a      	ldrb	r2, [r3, #24]
	}
	while (!spi_is_ready_to_read(&master)) {
    4740:	4202      	tst	r2, r0
    4742:	d0fc      	beq.n	473e <trx_aes_wrrd+0x1d2>
    4744:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    4746:	0750      	lsls	r0, r2, #29
    4748:	d510      	bpl.n	476c <trx_aes_wrrd+0x200>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    474a:	8b5a      	ldrh	r2, [r3, #26]
    474c:	0751      	lsls	r1, r2, #29
    474e:	d503      	bpl.n	4758 <trx_aes_wrrd+0x1ec>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    4750:	8b59      	ldrh	r1, [r3, #26]
    4752:	2204      	movs	r2, #4
    4754:	430a      	orrs	r2, r1
    4756:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    4758:	4a0f      	ldr	r2, [pc, #60]	; (4798 <trx_aes_wrrd+0x22c>)
    475a:	7992      	ldrb	r2, [r2, #6]
    475c:	2a01      	cmp	r2, #1
    475e:	d103      	bne.n	4768 <trx_aes_wrrd+0x1fc>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    4760:	6a99      	ldr	r1, [r3, #40]	; 0x28
    4762:	05c9      	lsls	r1, r1, #23
    4764:	0dc9      	lsrs	r1, r1, #23
    4766:	e001      	b.n	476c <trx_aes_wrrd+0x200>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    4768:	6a99      	ldr	r1, [r3, #40]	; 0x28
    476a:	b2c9      	uxtb	r1, r1
	}
#if SAMD || SAMR21
	spi_read(&master, &odata_var);
	*odata = (uint8_t)odata_var;
    476c:	4642      	mov	r2, r8
    476e:	7011      	strb	r1, [r2, #0]
#else
	spi_read(&master, (uint16_t *)odata);
#endif

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    4770:	4809      	ldr	r0, [pc, #36]	; (4798 <trx_aes_wrrd+0x22c>)
    4772:	490a      	ldr	r1, [pc, #40]	; (479c <trx_aes_wrrd+0x230>)
    4774:	2200      	movs	r2, #0
    4776:	4b0a      	ldr	r3, [pc, #40]	; (47a0 <trx_aes_wrrd+0x234>)
    4778:	4798      	blx	r3
	spi_read_packet(AT86RFX_SPI, odata, 1);

	/* Stop the SPI transaction by setting SEL high */
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	LEAVE_TRX_REGION();
    477a:	2000      	movs	r0, #0
    477c:	2100      	movs	r1, #0
    477e:	4b0a      	ldr	r3, [pc, #40]	; (47a8 <trx_aes_wrrd+0x23c>)
    4780:	4798      	blx	r3
}
    4782:	b003      	add	sp, #12
    4784:	bc3c      	pop	{r2, r3, r4, r5}
    4786:	4690      	mov	r8, r2
    4788:	4699      	mov	r9, r3
    478a:	46a2      	mov	sl, r4
    478c:	46ab      	mov	fp, r5
    478e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4790:	00000151 	.word	0x00000151
    4794:	00000339 	.word	0x00000339
    4798:	20000a84 	.word	0x20000a84
    479c:	20000a48 	.word	0x20000a48
    47a0:	00000c69 	.word	0x00000c69
    47a4:	20000a40 	.word	0x20000a40
    47a8:	00000319 	.word	0x00000319

000047ac <appDataConf>:

/*************************************************************************//**
*****************************************************************************/
static void appDataConf(NWK_DataReq_t *req)
{
	if (NWK_SUCCESS_STATUS == req->status){
    47ac:	7f03      	ldrb	r3, [r0, #28]
    47ae:	2b00      	cmp	r3, #0
    47b0:	d106      	bne.n	47c0 <appDataConf+0x14>
		appDataReqBusy = false;
    47b2:	2200      	movs	r2, #0
    47b4:	4b03      	ldr	r3, [pc, #12]	; (47c4 <appDataConf+0x18>)
    47b6:	701a      	strb	r2, [r3, #0]
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    47b8:	2280      	movs	r2, #128	; 0x80
    47ba:	0312      	lsls	r2, r2, #12
    47bc:	4b02      	ldr	r3, [pc, #8]	; (47c8 <appDataConf+0x1c>)
    47be:	61da      	str	r2, [r3, #28]
		LED_Toggle(LED0);
	}
}		
    47c0:	4770      	bx	lr
    47c2:	46c0      	nop			; (mov r8, r8)
    47c4:	20000870 	.word	0x20000870
    47c8:	41004400 	.word	0x41004400

000047cc <appDataInd>:
}

/*************************************************************************//**
*****************************************************************************/
static bool appDataInd(NWK_DataInd_t *ind)
{
    47cc:	b510      	push	{r4, lr}
	for (uint8_t i = 0; i < ind->size; i++) {
    47ce:	7b03      	ldrb	r3, [r0, #12]
    47d0:	2b00      	cmp	r3, #0
    47d2:	d009      	beq.n	47e8 <appDataInd+0x1c>
    47d4:	2300      	movs	r3, #0
		rx_data[i] = ind->data[i];
    47d6:	4907      	ldr	r1, [pc, #28]	; (47f4 <appDataInd+0x28>)
    47d8:	6884      	ldr	r4, [r0, #8]
    47da:	5ce2      	ldrb	r2, [r4, r3]
    47dc:	54ca      	strb	r2, [r1, r3]

/*************************************************************************//**
*****************************************************************************/
static bool appDataInd(NWK_DataInd_t *ind)
{
	for (uint8_t i = 0; i < ind->size; i++) {
    47de:	3301      	adds	r3, #1
    47e0:	b2db      	uxtb	r3, r3
    47e2:	7b02      	ldrb	r2, [r0, #12]
    47e4:	429a      	cmp	r2, r3
    47e6:	d8f7      	bhi.n	47d8 <appDataInd+0xc>
		rx_data[i] = ind->data[i];
	}
	appRecDataReady = true;
    47e8:	2201      	movs	r2, #1
    47ea:	4b03      	ldr	r3, [pc, #12]	; (47f8 <appDataInd+0x2c>)
    47ec:	701a      	strb	r2, [r3, #0]
	//LED_Toggle(LED0);
	return true;
}
    47ee:	2001      	movs	r0, #1
    47f0:	bd10      	pop	{r4, pc}
    47f2:	46c0      	nop			; (mov r8, r8)
    47f4:	200007ec 	.word	0x200007ec
    47f8:	20000800 	.word	0x20000800

000047fc <appSendData>:
}		

/*************************************************************************//**
*****************************************************************************/
static void appSendData(void)
{
    47fc:	b570      	push	{r4, r5, r6, lr}
	if (appDataReqBusy || 0 == appUartBufferPtr) {
    47fe:	4b10      	ldr	r3, [pc, #64]	; (4840 <appSendData+0x44>)
    4800:	781b      	ldrb	r3, [r3, #0]
    4802:	2b00      	cmp	r3, #0
    4804:	d11b      	bne.n	483e <appSendData+0x42>
    4806:	4b0f      	ldr	r3, [pc, #60]	; (4844 <appSendData+0x48>)
    4808:	781c      	ldrb	r4, [r3, #0]
    480a:	2c00      	cmp	r4, #0
    480c:	d017      	beq.n	483e <appSendData+0x42>
		return;
	}

	memcpy(appDataReqBuffer, appUartBuffer, appUartBufferPtr);
    480e:	4e0e      	ldr	r6, [pc, #56]	; (4848 <appSendData+0x4c>)
    4810:	1c30      	adds	r0, r6, #0
    4812:	490e      	ldr	r1, [pc, #56]	; (484c <appSendData+0x50>)
    4814:	1c22      	adds	r2, r4, #0
    4816:	4b0e      	ldr	r3, [pc, #56]	; (4850 <appSendData+0x54>)
    4818:	4798      	blx	r3

	appDataReq.dstAddr = 2;
    481a:	480e      	ldr	r0, [pc, #56]	; (4854 <appSendData+0x58>)
    481c:	2302      	movs	r3, #2
    481e:	8143      	strh	r3, [r0, #10]
	appDataReq.dstEndpoint = APP_DST_ENDPOINT;
    4820:	7303      	strb	r3, [r0, #12]
	appDataReq.srcEndpoint = APP_ENDPOINT;
    4822:	2501      	movs	r5, #1
    4824:	7345      	strb	r5, [r0, #13]
	appDataReq.options = NWK_OPT_ENABLE_SECURITY;
    4826:	7383      	strb	r3, [r0, #14]
	appDataReq.data = appDataReqBuffer;
    4828:	6106      	str	r6, [r0, #16]
	appDataReq.size = appUartBufferPtr;
    482a:	7504      	strb	r4, [r0, #20]
	appDataReq.confirm = appDataConf;
    482c:	4b0a      	ldr	r3, [pc, #40]	; (4858 <appSendData+0x5c>)
    482e:	6183      	str	r3, [r0, #24]
	NWK_DataReq(&appDataReq);
    4830:	4b0a      	ldr	r3, [pc, #40]	; (485c <appSendData+0x60>)
    4832:	4798      	blx	r3

	appUartBufferPtr = 0;
    4834:	2200      	movs	r2, #0
    4836:	4b03      	ldr	r3, [pc, #12]	; (4844 <appSendData+0x48>)
    4838:	701a      	strb	r2, [r3, #0]
	appDataReqBusy = true;
    483a:	4b01      	ldr	r3, [pc, #4]	; (4840 <appSendData+0x44>)
    483c:	701d      	strb	r5, [r3, #0]
	//LED_Toggle(LED0);
}
    483e:	bd70      	pop	{r4, r5, r6, pc}
    4840:	20000870 	.word	0x20000870
    4844:	200007e8 	.word	0x200007e8
    4848:	20000874 	.word	0x20000874
    484c:	20000804 	.word	0x20000804
    4850:	00004bf1 	.word	0x00004bf1
    4854:	200008e0 	.word	0x200008e0
    4858:	000047ad 	.word	0x000047ad
    485c:	000023bd 	.word	0x000023bd

00004860 <appTimerHandler>:

/*************************************************************************//**
*****************************************************************************/
static void appTimerHandler(SYS_Timer_t *timer)
{
    4860:	b508      	push	{r3, lr}
	appSendData();
    4862:	4b01      	ldr	r3, [pc, #4]	; (4868 <appTimerHandler+0x8>)
    4864:	4798      	blx	r3
	(void)timer;
}
    4866:	bd08      	pop	{r3, pc}
    4868:	000047fd 	.word	0x000047fd

0000486c <main>:
}

/*************************************************************************//**
*****************************************************************************/
int main(void)
{
    486c:	b5f0      	push	{r4, r5, r6, r7, lr}
    486e:	4657      	mov	r7, sl
    4870:	464e      	mov	r6, r9
    4872:	4645      	mov	r5, r8
    4874:	b4e0      	push	{r5, r6, r7}
	irq_initialize_vectors();
	#if SAMD || SAMR21
	system_init();
    4876:	4b35      	ldr	r3, [pc, #212]	; (494c <main+0xe0>)
    4878:	4798      	blx	r3
	delay_init();
    487a:	4b35      	ldr	r3, [pc, #212]	; (4950 <main+0xe4>)
    487c:	4798      	blx	r3
	#else
	sysclk_init();
	board_init();
	#endif
	SYS_Init();
    487e:	4b35      	ldr	r3, [pc, #212]	; (4954 <main+0xe8>)
    4880:	4798      	blx	r3
	sio2host_init();
    4882:	4b35      	ldr	r3, [pc, #212]	; (4958 <main+0xec>)
    4884:	4798      	blx	r3
	cpu_irq_enable();
    4886:	2201      	movs	r2, #1
    4888:	4b34      	ldr	r3, [pc, #208]	; (495c <main+0xf0>)
    488a:	701a      	strb	r2, [r3, #0]
    488c:	f3bf 8f5f 	dmb	sy
    4890:	b662      	cpsie	i

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    4892:	2280      	movs	r2, #128	; 0x80
    4894:	0312      	lsls	r2, r2, #12
    4896:	4b32      	ldr	r3, [pc, #200]	; (4960 <main+0xf4>)
    4898:	615a      	str	r2, [r3, #20]
	LED_On(LED0);
	while (1) {
		SYS_TaskHandler();
    489a:	4a32      	ldr	r2, [pc, #200]	; (4964 <main+0xf8>)
    489c:	4692      	mov	sl, r2

/*************************************************************************//**
*****************************************************************************/
static void APP_TaskHandler(void)
{
	switch (appState) {
    489e:	4b32      	ldr	r3, [pc, #200]	; (4968 <main+0xfc>)
    48a0:	4699      	mov	r9, r3
    48a2:	4a32      	ldr	r2, [pc, #200]	; (496c <main+0x100>)
    48a4:	4690      	mov	r8, r2
    48a6:	1c17      	adds	r7, r2, #0
    48a8:	3709      	adds	r7, #9
	SYS_Init();
	sio2host_init();
	cpu_irq_enable();
	LED_On(LED0);
	while (1) {
		SYS_TaskHandler();
    48aa:	47d0      	blx	sl

/*************************************************************************//**
*****************************************************************************/
static void APP_TaskHandler(void)
{
	switch (appState) {
    48ac:	464a      	mov	r2, r9
    48ae:	7813      	ldrb	r3, [r2, #0]
    48b0:	2b00      	cmp	r3, #0
    48b2:	d11f      	bne.n	48f4 <main+0x88>

/*************************************************************************//**
*****************************************************************************/
static void appInit(void)
{
	NWK_SetAddr(APP_ADDR);
    48b4:	2001      	movs	r0, #1
    48b6:	4b2e      	ldr	r3, [pc, #184]	; (4970 <main+0x104>)
    48b8:	4798      	blx	r3
	NWK_SetPanId(APP_PANID);
    48ba:	482e      	ldr	r0, [pc, #184]	; (4974 <main+0x108>)
    48bc:	4b2e      	ldr	r3, [pc, #184]	; (4978 <main+0x10c>)
    48be:	4798      	blx	r3
	PHY_SetChannel(APP_CHANNEL);
    48c0:	200f      	movs	r0, #15
    48c2:	4b2e      	ldr	r3, [pc, #184]	; (497c <main+0x110>)
    48c4:	4798      	blx	r3
#ifdef PHY_AT86RF212
	PHY_SetBand(APP_BAND);
	PHY_SetModulation(APP_MODULATION);
#endif
	PHY_SetRxState(true);
    48c6:	2001      	movs	r0, #1
    48c8:	4b2d      	ldr	r3, [pc, #180]	; (4980 <main+0x114>)
    48ca:	4798      	blx	r3
	PHY_SetTxPower(0x23);
    48cc:	2023      	movs	r0, #35	; 0x23
    48ce:	4b2d      	ldr	r3, [pc, #180]	; (4984 <main+0x118>)
    48d0:	4798      	blx	r3
	NWK_SetSecurityKey((uint8_t *)APP_SECURITY_KEY);
    48d2:	482d      	ldr	r0, [pc, #180]	; (4988 <main+0x11c>)
    48d4:	4b2d      	ldr	r3, [pc, #180]	; (498c <main+0x120>)
    48d6:	4798      	blx	r3
	NWK_OpenEndpoint(APP_ENDPOINT, appDataInd);
    48d8:	2001      	movs	r0, #1
    48da:	492d      	ldr	r1, [pc, #180]	; (4990 <main+0x124>)
    48dc:	4b2d      	ldr	r3, [pc, #180]	; (4994 <main+0x128>)
    48de:	4798      	blx	r3

	appTimer.interval = APP_FLUSH_TIMER_INTERVAL;
    48e0:	4b2d      	ldr	r3, [pc, #180]	; (4998 <main+0x12c>)
    48e2:	2214      	movs	r2, #20
    48e4:	609a      	str	r2, [r3, #8]
	appTimer.mode = SYS_TIMER_INTERVAL_MODE;
    48e6:	2200      	movs	r2, #0
    48e8:	731a      	strb	r2, [r3, #12]
	appTimer.handler = appTimerHandler;
    48ea:	4a2c      	ldr	r2, [pc, #176]	; (499c <main+0x130>)
    48ec:	611a      	str	r2, [r3, #16]
{
	switch (appState) {
	case APP_STATE_INITIAL:
	{
		appInit();
		appState = APP_STATE_IDLE;
    48ee:	2201      	movs	r2, #1
    48f0:	4b1d      	ldr	r3, [pc, #116]	; (4968 <main+0xfc>)
    48f2:	701a      	strb	r2, [r3, #0]
		break;
	}
	const char* tx_data = "You Rock";
	
	//if(!appDataReqBusy & appRecDataReady){
		if(!strcmp((const char*)rx_data, "this rocks"))
    48f4:	482a      	ldr	r0, [pc, #168]	; (49a0 <main+0x134>)
    48f6:	492b      	ldr	r1, [pc, #172]	; (49a4 <main+0x138>)
    48f8:	4b2b      	ldr	r3, [pc, #172]	; (49a8 <main+0x13c>)
    48fa:	4798      	blx	r3
    48fc:	2800      	cmp	r0, #0
    48fe:	d120      	bne.n	4942 <main+0xd6>
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    4900:	2280      	movs	r2, #128	; 0x80
    4902:	0312      	lsls	r2, r2, #12
    4904:	4b16      	ldr	r3, [pc, #88]	; (4960 <main+0xf4>)
    4906:	61da      	str	r2, [r3, #28]
    4908:	e01b      	b.n	4942 <main+0xd6>
			LED_Toggle(LED0);
		for (uint16_t i = 0; i < sizeof("You Rock"); i++) {
			if (appUartBufferPtr == sizeof(appUartBuffer)) {
    490a:	7833      	ldrb	r3, [r6, #0]
    490c:	2b69      	cmp	r3, #105	; 0x69
    490e:	d101      	bne.n	4914 <main+0xa8>
				appSendData();
    4910:	4b26      	ldr	r3, [pc, #152]	; (49ac <main+0x140>)
    4912:	4798      	blx	r3
			}

			if (appUartBufferPtr < sizeof(appUartBuffer)) {
    4914:	782b      	ldrb	r3, [r5, #0]
    4916:	2b68      	cmp	r3, #104	; 0x68
    4918:	d805      	bhi.n	4926 <main+0xba>
				appUartBuffer[appUartBufferPtr++] = tx_data[i];
    491a:	1c59      	adds	r1, r3, #1
    491c:	4a24      	ldr	r2, [pc, #144]	; (49b0 <main+0x144>)
    491e:	7011      	strb	r1, [r2, #0]
    4920:	7821      	ldrb	r1, [r4, #0]
    4922:	4a24      	ldr	r2, [pc, #144]	; (49b4 <main+0x148>)
    4924:	54d1      	strb	r1, [r2, r3]
    4926:	3401      	adds	r4, #1
	const char* tx_data = "You Rock";
	
	//if(!appDataReqBusy & appRecDataReady){
		if(!strcmp((const char*)rx_data, "this rocks"))
			LED_Toggle(LED0);
		for (uint16_t i = 0; i < sizeof("You Rock"); i++) {
    4928:	42bc      	cmp	r4, r7
    492a:	d1ee      	bne.n	490a <main+0x9e>
			if (appUartBufferPtr < sizeof(appUartBuffer)) {
				appUartBuffer[appUartBufferPtr++] = tx_data[i];
			}
		}
	//}
	delay_ms(200);
    492c:	20c8      	movs	r0, #200	; 0xc8
    492e:	4b22      	ldr	r3, [pc, #136]	; (49b8 <main+0x14c>)
    4930:	4798      	blx	r3
	
		
		SYS_TimerStop(&appTimer);
    4932:	4c19      	ldr	r4, [pc, #100]	; (4998 <main+0x12c>)
    4934:	1c20      	adds	r0, r4, #0
    4936:	4b21      	ldr	r3, [pc, #132]	; (49bc <main+0x150>)
    4938:	4798      	blx	r3
		SYS_TimerStart(&appTimer);
    493a:	1c20      	adds	r0, r4, #0
    493c:	4b20      	ldr	r3, [pc, #128]	; (49c0 <main+0x154>)
    493e:	4798      	blx	r3
    4940:	e7b3      	b.n	48aa <main+0x3e>
    4942:	4644      	mov	r4, r8
	
	//if(!appDataReqBusy & appRecDataReady){
		if(!strcmp((const char*)rx_data, "this rocks"))
			LED_Toggle(LED0);
		for (uint16_t i = 0; i < sizeof("You Rock"); i++) {
			if (appUartBufferPtr == sizeof(appUartBuffer)) {
    4944:	4e1a      	ldr	r6, [pc, #104]	; (49b0 <main+0x144>)
				appSendData();
			}

			if (appUartBufferPtr < sizeof(appUartBuffer)) {
    4946:	1c35      	adds	r5, r6, #0
    4948:	e7df      	b.n	490a <main+0x9e>
    494a:	46c0      	nop			; (mov r8, r8)
    494c:	00001b51 	.word	0x00001b51
    4950:	00000115 	.word	0x00000115
    4954:	00003749 	.word	0x00003749
    4958:	00002181 	.word	0x00002181
    495c:	20000008 	.word	0x20000008
    4960:	41004400 	.word	0x41004400
    4964:	0000376d 	.word	0x0000376d
    4968:	200007e9 	.word	0x200007e9
    496c:	00005414 	.word	0x00005414
    4970:	00002315 	.word	0x00002315
    4974:	00004567 	.word	0x00004567
    4978:	00002329 	.word	0x00002329
    497c:	00003581 	.word	0x00003581
    4980:	0000356d 	.word	0x0000356d
    4984:	000035f1 	.word	0x000035f1
    4988:	00005420 	.word	0x00005420
    498c:	00002e7d 	.word	0x00002e7d
    4990:	000047cd 	.word	0x000047cd
    4994:	0000233d 	.word	0x0000233d
    4998:	200007d4 	.word	0x200007d4
    499c:	00004861 	.word	0x00004861
    49a0:	200007ec 	.word	0x200007ec
    49a4:	00005434 	.word	0x00005434
    49a8:	00004db1 	.word	0x00004db1
    49ac:	000047fd 	.word	0x000047fd
    49b0:	200007e8 	.word	0x200007e8
    49b4:	20000804 	.word	0x20000804
    49b8:	0000017d 	.word	0x0000017d
    49bc:	00003855 	.word	0x00003855
    49c0:	000038c9 	.word	0x000038c9

000049c4 <common_tc_delay>:
    49c4:	b510      	push	{r4, lr}
    49c6:	1c04      	adds	r4, r0, #0
    49c8:	4b13      	ldr	r3, [pc, #76]	; (4a18 <common_tc_delay+0x54>)
    49ca:	4798      	blx	r3
    49cc:	4b13      	ldr	r3, [pc, #76]	; (4a1c <common_tc_delay+0x58>)
    49ce:	781a      	ldrb	r2, [r3, #0]
    49d0:	4362      	muls	r2, r4
    49d2:	1881      	adds	r1, r0, r2
    49d4:	4b12      	ldr	r3, [pc, #72]	; (4a20 <common_tc_delay+0x5c>)
    49d6:	6059      	str	r1, [r3, #4]
    49d8:	6859      	ldr	r1, [r3, #4]
    49da:	0c09      	lsrs	r1, r1, #16
    49dc:	6059      	str	r1, [r3, #4]
    49de:	685b      	ldr	r3, [r3, #4]
    49e0:	2b00      	cmp	r3, #0
    49e2:	d007      	beq.n	49f4 <common_tc_delay+0x30>
    49e4:	4b0e      	ldr	r3, [pc, #56]	; (4a20 <common_tc_delay+0x5c>)
    49e6:	6859      	ldr	r1, [r3, #4]
    49e8:	3201      	adds	r2, #1
    49ea:	1880      	adds	r0, r0, r2
    49ec:	8118      	strh	r0, [r3, #8]
    49ee:	4b0d      	ldr	r3, [pc, #52]	; (4a24 <common_tc_delay+0x60>)
    49f0:	4798      	blx	r3
    49f2:	e004      	b.n	49fe <common_tc_delay+0x3a>
    49f4:	1882      	adds	r2, r0, r2
    49f6:	4b0a      	ldr	r3, [pc, #40]	; (4a20 <common_tc_delay+0x5c>)
    49f8:	811a      	strh	r2, [r3, #8]
    49fa:	4b0b      	ldr	r3, [pc, #44]	; (4a28 <common_tc_delay+0x64>)
    49fc:	4798      	blx	r3
    49fe:	4b08      	ldr	r3, [pc, #32]	; (4a20 <common_tc_delay+0x5c>)
    4a00:	891b      	ldrh	r3, [r3, #8]
    4a02:	2b63      	cmp	r3, #99	; 0x63
    4a04:	d802      	bhi.n	4a0c <common_tc_delay+0x48>
    4a06:	3364      	adds	r3, #100	; 0x64
    4a08:	4a05      	ldr	r2, [pc, #20]	; (4a20 <common_tc_delay+0x5c>)
    4a0a:	8113      	strh	r3, [r2, #8]
    4a0c:	4b04      	ldr	r3, [pc, #16]	; (4a20 <common_tc_delay+0x5c>)
    4a0e:	8918      	ldrh	r0, [r3, #8]
    4a10:	4b06      	ldr	r3, [pc, #24]	; (4a2c <common_tc_delay+0x68>)
    4a12:	4798      	blx	r3
    4a14:	bd10      	pop	{r4, pc}
    4a16:	46c0      	nop			; (mov r8, r8)
    4a18:	00003979 	.word	0x00003979
    4a1c:	20000a90 	.word	0x20000a90
    4a20:	20000900 	.word	0x20000900
    4a24:	0000398d 	.word	0x0000398d
    4a28:	000039a1 	.word	0x000039a1
    4a2c:	000039dd 	.word	0x000039dd

00004a30 <common_tc_init>:
    4a30:	b508      	push	{r3, lr}
    4a32:	2200      	movs	r2, #0
    4a34:	4b03      	ldr	r3, [pc, #12]	; (4a44 <common_tc_init+0x14>)
    4a36:	701a      	strb	r2, [r3, #0]
    4a38:	4b03      	ldr	r3, [pc, #12]	; (4a48 <common_tc_init+0x18>)
    4a3a:	4798      	blx	r3
    4a3c:	4b03      	ldr	r3, [pc, #12]	; (4a4c <common_tc_init+0x1c>)
    4a3e:	7018      	strb	r0, [r3, #0]
    4a40:	bd08      	pop	{r3, pc}
    4a42:	46c0      	nop			; (mov r8, r8)
    4a44:	20000900 	.word	0x20000900
    4a48:	000039f5 	.word	0x000039f5
    4a4c:	20000a90 	.word	0x20000a90

00004a50 <tmr_ovf_callback>:
    4a50:	b508      	push	{r3, lr}
    4a52:	4b0e      	ldr	r3, [pc, #56]	; (4a8c <tmr_ovf_callback+0x3c>)
    4a54:	685b      	ldr	r3, [r3, #4]
    4a56:	2b00      	cmp	r3, #0
    4a58:	d007      	beq.n	4a6a <tmr_ovf_callback+0x1a>
    4a5a:	4a0c      	ldr	r2, [pc, #48]	; (4a8c <tmr_ovf_callback+0x3c>)
    4a5c:	6853      	ldr	r3, [r2, #4]
    4a5e:	3b01      	subs	r3, #1
    4a60:	6053      	str	r3, [r2, #4]
    4a62:	2b00      	cmp	r3, #0
    4a64:	d101      	bne.n	4a6a <tmr_ovf_callback+0x1a>
    4a66:	4b0a      	ldr	r3, [pc, #40]	; (4a90 <tmr_ovf_callback+0x40>)
    4a68:	4798      	blx	r3
    4a6a:	4a08      	ldr	r2, [pc, #32]	; (4a8c <tmr_ovf_callback+0x3c>)
    4a6c:	7813      	ldrb	r3, [r2, #0]
    4a6e:	3301      	adds	r3, #1
    4a70:	b2db      	uxtb	r3, r3
    4a72:	7013      	strb	r3, [r2, #0]
    4a74:	4a07      	ldr	r2, [pc, #28]	; (4a94 <tmr_ovf_callback+0x44>)
    4a76:	7812      	ldrb	r2, [r2, #0]
    4a78:	429a      	cmp	r2, r3
    4a7a:	d806      	bhi.n	4a8a <tmr_ovf_callback+0x3a>
    4a7c:	4b03      	ldr	r3, [pc, #12]	; (4a8c <tmr_ovf_callback+0x3c>)
    4a7e:	2200      	movs	r2, #0
    4a80:	701a      	strb	r2, [r3, #0]
    4a82:	68db      	ldr	r3, [r3, #12]
    4a84:	2b00      	cmp	r3, #0
    4a86:	d000      	beq.n	4a8a <tmr_ovf_callback+0x3a>
    4a88:	4798      	blx	r3
    4a8a:	bd08      	pop	{r3, pc}
    4a8c:	20000900 	.word	0x20000900
    4a90:	000039a1 	.word	0x000039a1
    4a94:	20000a90 	.word	0x20000a90

00004a98 <tmr_cca_callback>:
    4a98:	b508      	push	{r3, lr}
    4a9a:	4b04      	ldr	r3, [pc, #16]	; (4aac <tmr_cca_callback+0x14>)
    4a9c:	4798      	blx	r3
    4a9e:	4b04      	ldr	r3, [pc, #16]	; (4ab0 <tmr_cca_callback+0x18>)
    4aa0:	691b      	ldr	r3, [r3, #16]
    4aa2:	2b00      	cmp	r3, #0
    4aa4:	d000      	beq.n	4aa8 <tmr_cca_callback+0x10>
    4aa6:	4798      	blx	r3
    4aa8:	bd08      	pop	{r3, pc}
    4aaa:	46c0      	nop			; (mov r8, r8)
    4aac:	0000398d 	.word	0x0000398d
    4ab0:	20000900 	.word	0x20000900

00004ab4 <set_common_tc_expiry_callback>:
    4ab4:	4b01      	ldr	r3, [pc, #4]	; (4abc <set_common_tc_expiry_callback+0x8>)
    4ab6:	6118      	str	r0, [r3, #16]
    4ab8:	4770      	bx	lr
    4aba:	46c0      	nop			; (mov r8, r8)
    4abc:	20000900 	.word	0x20000900

00004ac0 <__aeabi_uidiv>:
    4ac0:	2900      	cmp	r1, #0
    4ac2:	d034      	beq.n	4b2e <.udivsi3_skip_div0_test+0x6a>

00004ac4 <.udivsi3_skip_div0_test>:
    4ac4:	2301      	movs	r3, #1
    4ac6:	2200      	movs	r2, #0
    4ac8:	b410      	push	{r4}
    4aca:	4288      	cmp	r0, r1
    4acc:	d32c      	bcc.n	4b28 <.udivsi3_skip_div0_test+0x64>
    4ace:	2401      	movs	r4, #1
    4ad0:	0724      	lsls	r4, r4, #28
    4ad2:	42a1      	cmp	r1, r4
    4ad4:	d204      	bcs.n	4ae0 <.udivsi3_skip_div0_test+0x1c>
    4ad6:	4281      	cmp	r1, r0
    4ad8:	d202      	bcs.n	4ae0 <.udivsi3_skip_div0_test+0x1c>
    4ada:	0109      	lsls	r1, r1, #4
    4adc:	011b      	lsls	r3, r3, #4
    4ade:	e7f8      	b.n	4ad2 <.udivsi3_skip_div0_test+0xe>
    4ae0:	00e4      	lsls	r4, r4, #3
    4ae2:	42a1      	cmp	r1, r4
    4ae4:	d204      	bcs.n	4af0 <.udivsi3_skip_div0_test+0x2c>
    4ae6:	4281      	cmp	r1, r0
    4ae8:	d202      	bcs.n	4af0 <.udivsi3_skip_div0_test+0x2c>
    4aea:	0049      	lsls	r1, r1, #1
    4aec:	005b      	lsls	r3, r3, #1
    4aee:	e7f8      	b.n	4ae2 <.udivsi3_skip_div0_test+0x1e>
    4af0:	4288      	cmp	r0, r1
    4af2:	d301      	bcc.n	4af8 <.udivsi3_skip_div0_test+0x34>
    4af4:	1a40      	subs	r0, r0, r1
    4af6:	431a      	orrs	r2, r3
    4af8:	084c      	lsrs	r4, r1, #1
    4afa:	42a0      	cmp	r0, r4
    4afc:	d302      	bcc.n	4b04 <.udivsi3_skip_div0_test+0x40>
    4afe:	1b00      	subs	r0, r0, r4
    4b00:	085c      	lsrs	r4, r3, #1
    4b02:	4322      	orrs	r2, r4
    4b04:	088c      	lsrs	r4, r1, #2
    4b06:	42a0      	cmp	r0, r4
    4b08:	d302      	bcc.n	4b10 <.udivsi3_skip_div0_test+0x4c>
    4b0a:	1b00      	subs	r0, r0, r4
    4b0c:	089c      	lsrs	r4, r3, #2
    4b0e:	4322      	orrs	r2, r4
    4b10:	08cc      	lsrs	r4, r1, #3
    4b12:	42a0      	cmp	r0, r4
    4b14:	d302      	bcc.n	4b1c <.udivsi3_skip_div0_test+0x58>
    4b16:	1b00      	subs	r0, r0, r4
    4b18:	08dc      	lsrs	r4, r3, #3
    4b1a:	4322      	orrs	r2, r4
    4b1c:	2800      	cmp	r0, #0
    4b1e:	d003      	beq.n	4b28 <.udivsi3_skip_div0_test+0x64>
    4b20:	091b      	lsrs	r3, r3, #4
    4b22:	d001      	beq.n	4b28 <.udivsi3_skip_div0_test+0x64>
    4b24:	0909      	lsrs	r1, r1, #4
    4b26:	e7e3      	b.n	4af0 <.udivsi3_skip_div0_test+0x2c>
    4b28:	1c10      	adds	r0, r2, #0
    4b2a:	bc10      	pop	{r4}
    4b2c:	4770      	bx	lr
    4b2e:	2800      	cmp	r0, #0
    4b30:	d001      	beq.n	4b36 <.udivsi3_skip_div0_test+0x72>
    4b32:	2000      	movs	r0, #0
    4b34:	43c0      	mvns	r0, r0
    4b36:	b407      	push	{r0, r1, r2}
    4b38:	4802      	ldr	r0, [pc, #8]	; (4b44 <.udivsi3_skip_div0_test+0x80>)
    4b3a:	a102      	add	r1, pc, #8	; (adr r1, 4b44 <.udivsi3_skip_div0_test+0x80>)
    4b3c:	1840      	adds	r0, r0, r1
    4b3e:	9002      	str	r0, [sp, #8]
    4b40:	bd03      	pop	{r0, r1, pc}
    4b42:	46c0      	nop			; (mov r8, r8)
    4b44:	00000019 	.word	0x00000019

00004b48 <__aeabi_uidivmod>:
    4b48:	2900      	cmp	r1, #0
    4b4a:	d0f0      	beq.n	4b2e <.udivsi3_skip_div0_test+0x6a>
    4b4c:	b503      	push	{r0, r1, lr}
    4b4e:	f7ff ffb9 	bl	4ac4 <.udivsi3_skip_div0_test>
    4b52:	bc0e      	pop	{r1, r2, r3}
    4b54:	4342      	muls	r2, r0
    4b56:	1a89      	subs	r1, r1, r2
    4b58:	4718      	bx	r3
    4b5a:	46c0      	nop			; (mov r8, r8)

00004b5c <__aeabi_idiv0>:
    4b5c:	4770      	bx	lr
    4b5e:	46c0      	nop			; (mov r8, r8)

00004b60 <__aeabi_lmul>:
    4b60:	469c      	mov	ip, r3
    4b62:	0403      	lsls	r3, r0, #16
    4b64:	b5f0      	push	{r4, r5, r6, r7, lr}
    4b66:	0c1b      	lsrs	r3, r3, #16
    4b68:	0417      	lsls	r7, r2, #16
    4b6a:	0c3f      	lsrs	r7, r7, #16
    4b6c:	0c15      	lsrs	r5, r2, #16
    4b6e:	1c1e      	adds	r6, r3, #0
    4b70:	1c04      	adds	r4, r0, #0
    4b72:	0c00      	lsrs	r0, r0, #16
    4b74:	437e      	muls	r6, r7
    4b76:	436b      	muls	r3, r5
    4b78:	4347      	muls	r7, r0
    4b7a:	4345      	muls	r5, r0
    4b7c:	18fb      	adds	r3, r7, r3
    4b7e:	0c30      	lsrs	r0, r6, #16
    4b80:	1818      	adds	r0, r3, r0
    4b82:	4287      	cmp	r7, r0
    4b84:	d902      	bls.n	4b8c <__aeabi_lmul+0x2c>
    4b86:	2380      	movs	r3, #128	; 0x80
    4b88:	025b      	lsls	r3, r3, #9
    4b8a:	18ed      	adds	r5, r5, r3
    4b8c:	0c03      	lsrs	r3, r0, #16
    4b8e:	18ed      	adds	r5, r5, r3
    4b90:	4663      	mov	r3, ip
    4b92:	435c      	muls	r4, r3
    4b94:	434a      	muls	r2, r1
    4b96:	0436      	lsls	r6, r6, #16
    4b98:	0c36      	lsrs	r6, r6, #16
    4b9a:	18a1      	adds	r1, r4, r2
    4b9c:	0400      	lsls	r0, r0, #16
    4b9e:	1980      	adds	r0, r0, r6
    4ba0:	1949      	adds	r1, r1, r5
    4ba2:	bdf0      	pop	{r4, r5, r6, r7, pc}

00004ba4 <__libc_init_array>:
    4ba4:	b570      	push	{r4, r5, r6, lr}
    4ba6:	4b0e      	ldr	r3, [pc, #56]	; (4be0 <__libc_init_array+0x3c>)
    4ba8:	4d0e      	ldr	r5, [pc, #56]	; (4be4 <__libc_init_array+0x40>)
    4baa:	2400      	movs	r4, #0
    4bac:	1aed      	subs	r5, r5, r3
    4bae:	10ad      	asrs	r5, r5, #2
    4bb0:	1c1e      	adds	r6, r3, #0
    4bb2:	42ac      	cmp	r4, r5
    4bb4:	d004      	beq.n	4bc0 <__libc_init_array+0x1c>
    4bb6:	00a3      	lsls	r3, r4, #2
    4bb8:	58f3      	ldr	r3, [r6, r3]
    4bba:	4798      	blx	r3
    4bbc:	3401      	adds	r4, #1
    4bbe:	e7f8      	b.n	4bb2 <__libc_init_array+0xe>
    4bc0:	f000 fc72 	bl	54a8 <_init>
    4bc4:	4b08      	ldr	r3, [pc, #32]	; (4be8 <__libc_init_array+0x44>)
    4bc6:	4d09      	ldr	r5, [pc, #36]	; (4bec <__libc_init_array+0x48>)
    4bc8:	2400      	movs	r4, #0
    4bca:	1aed      	subs	r5, r5, r3
    4bcc:	10ad      	asrs	r5, r5, #2
    4bce:	1c1e      	adds	r6, r3, #0
    4bd0:	42ac      	cmp	r4, r5
    4bd2:	d004      	beq.n	4bde <__libc_init_array+0x3a>
    4bd4:	00a3      	lsls	r3, r4, #2
    4bd6:	58f3      	ldr	r3, [r6, r3]
    4bd8:	4798      	blx	r3
    4bda:	3401      	adds	r4, #1
    4bdc:	e7f8      	b.n	4bd0 <__libc_init_array+0x2c>
    4bde:	bd70      	pop	{r4, r5, r6, pc}
    4be0:	000054b4 	.word	0x000054b4
    4be4:	000054b4 	.word	0x000054b4
    4be8:	000054b4 	.word	0x000054b4
    4bec:	000054b8 	.word	0x000054b8

00004bf0 <memcpy>:
    4bf0:	b510      	push	{r4, lr}
    4bf2:	2300      	movs	r3, #0
    4bf4:	4293      	cmp	r3, r2
    4bf6:	d003      	beq.n	4c00 <memcpy+0x10>
    4bf8:	5ccc      	ldrb	r4, [r1, r3]
    4bfa:	54c4      	strb	r4, [r0, r3]
    4bfc:	3301      	adds	r3, #1
    4bfe:	e7f9      	b.n	4bf4 <memcpy+0x4>
    4c00:	bd10      	pop	{r4, pc}

00004c02 <memset>:
    4c02:	1c03      	adds	r3, r0, #0
    4c04:	1882      	adds	r2, r0, r2
    4c06:	4293      	cmp	r3, r2
    4c08:	d002      	beq.n	4c10 <memset+0xe>
    4c0a:	7019      	strb	r1, [r3, #0]
    4c0c:	3301      	adds	r3, #1
    4c0e:	e7fa      	b.n	4c06 <memset+0x4>
    4c10:	4770      	bx	lr
    4c12:	0000      	movs	r0, r0
    4c14:	0000      	movs	r0, r0
	...

00004c18 <rand>:
    4c18:	4b17      	ldr	r3, [pc, #92]	; (4c78 <rand+0x60>)
    4c1a:	b510      	push	{r4, lr}
    4c1c:	681c      	ldr	r4, [r3, #0]
    4c1e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    4c20:	2b00      	cmp	r3, #0
    4c22:	d115      	bne.n	4c50 <rand+0x38>
    4c24:	2018      	movs	r0, #24
    4c26:	f000 fa47 	bl	50b8 <malloc>
    4c2a:	4b14      	ldr	r3, [pc, #80]	; (4c7c <rand+0x64>)
    4c2c:	63a0      	str	r0, [r4, #56]	; 0x38
    4c2e:	8003      	strh	r3, [r0, #0]
    4c30:	4b13      	ldr	r3, [pc, #76]	; (4c80 <rand+0x68>)
    4c32:	8043      	strh	r3, [r0, #2]
    4c34:	4b13      	ldr	r3, [pc, #76]	; (4c84 <rand+0x6c>)
    4c36:	8083      	strh	r3, [r0, #4]
    4c38:	4b13      	ldr	r3, [pc, #76]	; (4c88 <rand+0x70>)
    4c3a:	80c3      	strh	r3, [r0, #6]
    4c3c:	4b13      	ldr	r3, [pc, #76]	; (4c8c <rand+0x74>)
    4c3e:	8103      	strh	r3, [r0, #8]
    4c40:	2305      	movs	r3, #5
    4c42:	8143      	strh	r3, [r0, #10]
    4c44:	230b      	movs	r3, #11
    4c46:	8183      	strh	r3, [r0, #12]
    4c48:	2201      	movs	r2, #1
    4c4a:	2300      	movs	r3, #0
    4c4c:	6102      	str	r2, [r0, #16]
    4c4e:	6143      	str	r3, [r0, #20]
    4c50:	4b08      	ldr	r3, [pc, #32]	; (4c74 <rand+0x5c>)
    4c52:	4a07      	ldr	r2, [pc, #28]	; (4c70 <rand+0x58>)
    4c54:	6ba4      	ldr	r4, [r4, #56]	; 0x38
    4c56:	6920      	ldr	r0, [r4, #16]
    4c58:	6961      	ldr	r1, [r4, #20]
    4c5a:	f7ff ff81 	bl	4b60 <__aeabi_lmul>
    4c5e:	2201      	movs	r2, #1
    4c60:	2300      	movs	r3, #0
    4c62:	1880      	adds	r0, r0, r2
    4c64:	4159      	adcs	r1, r3
    4c66:	6120      	str	r0, [r4, #16]
    4c68:	6161      	str	r1, [r4, #20]
    4c6a:	0048      	lsls	r0, r1, #1
    4c6c:	0840      	lsrs	r0, r0, #1
    4c6e:	bd10      	pop	{r4, pc}
    4c70:	4c957f2d 	.word	0x4c957f2d
    4c74:	5851f42d 	.word	0x5851f42d
    4c78:	2000006c 	.word	0x2000006c
    4c7c:	0000330e 	.word	0x0000330e
    4c80:	ffffabcd 	.word	0xffffabcd
    4c84:	00001234 	.word	0x00001234
    4c88:	ffffe66d 	.word	0xffffe66d
    4c8c:	ffffdeec 	.word	0xffffdeec

00004c90 <setbuf>:
    4c90:	b508      	push	{r3, lr}
    4c92:	424a      	negs	r2, r1
    4c94:	414a      	adcs	r2, r1
    4c96:	2380      	movs	r3, #128	; 0x80
    4c98:	0052      	lsls	r2, r2, #1
    4c9a:	00db      	lsls	r3, r3, #3
    4c9c:	f000 f802 	bl	4ca4 <setvbuf>
    4ca0:	bd08      	pop	{r3, pc}
	...

00004ca4 <setvbuf>:
    4ca4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4ca6:	1c1e      	adds	r6, r3, #0
    4ca8:	4b3c      	ldr	r3, [pc, #240]	; (4d9c <setvbuf+0xf8>)
    4caa:	1c04      	adds	r4, r0, #0
    4cac:	681d      	ldr	r5, [r3, #0]
    4cae:	1c0f      	adds	r7, r1, #0
    4cb0:	9201      	str	r2, [sp, #4]
    4cb2:	2d00      	cmp	r5, #0
    4cb4:	d005      	beq.n	4cc2 <setvbuf+0x1e>
    4cb6:	69aa      	ldr	r2, [r5, #24]
    4cb8:	2a00      	cmp	r2, #0
    4cba:	d102      	bne.n	4cc2 <setvbuf+0x1e>
    4cbc:	1c28      	adds	r0, r5, #0
    4cbe:	f000 f98b 	bl	4fd8 <__sinit>
    4cc2:	4b37      	ldr	r3, [pc, #220]	; (4da0 <setvbuf+0xfc>)
    4cc4:	429c      	cmp	r4, r3
    4cc6:	d101      	bne.n	4ccc <setvbuf+0x28>
    4cc8:	686c      	ldr	r4, [r5, #4]
    4cca:	e008      	b.n	4cde <setvbuf+0x3a>
    4ccc:	4b35      	ldr	r3, [pc, #212]	; (4da4 <setvbuf+0x100>)
    4cce:	429c      	cmp	r4, r3
    4cd0:	d101      	bne.n	4cd6 <setvbuf+0x32>
    4cd2:	68ac      	ldr	r4, [r5, #8]
    4cd4:	e003      	b.n	4cde <setvbuf+0x3a>
    4cd6:	4b34      	ldr	r3, [pc, #208]	; (4da8 <setvbuf+0x104>)
    4cd8:	429c      	cmp	r4, r3
    4cda:	d100      	bne.n	4cde <setvbuf+0x3a>
    4cdc:	68ec      	ldr	r4, [r5, #12]
    4cde:	9b01      	ldr	r3, [sp, #4]
    4ce0:	2b02      	cmp	r3, #2
    4ce2:	d857      	bhi.n	4d94 <setvbuf+0xf0>
    4ce4:	2e00      	cmp	r6, #0
    4ce6:	db55      	blt.n	4d94 <setvbuf+0xf0>
    4ce8:	1c28      	adds	r0, r5, #0
    4cea:	1c21      	adds	r1, r4, #0
    4cec:	f000 f8f4 	bl	4ed8 <_fflush_r>
    4cf0:	2300      	movs	r3, #0
    4cf2:	6063      	str	r3, [r4, #4]
    4cf4:	61a3      	str	r3, [r4, #24]
    4cf6:	89a3      	ldrh	r3, [r4, #12]
    4cf8:	061a      	lsls	r2, r3, #24
    4cfa:	d503      	bpl.n	4d04 <setvbuf+0x60>
    4cfc:	1c28      	adds	r0, r5, #0
    4cfe:	6921      	ldr	r1, [r4, #16]
    4d00:	f000 f9e4 	bl	50cc <_free_r>
    4d04:	89a3      	ldrh	r3, [r4, #12]
    4d06:	2283      	movs	r2, #131	; 0x83
    4d08:	4393      	bics	r3, r2
    4d0a:	81a3      	strh	r3, [r4, #12]
    4d0c:	9b01      	ldr	r3, [sp, #4]
    4d0e:	2b02      	cmp	r3, #2
    4d10:	d013      	beq.n	4d3a <setvbuf+0x96>
    4d12:	2f00      	cmp	r7, #0
    4d14:	d125      	bne.n	4d62 <setvbuf+0xbe>
    4d16:	2e00      	cmp	r6, #0
    4d18:	d101      	bne.n	4d1e <setvbuf+0x7a>
    4d1a:	2680      	movs	r6, #128	; 0x80
    4d1c:	00f6      	lsls	r6, r6, #3
    4d1e:	1c30      	adds	r0, r6, #0
    4d20:	f000 f9ca 	bl	50b8 <malloc>
    4d24:	1e07      	subs	r7, r0, #0
    4d26:	d118      	bne.n	4d5a <setvbuf+0xb6>
    4d28:	2080      	movs	r0, #128	; 0x80
    4d2a:	00c0      	lsls	r0, r0, #3
    4d2c:	f000 f9c4 	bl	50b8 <malloc>
    4d30:	1e07      	subs	r7, r0, #0
    4d32:	d110      	bne.n	4d56 <setvbuf+0xb2>
    4d34:	2001      	movs	r0, #1
    4d36:	4240      	negs	r0, r0
    4d38:	e000      	b.n	4d3c <setvbuf+0x98>
    4d3a:	2000      	movs	r0, #0
    4d3c:	89a3      	ldrh	r3, [r4, #12]
    4d3e:	2202      	movs	r2, #2
    4d40:	4313      	orrs	r3, r2
    4d42:	81a3      	strh	r3, [r4, #12]
    4d44:	2300      	movs	r3, #0
    4d46:	60a3      	str	r3, [r4, #8]
    4d48:	1c23      	adds	r3, r4, #0
    4d4a:	3347      	adds	r3, #71	; 0x47
    4d4c:	6023      	str	r3, [r4, #0]
    4d4e:	6123      	str	r3, [r4, #16]
    4d50:	2301      	movs	r3, #1
    4d52:	6163      	str	r3, [r4, #20]
    4d54:	e020      	b.n	4d98 <setvbuf+0xf4>
    4d56:	2680      	movs	r6, #128	; 0x80
    4d58:	00f6      	lsls	r6, r6, #3
    4d5a:	89a3      	ldrh	r3, [r4, #12]
    4d5c:	2280      	movs	r2, #128	; 0x80
    4d5e:	4313      	orrs	r3, r2
    4d60:	81a3      	strh	r3, [r4, #12]
    4d62:	9a01      	ldr	r2, [sp, #4]
    4d64:	2a01      	cmp	r2, #1
    4d66:	d104      	bne.n	4d72 <setvbuf+0xce>
    4d68:	89a3      	ldrh	r3, [r4, #12]
    4d6a:	4313      	orrs	r3, r2
    4d6c:	81a3      	strh	r3, [r4, #12]
    4d6e:	4273      	negs	r3, r6
    4d70:	61a3      	str	r3, [r4, #24]
    4d72:	4b0e      	ldr	r3, [pc, #56]	; (4dac <setvbuf+0x108>)
    4d74:	2000      	movs	r0, #0
    4d76:	62ab      	str	r3, [r5, #40]	; 0x28
    4d78:	89a3      	ldrh	r3, [r4, #12]
    4d7a:	6027      	str	r7, [r4, #0]
    4d7c:	6127      	str	r7, [r4, #16]
    4d7e:	6166      	str	r6, [r4, #20]
    4d80:	071a      	lsls	r2, r3, #28
    4d82:	d509      	bpl.n	4d98 <setvbuf+0xf4>
    4d84:	2203      	movs	r2, #3
    4d86:	4013      	ands	r3, r2
    4d88:	425a      	negs	r2, r3
    4d8a:	4153      	adcs	r3, r2
    4d8c:	425b      	negs	r3, r3
    4d8e:	401e      	ands	r6, r3
    4d90:	60a6      	str	r6, [r4, #8]
    4d92:	e001      	b.n	4d98 <setvbuf+0xf4>
    4d94:	2001      	movs	r0, #1
    4d96:	4240      	negs	r0, r0
    4d98:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    4d9a:	46c0      	nop			; (mov r8, r8)
    4d9c:	2000006c 	.word	0x2000006c
    4da0:	00005448 	.word	0x00005448
    4da4:	00005468 	.word	0x00005468
    4da8:	00005488 	.word	0x00005488
    4dac:	00004f31 	.word	0x00004f31

00004db0 <strcmp>:
    4db0:	7802      	ldrb	r2, [r0, #0]
    4db2:	780b      	ldrb	r3, [r1, #0]
    4db4:	3001      	adds	r0, #1
    4db6:	3101      	adds	r1, #1
    4db8:	2a00      	cmp	r2, #0
    4dba:	d001      	beq.n	4dc0 <strcmp+0x10>
    4dbc:	429a      	cmp	r2, r3
    4dbe:	d0f7      	beq.n	4db0 <strcmp>
    4dc0:	1ad0      	subs	r0, r2, r3
    4dc2:	4770      	bx	lr

00004dc4 <__sflush_r>:
    4dc4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4dc6:	898b      	ldrh	r3, [r1, #12]
    4dc8:	1c05      	adds	r5, r0, #0
    4dca:	1c0c      	adds	r4, r1, #0
    4dcc:	0719      	lsls	r1, r3, #28
    4dce:	d45e      	bmi.n	4e8e <__sflush_r+0xca>
    4dd0:	6862      	ldr	r2, [r4, #4]
    4dd2:	2a00      	cmp	r2, #0
    4dd4:	dc02      	bgt.n	4ddc <__sflush_r+0x18>
    4dd6:	6c27      	ldr	r7, [r4, #64]	; 0x40
    4dd8:	2f00      	cmp	r7, #0
    4dda:	dd1a      	ble.n	4e12 <__sflush_r+0x4e>
    4ddc:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    4dde:	2f00      	cmp	r7, #0
    4de0:	d017      	beq.n	4e12 <__sflush_r+0x4e>
    4de2:	2200      	movs	r2, #0
    4de4:	682e      	ldr	r6, [r5, #0]
    4de6:	602a      	str	r2, [r5, #0]
    4de8:	2280      	movs	r2, #128	; 0x80
    4dea:	0152      	lsls	r2, r2, #5
    4dec:	401a      	ands	r2, r3
    4dee:	d001      	beq.n	4df4 <__sflush_r+0x30>
    4df0:	6d62      	ldr	r2, [r4, #84]	; 0x54
    4df2:	e015      	b.n	4e20 <__sflush_r+0x5c>
    4df4:	1c28      	adds	r0, r5, #0
    4df6:	6a21      	ldr	r1, [r4, #32]
    4df8:	2301      	movs	r3, #1
    4dfa:	47b8      	blx	r7
    4dfc:	1c02      	adds	r2, r0, #0
    4dfe:	1c41      	adds	r1, r0, #1
    4e00:	d10e      	bne.n	4e20 <__sflush_r+0x5c>
    4e02:	682b      	ldr	r3, [r5, #0]
    4e04:	2b00      	cmp	r3, #0
    4e06:	d00b      	beq.n	4e20 <__sflush_r+0x5c>
    4e08:	2b1d      	cmp	r3, #29
    4e0a:	d001      	beq.n	4e10 <__sflush_r+0x4c>
    4e0c:	2b16      	cmp	r3, #22
    4e0e:	d102      	bne.n	4e16 <__sflush_r+0x52>
    4e10:	602e      	str	r6, [r5, #0]
    4e12:	2000      	movs	r0, #0
    4e14:	e05e      	b.n	4ed4 <__sflush_r+0x110>
    4e16:	89a3      	ldrh	r3, [r4, #12]
    4e18:	2140      	movs	r1, #64	; 0x40
    4e1a:	430b      	orrs	r3, r1
    4e1c:	81a3      	strh	r3, [r4, #12]
    4e1e:	e059      	b.n	4ed4 <__sflush_r+0x110>
    4e20:	89a3      	ldrh	r3, [r4, #12]
    4e22:	075f      	lsls	r7, r3, #29
    4e24:	d506      	bpl.n	4e34 <__sflush_r+0x70>
    4e26:	6861      	ldr	r1, [r4, #4]
    4e28:	6b63      	ldr	r3, [r4, #52]	; 0x34
    4e2a:	1a52      	subs	r2, r2, r1
    4e2c:	2b00      	cmp	r3, #0
    4e2e:	d001      	beq.n	4e34 <__sflush_r+0x70>
    4e30:	6c27      	ldr	r7, [r4, #64]	; 0x40
    4e32:	1bd2      	subs	r2, r2, r7
    4e34:	1c28      	adds	r0, r5, #0
    4e36:	6a21      	ldr	r1, [r4, #32]
    4e38:	2300      	movs	r3, #0
    4e3a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    4e3c:	47b8      	blx	r7
    4e3e:	89a2      	ldrh	r2, [r4, #12]
    4e40:	1c41      	adds	r1, r0, #1
    4e42:	d106      	bne.n	4e52 <__sflush_r+0x8e>
    4e44:	682b      	ldr	r3, [r5, #0]
    4e46:	2b00      	cmp	r3, #0
    4e48:	d003      	beq.n	4e52 <__sflush_r+0x8e>
    4e4a:	2b1d      	cmp	r3, #29
    4e4c:	d001      	beq.n	4e52 <__sflush_r+0x8e>
    4e4e:	2b16      	cmp	r3, #22
    4e50:	d119      	bne.n	4e86 <__sflush_r+0xc2>
    4e52:	2300      	movs	r3, #0
    4e54:	6063      	str	r3, [r4, #4]
    4e56:	6923      	ldr	r3, [r4, #16]
    4e58:	6023      	str	r3, [r4, #0]
    4e5a:	04d7      	lsls	r7, r2, #19
    4e5c:	d505      	bpl.n	4e6a <__sflush_r+0xa6>
    4e5e:	1c41      	adds	r1, r0, #1
    4e60:	d102      	bne.n	4e68 <__sflush_r+0xa4>
    4e62:	682a      	ldr	r2, [r5, #0]
    4e64:	2a00      	cmp	r2, #0
    4e66:	d100      	bne.n	4e6a <__sflush_r+0xa6>
    4e68:	6560      	str	r0, [r4, #84]	; 0x54
    4e6a:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4e6c:	602e      	str	r6, [r5, #0]
    4e6e:	2900      	cmp	r1, #0
    4e70:	d0cf      	beq.n	4e12 <__sflush_r+0x4e>
    4e72:	1c23      	adds	r3, r4, #0
    4e74:	3344      	adds	r3, #68	; 0x44
    4e76:	4299      	cmp	r1, r3
    4e78:	d002      	beq.n	4e80 <__sflush_r+0xbc>
    4e7a:	1c28      	adds	r0, r5, #0
    4e7c:	f000 f926 	bl	50cc <_free_r>
    4e80:	2000      	movs	r0, #0
    4e82:	6360      	str	r0, [r4, #52]	; 0x34
    4e84:	e026      	b.n	4ed4 <__sflush_r+0x110>
    4e86:	2340      	movs	r3, #64	; 0x40
    4e88:	431a      	orrs	r2, r3
    4e8a:	81a2      	strh	r2, [r4, #12]
    4e8c:	e022      	b.n	4ed4 <__sflush_r+0x110>
    4e8e:	6926      	ldr	r6, [r4, #16]
    4e90:	2e00      	cmp	r6, #0
    4e92:	d0be      	beq.n	4e12 <__sflush_r+0x4e>
    4e94:	6827      	ldr	r7, [r4, #0]
    4e96:	2200      	movs	r2, #0
    4e98:	1bbf      	subs	r7, r7, r6
    4e9a:	9701      	str	r7, [sp, #4]
    4e9c:	6026      	str	r6, [r4, #0]
    4e9e:	0799      	lsls	r1, r3, #30
    4ea0:	d100      	bne.n	4ea4 <__sflush_r+0xe0>
    4ea2:	6962      	ldr	r2, [r4, #20]
    4ea4:	60a2      	str	r2, [r4, #8]
    4ea6:	9f01      	ldr	r7, [sp, #4]
    4ea8:	2f00      	cmp	r7, #0
    4eaa:	ddb2      	ble.n	4e12 <__sflush_r+0x4e>
    4eac:	1c28      	adds	r0, r5, #0
    4eae:	6a21      	ldr	r1, [r4, #32]
    4eb0:	1c32      	adds	r2, r6, #0
    4eb2:	9b01      	ldr	r3, [sp, #4]
    4eb4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    4eb6:	47b8      	blx	r7
    4eb8:	2800      	cmp	r0, #0
    4eba:	dc06      	bgt.n	4eca <__sflush_r+0x106>
    4ebc:	89a3      	ldrh	r3, [r4, #12]
    4ebe:	2240      	movs	r2, #64	; 0x40
    4ec0:	4313      	orrs	r3, r2
    4ec2:	2001      	movs	r0, #1
    4ec4:	81a3      	strh	r3, [r4, #12]
    4ec6:	4240      	negs	r0, r0
    4ec8:	e004      	b.n	4ed4 <__sflush_r+0x110>
    4eca:	9f01      	ldr	r7, [sp, #4]
    4ecc:	1836      	adds	r6, r6, r0
    4ece:	1a3f      	subs	r7, r7, r0
    4ed0:	9701      	str	r7, [sp, #4]
    4ed2:	e7e8      	b.n	4ea6 <__sflush_r+0xe2>
    4ed4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00004ed8 <_fflush_r>:
    4ed8:	690a      	ldr	r2, [r1, #16]
    4eda:	b538      	push	{r3, r4, r5, lr}
    4edc:	1c05      	adds	r5, r0, #0
    4ede:	1c0c      	adds	r4, r1, #0
    4ee0:	2a00      	cmp	r2, #0
    4ee2:	d101      	bne.n	4ee8 <_fflush_r+0x10>
    4ee4:	2000      	movs	r0, #0
    4ee6:	e01c      	b.n	4f22 <_fflush_r+0x4a>
    4ee8:	2800      	cmp	r0, #0
    4eea:	d004      	beq.n	4ef6 <_fflush_r+0x1e>
    4eec:	6983      	ldr	r3, [r0, #24]
    4eee:	2b00      	cmp	r3, #0
    4ef0:	d101      	bne.n	4ef6 <_fflush_r+0x1e>
    4ef2:	f000 f871 	bl	4fd8 <__sinit>
    4ef6:	4b0b      	ldr	r3, [pc, #44]	; (4f24 <_fflush_r+0x4c>)
    4ef8:	429c      	cmp	r4, r3
    4efa:	d101      	bne.n	4f00 <_fflush_r+0x28>
    4efc:	686c      	ldr	r4, [r5, #4]
    4efe:	e008      	b.n	4f12 <_fflush_r+0x3a>
    4f00:	4b09      	ldr	r3, [pc, #36]	; (4f28 <_fflush_r+0x50>)
    4f02:	429c      	cmp	r4, r3
    4f04:	d101      	bne.n	4f0a <_fflush_r+0x32>
    4f06:	68ac      	ldr	r4, [r5, #8]
    4f08:	e003      	b.n	4f12 <_fflush_r+0x3a>
    4f0a:	4b08      	ldr	r3, [pc, #32]	; (4f2c <_fflush_r+0x54>)
    4f0c:	429c      	cmp	r4, r3
    4f0e:	d100      	bne.n	4f12 <_fflush_r+0x3a>
    4f10:	68ec      	ldr	r4, [r5, #12]
    4f12:	220c      	movs	r2, #12
    4f14:	5ea3      	ldrsh	r3, [r4, r2]
    4f16:	2b00      	cmp	r3, #0
    4f18:	d0e4      	beq.n	4ee4 <_fflush_r+0xc>
    4f1a:	1c28      	adds	r0, r5, #0
    4f1c:	1c21      	adds	r1, r4, #0
    4f1e:	f7ff ff51 	bl	4dc4 <__sflush_r>
    4f22:	bd38      	pop	{r3, r4, r5, pc}
    4f24:	00005448 	.word	0x00005448
    4f28:	00005468 	.word	0x00005468
    4f2c:	00005488 	.word	0x00005488

00004f30 <_cleanup_r>:
    4f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4f32:	1c04      	adds	r4, r0, #0
    4f34:	1c07      	adds	r7, r0, #0
    4f36:	3448      	adds	r4, #72	; 0x48
    4f38:	2c00      	cmp	r4, #0
    4f3a:	d012      	beq.n	4f62 <_cleanup_r+0x32>
    4f3c:	68a5      	ldr	r5, [r4, #8]
    4f3e:	6866      	ldr	r6, [r4, #4]
    4f40:	3e01      	subs	r6, #1
    4f42:	d40c      	bmi.n	4f5e <_cleanup_r+0x2e>
    4f44:	89ab      	ldrh	r3, [r5, #12]
    4f46:	2b01      	cmp	r3, #1
    4f48:	d907      	bls.n	4f5a <_cleanup_r+0x2a>
    4f4a:	220e      	movs	r2, #14
    4f4c:	5eab      	ldrsh	r3, [r5, r2]
    4f4e:	3301      	adds	r3, #1
    4f50:	d003      	beq.n	4f5a <_cleanup_r+0x2a>
    4f52:	1c38      	adds	r0, r7, #0
    4f54:	1c29      	adds	r1, r5, #0
    4f56:	f7ff ffbf 	bl	4ed8 <_fflush_r>
    4f5a:	3568      	adds	r5, #104	; 0x68
    4f5c:	e7f0      	b.n	4f40 <_cleanup_r+0x10>
    4f5e:	6824      	ldr	r4, [r4, #0]
    4f60:	e7ea      	b.n	4f38 <_cleanup_r+0x8>
    4f62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00004f64 <std.isra.0>:
    4f64:	2300      	movs	r3, #0
    4f66:	b510      	push	{r4, lr}
    4f68:	1c04      	adds	r4, r0, #0
    4f6a:	6003      	str	r3, [r0, #0]
    4f6c:	6043      	str	r3, [r0, #4]
    4f6e:	6083      	str	r3, [r0, #8]
    4f70:	8181      	strh	r1, [r0, #12]
    4f72:	6643      	str	r3, [r0, #100]	; 0x64
    4f74:	81c2      	strh	r2, [r0, #14]
    4f76:	6103      	str	r3, [r0, #16]
    4f78:	6143      	str	r3, [r0, #20]
    4f7a:	6183      	str	r3, [r0, #24]
    4f7c:	1c19      	adds	r1, r3, #0
    4f7e:	2208      	movs	r2, #8
    4f80:	305c      	adds	r0, #92	; 0x5c
    4f82:	f7ff fe3e 	bl	4c02 <memset>
    4f86:	4b05      	ldr	r3, [pc, #20]	; (4f9c <std.isra.0+0x38>)
    4f88:	6224      	str	r4, [r4, #32]
    4f8a:	6263      	str	r3, [r4, #36]	; 0x24
    4f8c:	4b04      	ldr	r3, [pc, #16]	; (4fa0 <std.isra.0+0x3c>)
    4f8e:	62a3      	str	r3, [r4, #40]	; 0x28
    4f90:	4b04      	ldr	r3, [pc, #16]	; (4fa4 <std.isra.0+0x40>)
    4f92:	62e3      	str	r3, [r4, #44]	; 0x2c
    4f94:	4b04      	ldr	r3, [pc, #16]	; (4fa8 <std.isra.0+0x44>)
    4f96:	6323      	str	r3, [r4, #48]	; 0x30
    4f98:	bd10      	pop	{r4, pc}
    4f9a:	46c0      	nop			; (mov r8, r8)
    4f9c:	00005229 	.word	0x00005229
    4fa0:	00005251 	.word	0x00005251
    4fa4:	00005289 	.word	0x00005289
    4fa8:	000052b5 	.word	0x000052b5

00004fac <__sfmoreglue>:
    4fac:	b570      	push	{r4, r5, r6, lr}
    4fae:	1e4b      	subs	r3, r1, #1
    4fb0:	2568      	movs	r5, #104	; 0x68
    4fb2:	435d      	muls	r5, r3
    4fb4:	1c0e      	adds	r6, r1, #0
    4fb6:	1c29      	adds	r1, r5, #0
    4fb8:	3174      	adds	r1, #116	; 0x74
    4fba:	f000 f8cf 	bl	515c <_malloc_r>
    4fbe:	1e04      	subs	r4, r0, #0
    4fc0:	d008      	beq.n	4fd4 <__sfmoreglue+0x28>
    4fc2:	2100      	movs	r1, #0
    4fc4:	6001      	str	r1, [r0, #0]
    4fc6:	6046      	str	r6, [r0, #4]
    4fc8:	1c2a      	adds	r2, r5, #0
    4fca:	300c      	adds	r0, #12
    4fcc:	60a0      	str	r0, [r4, #8]
    4fce:	3268      	adds	r2, #104	; 0x68
    4fd0:	f7ff fe17 	bl	4c02 <memset>
    4fd4:	1c20      	adds	r0, r4, #0
    4fd6:	bd70      	pop	{r4, r5, r6, pc}

00004fd8 <__sinit>:
    4fd8:	6983      	ldr	r3, [r0, #24]
    4fda:	b513      	push	{r0, r1, r4, lr}
    4fdc:	1c04      	adds	r4, r0, #0
    4fde:	2b00      	cmp	r3, #0
    4fe0:	d127      	bne.n	5032 <__sinit+0x5a>
    4fe2:	6483      	str	r3, [r0, #72]	; 0x48
    4fe4:	64c3      	str	r3, [r0, #76]	; 0x4c
    4fe6:	6503      	str	r3, [r0, #80]	; 0x50
    4fe8:	4b12      	ldr	r3, [pc, #72]	; (5034 <__sinit+0x5c>)
    4fea:	4a13      	ldr	r2, [pc, #76]	; (5038 <__sinit+0x60>)
    4fec:	681b      	ldr	r3, [r3, #0]
    4fee:	6282      	str	r2, [r0, #40]	; 0x28
    4ff0:	4298      	cmp	r0, r3
    4ff2:	d101      	bne.n	4ff8 <__sinit+0x20>
    4ff4:	2301      	movs	r3, #1
    4ff6:	6183      	str	r3, [r0, #24]
    4ff8:	1c20      	adds	r0, r4, #0
    4ffa:	f000 f81f 	bl	503c <__sfp>
    4ffe:	6060      	str	r0, [r4, #4]
    5000:	1c20      	adds	r0, r4, #0
    5002:	f000 f81b 	bl	503c <__sfp>
    5006:	60a0      	str	r0, [r4, #8]
    5008:	1c20      	adds	r0, r4, #0
    500a:	f000 f817 	bl	503c <__sfp>
    500e:	2104      	movs	r1, #4
    5010:	60e0      	str	r0, [r4, #12]
    5012:	2200      	movs	r2, #0
    5014:	6860      	ldr	r0, [r4, #4]
    5016:	f7ff ffa5 	bl	4f64 <std.isra.0>
    501a:	68a0      	ldr	r0, [r4, #8]
    501c:	2109      	movs	r1, #9
    501e:	2201      	movs	r2, #1
    5020:	f7ff ffa0 	bl	4f64 <std.isra.0>
    5024:	68e0      	ldr	r0, [r4, #12]
    5026:	2112      	movs	r1, #18
    5028:	2202      	movs	r2, #2
    502a:	f7ff ff9b 	bl	4f64 <std.isra.0>
    502e:	2301      	movs	r3, #1
    5030:	61a3      	str	r3, [r4, #24]
    5032:	bd13      	pop	{r0, r1, r4, pc}
    5034:	00005444 	.word	0x00005444
    5038:	00004f31 	.word	0x00004f31

0000503c <__sfp>:
    503c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    503e:	4b1d      	ldr	r3, [pc, #116]	; (50b4 <__sfp+0x78>)
    5040:	1c07      	adds	r7, r0, #0
    5042:	681e      	ldr	r6, [r3, #0]
    5044:	69b2      	ldr	r2, [r6, #24]
    5046:	2a00      	cmp	r2, #0
    5048:	d102      	bne.n	5050 <__sfp+0x14>
    504a:	1c30      	adds	r0, r6, #0
    504c:	f7ff ffc4 	bl	4fd8 <__sinit>
    5050:	3648      	adds	r6, #72	; 0x48
    5052:	68b4      	ldr	r4, [r6, #8]
    5054:	6873      	ldr	r3, [r6, #4]
    5056:	3b01      	subs	r3, #1
    5058:	d405      	bmi.n	5066 <__sfp+0x2a>
    505a:	220c      	movs	r2, #12
    505c:	5ea5      	ldrsh	r5, [r4, r2]
    505e:	2d00      	cmp	r5, #0
    5060:	d010      	beq.n	5084 <__sfp+0x48>
    5062:	3468      	adds	r4, #104	; 0x68
    5064:	e7f7      	b.n	5056 <__sfp+0x1a>
    5066:	6833      	ldr	r3, [r6, #0]
    5068:	2b00      	cmp	r3, #0
    506a:	d106      	bne.n	507a <__sfp+0x3e>
    506c:	1c38      	adds	r0, r7, #0
    506e:	2104      	movs	r1, #4
    5070:	f7ff ff9c 	bl	4fac <__sfmoreglue>
    5074:	6030      	str	r0, [r6, #0]
    5076:	2800      	cmp	r0, #0
    5078:	d001      	beq.n	507e <__sfp+0x42>
    507a:	6836      	ldr	r6, [r6, #0]
    507c:	e7e9      	b.n	5052 <__sfp+0x16>
    507e:	230c      	movs	r3, #12
    5080:	603b      	str	r3, [r7, #0]
    5082:	e016      	b.n	50b2 <__sfp+0x76>
    5084:	2301      	movs	r3, #1
    5086:	425b      	negs	r3, r3
    5088:	81e3      	strh	r3, [r4, #14]
    508a:	1c20      	adds	r0, r4, #0
    508c:	2301      	movs	r3, #1
    508e:	81a3      	strh	r3, [r4, #12]
    5090:	6665      	str	r5, [r4, #100]	; 0x64
    5092:	6025      	str	r5, [r4, #0]
    5094:	60a5      	str	r5, [r4, #8]
    5096:	6065      	str	r5, [r4, #4]
    5098:	6125      	str	r5, [r4, #16]
    509a:	6165      	str	r5, [r4, #20]
    509c:	61a5      	str	r5, [r4, #24]
    509e:	305c      	adds	r0, #92	; 0x5c
    50a0:	1c29      	adds	r1, r5, #0
    50a2:	2208      	movs	r2, #8
    50a4:	f7ff fdad 	bl	4c02 <memset>
    50a8:	6365      	str	r5, [r4, #52]	; 0x34
    50aa:	63a5      	str	r5, [r4, #56]	; 0x38
    50ac:	64a5      	str	r5, [r4, #72]	; 0x48
    50ae:	64e5      	str	r5, [r4, #76]	; 0x4c
    50b0:	1c20      	adds	r0, r4, #0
    50b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    50b4:	00005444 	.word	0x00005444

000050b8 <malloc>:
    50b8:	b508      	push	{r3, lr}
    50ba:	4b03      	ldr	r3, [pc, #12]	; (50c8 <malloc+0x10>)
    50bc:	1c01      	adds	r1, r0, #0
    50be:	6818      	ldr	r0, [r3, #0]
    50c0:	f000 f84c 	bl	515c <_malloc_r>
    50c4:	bd08      	pop	{r3, pc}
    50c6:	46c0      	nop			; (mov r8, r8)
    50c8:	2000006c 	.word	0x2000006c

000050cc <_free_r>:
    50cc:	b530      	push	{r4, r5, lr}
    50ce:	2900      	cmp	r1, #0
    50d0:	d040      	beq.n	5154 <_free_r+0x88>
    50d2:	3904      	subs	r1, #4
    50d4:	680b      	ldr	r3, [r1, #0]
    50d6:	2b00      	cmp	r3, #0
    50d8:	da00      	bge.n	50dc <_free_r+0x10>
    50da:	18c9      	adds	r1, r1, r3
    50dc:	4a1e      	ldr	r2, [pc, #120]	; (5158 <_free_r+0x8c>)
    50de:	6813      	ldr	r3, [r2, #0]
    50e0:	1c14      	adds	r4, r2, #0
    50e2:	2b00      	cmp	r3, #0
    50e4:	d102      	bne.n	50ec <_free_r+0x20>
    50e6:	604b      	str	r3, [r1, #4]
    50e8:	6011      	str	r1, [r2, #0]
    50ea:	e033      	b.n	5154 <_free_r+0x88>
    50ec:	4299      	cmp	r1, r3
    50ee:	d20f      	bcs.n	5110 <_free_r+0x44>
    50f0:	6808      	ldr	r0, [r1, #0]
    50f2:	180a      	adds	r2, r1, r0
    50f4:	429a      	cmp	r2, r3
    50f6:	d105      	bne.n	5104 <_free_r+0x38>
    50f8:	6813      	ldr	r3, [r2, #0]
    50fa:	6852      	ldr	r2, [r2, #4]
    50fc:	18c0      	adds	r0, r0, r3
    50fe:	6008      	str	r0, [r1, #0]
    5100:	604a      	str	r2, [r1, #4]
    5102:	e000      	b.n	5106 <_free_r+0x3a>
    5104:	604b      	str	r3, [r1, #4]
    5106:	6021      	str	r1, [r4, #0]
    5108:	e024      	b.n	5154 <_free_r+0x88>
    510a:	428a      	cmp	r2, r1
    510c:	d803      	bhi.n	5116 <_free_r+0x4a>
    510e:	1c13      	adds	r3, r2, #0
    5110:	685a      	ldr	r2, [r3, #4]
    5112:	2a00      	cmp	r2, #0
    5114:	d1f9      	bne.n	510a <_free_r+0x3e>
    5116:	681d      	ldr	r5, [r3, #0]
    5118:	195c      	adds	r4, r3, r5
    511a:	428c      	cmp	r4, r1
    511c:	d10b      	bne.n	5136 <_free_r+0x6a>
    511e:	6809      	ldr	r1, [r1, #0]
    5120:	1869      	adds	r1, r5, r1
    5122:	1858      	adds	r0, r3, r1
    5124:	6019      	str	r1, [r3, #0]
    5126:	4290      	cmp	r0, r2
    5128:	d114      	bne.n	5154 <_free_r+0x88>
    512a:	6814      	ldr	r4, [r2, #0]
    512c:	6852      	ldr	r2, [r2, #4]
    512e:	1909      	adds	r1, r1, r4
    5130:	6019      	str	r1, [r3, #0]
    5132:	605a      	str	r2, [r3, #4]
    5134:	e00e      	b.n	5154 <_free_r+0x88>
    5136:	428c      	cmp	r4, r1
    5138:	d902      	bls.n	5140 <_free_r+0x74>
    513a:	230c      	movs	r3, #12
    513c:	6003      	str	r3, [r0, #0]
    513e:	e009      	b.n	5154 <_free_r+0x88>
    5140:	6808      	ldr	r0, [r1, #0]
    5142:	180c      	adds	r4, r1, r0
    5144:	4294      	cmp	r4, r2
    5146:	d103      	bne.n	5150 <_free_r+0x84>
    5148:	6814      	ldr	r4, [r2, #0]
    514a:	6852      	ldr	r2, [r2, #4]
    514c:	1900      	adds	r0, r0, r4
    514e:	6008      	str	r0, [r1, #0]
    5150:	604a      	str	r2, [r1, #4]
    5152:	6059      	str	r1, [r3, #4]
    5154:	bd30      	pop	{r4, r5, pc}
    5156:	46c0      	nop			; (mov r8, r8)
    5158:	20000918 	.word	0x20000918

0000515c <_malloc_r>:
    515c:	b570      	push	{r4, r5, r6, lr}
    515e:	2303      	movs	r3, #3
    5160:	1ccd      	adds	r5, r1, #3
    5162:	439d      	bics	r5, r3
    5164:	3508      	adds	r5, #8
    5166:	1c06      	adds	r6, r0, #0
    5168:	2d0c      	cmp	r5, #12
    516a:	d201      	bcs.n	5170 <_malloc_r+0x14>
    516c:	250c      	movs	r5, #12
    516e:	e001      	b.n	5174 <_malloc_r+0x18>
    5170:	2d00      	cmp	r5, #0
    5172:	db3f      	blt.n	51f4 <_malloc_r+0x98>
    5174:	428d      	cmp	r5, r1
    5176:	d33d      	bcc.n	51f4 <_malloc_r+0x98>
    5178:	4b20      	ldr	r3, [pc, #128]	; (51fc <_malloc_r+0xa0>)
    517a:	681c      	ldr	r4, [r3, #0]
    517c:	1c1a      	adds	r2, r3, #0
    517e:	1c21      	adds	r1, r4, #0
    5180:	2900      	cmp	r1, #0
    5182:	d013      	beq.n	51ac <_malloc_r+0x50>
    5184:	6808      	ldr	r0, [r1, #0]
    5186:	1b43      	subs	r3, r0, r5
    5188:	d40d      	bmi.n	51a6 <_malloc_r+0x4a>
    518a:	2b0b      	cmp	r3, #11
    518c:	d902      	bls.n	5194 <_malloc_r+0x38>
    518e:	600b      	str	r3, [r1, #0]
    5190:	18cc      	adds	r4, r1, r3
    5192:	e01e      	b.n	51d2 <_malloc_r+0x76>
    5194:	428c      	cmp	r4, r1
    5196:	d102      	bne.n	519e <_malloc_r+0x42>
    5198:	6863      	ldr	r3, [r4, #4]
    519a:	6013      	str	r3, [r2, #0]
    519c:	e01a      	b.n	51d4 <_malloc_r+0x78>
    519e:	6848      	ldr	r0, [r1, #4]
    51a0:	6060      	str	r0, [r4, #4]
    51a2:	1c0c      	adds	r4, r1, #0
    51a4:	e016      	b.n	51d4 <_malloc_r+0x78>
    51a6:	1c0c      	adds	r4, r1, #0
    51a8:	6849      	ldr	r1, [r1, #4]
    51aa:	e7e9      	b.n	5180 <_malloc_r+0x24>
    51ac:	4c14      	ldr	r4, [pc, #80]	; (5200 <_malloc_r+0xa4>)
    51ae:	6820      	ldr	r0, [r4, #0]
    51b0:	2800      	cmp	r0, #0
    51b2:	d103      	bne.n	51bc <_malloc_r+0x60>
    51b4:	1c30      	adds	r0, r6, #0
    51b6:	f000 f825 	bl	5204 <_sbrk_r>
    51ba:	6020      	str	r0, [r4, #0]
    51bc:	1c30      	adds	r0, r6, #0
    51be:	1c29      	adds	r1, r5, #0
    51c0:	f000 f820 	bl	5204 <_sbrk_r>
    51c4:	1c43      	adds	r3, r0, #1
    51c6:	d015      	beq.n	51f4 <_malloc_r+0x98>
    51c8:	1cc4      	adds	r4, r0, #3
    51ca:	2303      	movs	r3, #3
    51cc:	439c      	bics	r4, r3
    51ce:	4284      	cmp	r4, r0
    51d0:	d10a      	bne.n	51e8 <_malloc_r+0x8c>
    51d2:	6025      	str	r5, [r4, #0]
    51d4:	1c20      	adds	r0, r4, #0
    51d6:	300b      	adds	r0, #11
    51d8:	2207      	movs	r2, #7
    51da:	1d23      	adds	r3, r4, #4
    51dc:	4390      	bics	r0, r2
    51de:	1ac3      	subs	r3, r0, r3
    51e0:	d00b      	beq.n	51fa <_malloc_r+0x9e>
    51e2:	425a      	negs	r2, r3
    51e4:	50e2      	str	r2, [r4, r3]
    51e6:	e008      	b.n	51fa <_malloc_r+0x9e>
    51e8:	1a21      	subs	r1, r4, r0
    51ea:	1c30      	adds	r0, r6, #0
    51ec:	f000 f80a 	bl	5204 <_sbrk_r>
    51f0:	3001      	adds	r0, #1
    51f2:	d1ee      	bne.n	51d2 <_malloc_r+0x76>
    51f4:	230c      	movs	r3, #12
    51f6:	6033      	str	r3, [r6, #0]
    51f8:	2000      	movs	r0, #0
    51fa:	bd70      	pop	{r4, r5, r6, pc}
    51fc:	20000918 	.word	0x20000918
    5200:	20000914 	.word	0x20000914

00005204 <_sbrk_r>:
    5204:	b538      	push	{r3, r4, r5, lr}
    5206:	4c07      	ldr	r4, [pc, #28]	; (5224 <_sbrk_r+0x20>)
    5208:	2300      	movs	r3, #0
    520a:	1c05      	adds	r5, r0, #0
    520c:	1c08      	adds	r0, r1, #0
    520e:	6023      	str	r3, [r4, #0]
    5210:	f7fc ff46 	bl	20a0 <_sbrk>
    5214:	1c43      	adds	r3, r0, #1
    5216:	d103      	bne.n	5220 <_sbrk_r+0x1c>
    5218:	6823      	ldr	r3, [r4, #0]
    521a:	2b00      	cmp	r3, #0
    521c:	d000      	beq.n	5220 <_sbrk_r+0x1c>
    521e:	602b      	str	r3, [r5, #0]
    5220:	bd38      	pop	{r3, r4, r5, pc}
    5222:	46c0      	nop			; (mov r8, r8)
    5224:	20000a94 	.word	0x20000a94

00005228 <__sread>:
    5228:	b538      	push	{r3, r4, r5, lr}
    522a:	1c0c      	adds	r4, r1, #0
    522c:	250e      	movs	r5, #14
    522e:	5f49      	ldrsh	r1, [r1, r5]
    5230:	f000 f880 	bl	5334 <_read_r>
    5234:	2800      	cmp	r0, #0
    5236:	db03      	blt.n	5240 <__sread+0x18>
    5238:	6d62      	ldr	r2, [r4, #84]	; 0x54
    523a:	1813      	adds	r3, r2, r0
    523c:	6563      	str	r3, [r4, #84]	; 0x54
    523e:	e003      	b.n	5248 <__sread+0x20>
    5240:	89a2      	ldrh	r2, [r4, #12]
    5242:	4b02      	ldr	r3, [pc, #8]	; (524c <__sread+0x24>)
    5244:	4013      	ands	r3, r2
    5246:	81a3      	strh	r3, [r4, #12]
    5248:	bd38      	pop	{r3, r4, r5, pc}
    524a:	46c0      	nop			; (mov r8, r8)
    524c:	ffffefff 	.word	0xffffefff

00005250 <__swrite>:
    5250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5252:	1c1e      	adds	r6, r3, #0
    5254:	898b      	ldrh	r3, [r1, #12]
    5256:	1c05      	adds	r5, r0, #0
    5258:	1c0c      	adds	r4, r1, #0
    525a:	1c17      	adds	r7, r2, #0
    525c:	05da      	lsls	r2, r3, #23
    525e:	d505      	bpl.n	526c <__swrite+0x1c>
    5260:	230e      	movs	r3, #14
    5262:	5ec9      	ldrsh	r1, [r1, r3]
    5264:	2200      	movs	r2, #0
    5266:	2302      	movs	r3, #2
    5268:	f000 f850 	bl	530c <_lseek_r>
    526c:	89a2      	ldrh	r2, [r4, #12]
    526e:	4b05      	ldr	r3, [pc, #20]	; (5284 <__swrite+0x34>)
    5270:	1c28      	adds	r0, r5, #0
    5272:	4013      	ands	r3, r2
    5274:	81a3      	strh	r3, [r4, #12]
    5276:	220e      	movs	r2, #14
    5278:	5ea1      	ldrsh	r1, [r4, r2]
    527a:	1c33      	adds	r3, r6, #0
    527c:	1c3a      	adds	r2, r7, #0
    527e:	f000 f81f 	bl	52c0 <_write_r>
    5282:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5284:	ffffefff 	.word	0xffffefff

00005288 <__sseek>:
    5288:	b538      	push	{r3, r4, r5, lr}
    528a:	1c0c      	adds	r4, r1, #0
    528c:	250e      	movs	r5, #14
    528e:	5f49      	ldrsh	r1, [r1, r5]
    5290:	f000 f83c 	bl	530c <_lseek_r>
    5294:	89a3      	ldrh	r3, [r4, #12]
    5296:	1c42      	adds	r2, r0, #1
    5298:	d103      	bne.n	52a2 <__sseek+0x1a>
    529a:	4a05      	ldr	r2, [pc, #20]	; (52b0 <__sseek+0x28>)
    529c:	4013      	ands	r3, r2
    529e:	81a3      	strh	r3, [r4, #12]
    52a0:	e004      	b.n	52ac <__sseek+0x24>
    52a2:	2280      	movs	r2, #128	; 0x80
    52a4:	0152      	lsls	r2, r2, #5
    52a6:	4313      	orrs	r3, r2
    52a8:	81a3      	strh	r3, [r4, #12]
    52aa:	6560      	str	r0, [r4, #84]	; 0x54
    52ac:	bd38      	pop	{r3, r4, r5, pc}
    52ae:	46c0      	nop			; (mov r8, r8)
    52b0:	ffffefff 	.word	0xffffefff

000052b4 <__sclose>:
    52b4:	b508      	push	{r3, lr}
    52b6:	230e      	movs	r3, #14
    52b8:	5ec9      	ldrsh	r1, [r1, r3]
    52ba:	f000 f815 	bl	52e8 <_close_r>
    52be:	bd08      	pop	{r3, pc}

000052c0 <_write_r>:
    52c0:	b538      	push	{r3, r4, r5, lr}
    52c2:	4c08      	ldr	r4, [pc, #32]	; (52e4 <_write_r+0x24>)
    52c4:	1c05      	adds	r5, r0, #0
    52c6:	2000      	movs	r0, #0
    52c8:	6020      	str	r0, [r4, #0]
    52ca:	1c08      	adds	r0, r1, #0
    52cc:	1c11      	adds	r1, r2, #0
    52ce:	1c1a      	adds	r2, r3, #0
    52d0:	f7fc febc 	bl	204c <_write>
    52d4:	1c43      	adds	r3, r0, #1
    52d6:	d103      	bne.n	52e0 <_write_r+0x20>
    52d8:	6823      	ldr	r3, [r4, #0]
    52da:	2b00      	cmp	r3, #0
    52dc:	d000      	beq.n	52e0 <_write_r+0x20>
    52de:	602b      	str	r3, [r5, #0]
    52e0:	bd38      	pop	{r3, r4, r5, pc}
    52e2:	46c0      	nop			; (mov r8, r8)
    52e4:	20000a94 	.word	0x20000a94

000052e8 <_close_r>:
    52e8:	b538      	push	{r3, r4, r5, lr}
    52ea:	4c07      	ldr	r4, [pc, #28]	; (5308 <_close_r+0x20>)
    52ec:	2300      	movs	r3, #0
    52ee:	1c05      	adds	r5, r0, #0
    52f0:	1c08      	adds	r0, r1, #0
    52f2:	6023      	str	r3, [r4, #0]
    52f4:	f7fc fee6 	bl	20c4 <_close>
    52f8:	1c43      	adds	r3, r0, #1
    52fa:	d103      	bne.n	5304 <_close_r+0x1c>
    52fc:	6823      	ldr	r3, [r4, #0]
    52fe:	2b00      	cmp	r3, #0
    5300:	d000      	beq.n	5304 <_close_r+0x1c>
    5302:	602b      	str	r3, [r5, #0]
    5304:	bd38      	pop	{r3, r4, r5, pc}
    5306:	46c0      	nop			; (mov r8, r8)
    5308:	20000a94 	.word	0x20000a94

0000530c <_lseek_r>:
    530c:	b538      	push	{r3, r4, r5, lr}
    530e:	4c08      	ldr	r4, [pc, #32]	; (5330 <_lseek_r+0x24>)
    5310:	1c05      	adds	r5, r0, #0
    5312:	2000      	movs	r0, #0
    5314:	6020      	str	r0, [r4, #0]
    5316:	1c08      	adds	r0, r1, #0
    5318:	1c11      	adds	r1, r2, #0
    531a:	1c1a      	adds	r2, r3, #0
    531c:	f7fc fed6 	bl	20cc <_lseek>
    5320:	1c43      	adds	r3, r0, #1
    5322:	d103      	bne.n	532c <_lseek_r+0x20>
    5324:	6823      	ldr	r3, [r4, #0]
    5326:	2b00      	cmp	r3, #0
    5328:	d000      	beq.n	532c <_lseek_r+0x20>
    532a:	602b      	str	r3, [r5, #0]
    532c:	bd38      	pop	{r3, r4, r5, pc}
    532e:	46c0      	nop			; (mov r8, r8)
    5330:	20000a94 	.word	0x20000a94

00005334 <_read_r>:
    5334:	b538      	push	{r3, r4, r5, lr}
    5336:	4c08      	ldr	r4, [pc, #32]	; (5358 <_read_r+0x24>)
    5338:	1c05      	adds	r5, r0, #0
    533a:	2000      	movs	r0, #0
    533c:	6020      	str	r0, [r4, #0]
    533e:	1c08      	adds	r0, r1, #0
    5340:	1c11      	adds	r1, r2, #0
    5342:	1c1a      	adds	r2, r3, #0
    5344:	f7fc fe60 	bl	2008 <_read>
    5348:	1c43      	adds	r3, r0, #1
    534a:	d103      	bne.n	5354 <_read_r+0x20>
    534c:	6823      	ldr	r3, [r4, #0]
    534e:	2b00      	cmp	r3, #0
    5350:	d000      	beq.n	5354 <_read_r+0x20>
    5352:	602b      	str	r3, [r5, #0]
    5354:	bd38      	pop	{r3, r4, r5, pc}
    5356:	46c0      	nop			; (mov r8, r8)
    5358:	20000a94 	.word	0x20000a94
    535c:	42000800 	.word	0x42000800
    5360:	42000c00 	.word	0x42000c00
    5364:	42001000 	.word	0x42001000
    5368:	42001400 	.word	0x42001400
    536c:	42001800 	.word	0x42001800
    5370:	42001c00 	.word	0x42001c00
    5374:	0c0b0a09 	.word	0x0c0b0a09
    5378:	00000e0d 	.word	0x00000e0d
    537c:	00001350 	.word	0x00001350
    5380:	000013ac 	.word	0x000013ac
    5384:	000013ac 	.word	0x000013ac
    5388:	0000134a 	.word	0x0000134a
    538c:	0000134a 	.word	0x0000134a
    5390:	00001366 	.word	0x00001366
    5394:	00001356 	.word	0x00001356
    5398:	0000136c 	.word	0x0000136c
    539c:	0000139a 	.word	0x0000139a
    53a0:	000015d4 	.word	0x000015d4
    53a4:	00001634 	.word	0x00001634
    53a8:	00001634 	.word	0x00001634
    53ac:	000015b4 	.word	0x000015b4
    53b0:	000015c6 	.word	0x000015c6
    53b4:	000015e2 	.word	0x000015e2
    53b8:	000015b8 	.word	0x000015b8
    53bc:	000015f0 	.word	0x000015f0
    53c0:	00001624 	.word	0x00001624
    53c4:	42002c00 	.word	0x42002c00
    53c8:	42003000 	.word	0x42003000
    53cc:	42003400 	.word	0x42003400
    53d0:	001c1c1b 	.word	0x001c1c1b
    53d4:	10000800 	.word	0x10000800
    53d8:	00002000 	.word	0x00002000
    53dc:	00002ad0 	.word	0x00002ad0
    53e0:	00002c44 	.word	0x00002c44
    53e4:	00002c4e 	.word	0x00002c4e
    53e8:	00002de4 	.word	0x00002de4
    53ec:	00002dec 	.word	0x00002dec
    53f0:	000033ba 	.word	0x000033ba
    53f4:	00003478 	.word	0x00003478
    53f8:	000033c4 	.word	0x000033c4
    53fc:	000033e4 	.word	0x000033e4
    5400:	00003478 	.word	0x00003478
    5404:	00003406 	.word	0x00003406
    5408:	00003478 	.word	0x00003478
    540c:	00003448 	.word	0x00003448

00005410 <tc_interrupt_vectors.11766>:
    5410:	00141312 20756f59 6b636f52 00000000     ....You Rock....
    5420:	74736554 75636553 79746972 3079654b     TestSecurityKey0
    5430:	00000000 73696874 636f7220 0000736b     ....this rocks..
    5440:	00000043                                C...

00005444 <_global_impure_ptr>:
    5444:	2000000c                                ... 

00005448 <__sf_fake_stdin>:
	...

00005468 <__sf_fake_stdout>:
	...

00005488 <__sf_fake_stderr>:
	...

000054a8 <_init>:
    54a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    54aa:	46c0      	nop			; (mov r8, r8)
    54ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
    54ae:	bc08      	pop	{r3}
    54b0:	469e      	mov	lr, r3
    54b2:	4770      	bx	lr

000054b4 <__init_array_start>:
    54b4:	000000dd 	.word	0x000000dd

000054b8 <_fini>:
    54b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    54ba:	46c0      	nop			; (mov r8, r8)
    54bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
    54be:	bc08      	pop	{r3}
    54c0:	469e      	mov	lr, r3
    54c2:	4770      	bx	lr

000054c4 <__fini_array_start>:
    54c4:	000000b5 	.word	0x000000b5
