0.6
2018.1
Apr  4 2018
19:30:32
D:/CPU_single_circle3/CPU_single_circle3.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
D:/CPU_single_circle3/CPU_single_circle3.srcs/sim_1/new/CPU.sim,1669017583,verilog,,,,CPU_sim,,,,,,,,
D:/CPU_single_circle3/CPU_single_circle3.srcs/sources_1/new/ALU.v,1669020585,verilog,,D:/CPU_single_circle3/CPU_single_circle3.srcs/sources_1/new/ALUControl.v,,ALU,,,,,,,,
D:/CPU_single_circle3/CPU_single_circle3.srcs/sources_1/new/ALUControl.v,1669017527,verilog,,D:/CPU_single_circle3/CPU_single_circle3.srcs/sources_1/new/Adder.v,,ALUControl,,,,,,,,
D:/CPU_single_circle3/CPU_single_circle3.srcs/sources_1/new/Adder.v,1669028700,verilog,,D:/CPU_single_circle3/CPU_single_circle3.srcs/sources_1/new/CPU.v,,Adder,,,,,,,,
D:/CPU_single_circle3/CPU_single_circle3.srcs/sources_1/new/CPU.v,1669038067,verilog,,D:/CPU_single_circle3/CPU_single_circle3.srcs/sources_1/new/Control.v,,CPU,,,,,,,,
D:/CPU_single_circle3/CPU_single_circle3.srcs/sources_1/new/Control.v,1669020916,verilog,,D:/CPU_single_circle3/CPU_single_circle3.srcs/sources_1/new/DataMem.v,,Control,,,,,,,,
D:/CPU_single_circle3/CPU_single_circle3.srcs/sources_1/new/DataMem.v,1669036724,verilog,,D:/CPU_single_circle3/CPU_single_circle3.srcs/sources_1/new/InsMem.v,,DataMem,,,,,,,,
D:/CPU_single_circle3/CPU_single_circle3.srcs/sources_1/new/InsMem.v,1669036724,verilog,,D:/CPU_single_circle3/CPU_single_circle3.srcs/sources_1/new/Mulx.v,,InsMem,,,,,,,,
D:/CPU_single_circle3/CPU_single_circle3.srcs/sources_1/new/Mulx.v,1669017526,verilog,,D:/CPU_single_circle3/CPU_single_circle3.srcs/sources_1/new/PC.v,,Mulx,,,,,,,,
D:/CPU_single_circle3/CPU_single_circle3.srcs/sources_1/new/PC.v,1669017526,verilog,,D:/CPU_single_circle3/CPU_single_circle3.srcs/sources_1/new/PCAdder4.v,,PC,,,,,,,,
D:/CPU_single_circle3/CPU_single_circle3.srcs/sources_1/new/PCAdder4.v,1669017526,verilog,,D:/CPU_single_circle3/CPU_single_circle3.srcs/sources_1/new/Registers.v,,PCAdder4,,,,,,,,
D:/CPU_single_circle3/CPU_single_circle3.srcs/sources_1/new/Registers.v,1669029600,verilog,,D:/CPU_single_circle3/CPU_single_circle3.srcs/sim_1/new/CPU.sim,,Registers,,,,,,,,
