-- Catapult System Level Synthesis: Report                                              
-- -------------------------------- ---------------------------------------------------
-- Version:                         2011a.41 Production Release                         
-- Build Date:                      Thu Apr  7 20:28:55 PDT 2011                        
                                                                                        
-- Generated by:                    ss@DESKTOP-UB05SU4                                  
-- Generated date:                  Tue Apr 09 16:37:10 +0430 2019                      

Solution Settings: Adding.v7
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/ESL.c
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /Adding/core                       18      89         90            0  0          
    Design Total:                      18      89         90            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /Adding/core             
    
  I/O Data Ranges
    Port       Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ---------- ---- -------- --------- --------- ------- -------- --------
    A:rsc.z    IN   Unsigned         8                                     
    B:rsc.z    IN   Unsigned         8                                     
    C:rsc.z    IN   Unsigned         8                                     
    D:rsc.z    IN   Unsigned         8                                     
    E:rsc.z    IN   Unsigned         8                                     
    clk        IN   Unsigned         1                                     
    rst        IN   Unsigned         1                                     
    Temp:rsc.z OUT  Unsigned        64                                     
    
  Memory Resources
    Resource Name: /Adding/A:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 8
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable  Indices Phys Memory Address     
      --------- ------- -----------------------
      /Adding/A     0:7 00000000-00000000 (0-0) 
      
    Resource Name: /Adding/B:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 8
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable  Indices Phys Memory Address     
      --------- ------- -----------------------
      /Adding/B     0:7 00000000-00000000 (0-0) 
      
    Resource Name: /Adding/C:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 8
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable  Indices Phys Memory Address     
      --------- ------- -----------------------
      /Adding/C     0:7 00000000-00000000 (0-0) 
      
    Resource Name: /Adding/D:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 8
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable  Indices Phys Memory Address     
      --------- ------- -----------------------
      /Adding/D     0:7 00000000-00000000 (0-0) 
      
    Resource Name: /Adding/E:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 8
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable  Indices Phys Memory Address     
      --------- ------- -----------------------
      /Adding/E     0:7 00000000-00000000 (0-0) 
      
    Resource Name: /Adding/Temp:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable     Indices Phys Memory Address     
      ------------ ------- -----------------------
      /Adding/Temp    0:63 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process      Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    ------------ ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /Adding/core main               Infinite       2           90    1.80 us                       
    /Adding/core   out                    11       2           88    1.76 us                       
    /Adding/core    in                     6       1            6  120.00 ns                       
    
  Loop Execution Profile
    Process      Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ------------ ---------------- ------------ -------------------------- ----------------- --------
    /Adding/core main                       2                        2.22               90           
    /Adding/core   out                     22                       24.44               88           
    /Adding/core    in                     66                       73.33               66           
    
  End of Report
