\doxysection{DMA\+\_\+\+Request\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_d_m_a___request___type_def}{}\label{struct_d_m_a___request___type_def}\index{DMA\_Request\_TypeDef@{DMA\_Request\_TypeDef}}


{\ttfamily \#include $<$stm32l471xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___request___type_def_a8d5130e778eb9b27f300d322abb91aea}{CSELR}}
\end{DoxyCompactItemize}


\doxysubsection{Field Documentation}
\Hypertarget{struct_d_m_a___request___type_def_a8d5130e778eb9b27f300d322abb91aea}\index{DMA\_Request\_TypeDef@{DMA\_Request\_TypeDef}!CSELR@{CSELR}}
\index{CSELR@{CSELR}!DMA\_Request\_TypeDef@{DMA\_Request\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSELR}{CSELR}}
{\footnotesize\ttfamily \label{struct_d_m_a___request___type_def_a8d5130e778eb9b27f300d322abb91aea} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSELR}

DMA channel selection register ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
src/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{stm32l471xx_8h}{stm32l471xx.\+h}}\end{DoxyCompactItemize}
