module top_module(
    output reg zero = 0
);
    
endmodule
