5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd param15.vcd -o param15.cdd -v param15.v
3 0 $root $root NA 0 0 1
3 0 main main param15.v 9 31 1
2 1 16 8000c 2 3d 12100a 0 0 1 2 1102 $u0
1 foo 0 80000 1 0 31 0 40 1 55 55 55 55 55 55 55 55 55 55
1 bar 0 80000 1 0 31 0 2 1 4
1 a 14 83000b 1 0 39 0 40 1 daa faa faa faa faa faa faa faa faa faa
4 1 0 0
3 1 main.$u0 main.$u0 param15.v 0 20 1
2 2 17 50007 1 32 8 0 0 bar
2 3 17 10001 0 1 400 0 0 a
2 4 17 10007 1 37 1100a 2 3
2 5 18 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 6 18 10002 2 2c 22000a 5 0 32 2 aa aa aa aa aa aa aa aa
2 7 19 50007 1 32 8 0 0 foo
2 8 19 10001 0 1 400 0 0 a
2 9 19 10007 1 37 a 7 8
4 9 0 0
4 6 9 0
4 4 6 6
3 1 main.$u1 main.$u1 param15.v 0 29 1
