;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit Control : 
  module Control : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<7>, flip rs1_no : UInt<5>, flip rd_no : UInt<5>, mem_write : UInt<1>, branch : UInt<1>, mem_read : UInt<1>, reg_write : UInt<1>, men_to_reg : UInt<1>, alu_operation : UInt<4>, operand_A : UInt<3>, operand_B : UInt<2>, extend : UInt<2>, next_pc_sel : UInt<2>, avl_ope : UInt<2>, is_I : UInt<1>, is_V : UInt<1>}
    
    io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 28:15]
    node _T = eq(io.opcode, UInt<6>("h033")) @[CONTROL.scala 30:18]
    when _T : @[CONTROL.scala 30:29]
      io.mem_write <= UInt<1>("h00") @[CONTROL.scala 31:18]
      io.branch <= UInt<1>("h00") @[CONTROL.scala 32:15]
      io.mem_read <= UInt<1>("h00") @[CONTROL.scala 33:17]
      io.reg_write <= UInt<1>("h01") @[CONTROL.scala 34:18]
      io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 35:19]
      io.alu_operation <= UInt<1>("h00") @[CONTROL.scala 36:22]
      io.operand_A <= UInt<1>("h00") @[CONTROL.scala 37:18]
      io.operand_B <= UInt<1>("h00") @[CONTROL.scala 38:18]
      io.extend <= UInt<1>("h00") @[CONTROL.scala 39:15]
      io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 40:20]
      io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 41:16]
      io.is_I <= UInt<1>("h01") @[CONTROL.scala 42:13]
      io.is_V <= UInt<1>("h00") @[CONTROL.scala 43:13]
      skip @[CONTROL.scala 30:29]
    else : @[CONTROL.scala 45:35]
      node _T_1 = eq(io.opcode, UInt<5>("h013")) @[CONTROL.scala 45:24]
      when _T_1 : @[CONTROL.scala 45:35]
        io.mem_write <= UInt<1>("h00") @[CONTROL.scala 46:18]
        io.branch <= UInt<1>("h00") @[CONTROL.scala 47:15]
        io.mem_read <= UInt<1>("h00") @[CONTROL.scala 48:17]
        io.reg_write <= UInt<1>("h01") @[CONTROL.scala 49:18]
        io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 50:19]
        io.alu_operation <= UInt<1>("h01") @[CONTROL.scala 51:22]
        io.operand_A <= UInt<1>("h00") @[CONTROL.scala 52:18]
        io.operand_B <= UInt<1>("h01") @[CONTROL.scala 53:18]
        io.extend <= UInt<1>("h00") @[CONTROL.scala 54:15]
        io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 55:20]
        io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 56:16]
        io.is_I <= UInt<1>("h01") @[CONTROL.scala 57:13]
        io.is_V <= UInt<1>("h00") @[CONTROL.scala 58:13]
        skip @[CONTROL.scala 45:35]
      else : @[CONTROL.scala 60:35]
        node _T_2 = eq(io.opcode, UInt<6>("h023")) @[CONTROL.scala 60:24]
        when _T_2 : @[CONTROL.scala 60:35]
          io.mem_write <= UInt<1>("h01") @[CONTROL.scala 61:18]
          io.branch <= UInt<1>("h00") @[CONTROL.scala 62:15]
          io.mem_read <= UInt<1>("h00") @[CONTROL.scala 63:17]
          io.reg_write <= UInt<1>("h00") @[CONTROL.scala 64:18]
          io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 65:19]
          io.alu_operation <= UInt<3>("h05") @[CONTROL.scala 66:22]
          io.operand_A <= UInt<1>("h00") @[CONTROL.scala 67:18]
          io.operand_B <= UInt<1>("h01") @[CONTROL.scala 68:18]
          io.extend <= UInt<1>("h01") @[CONTROL.scala 69:15]
          io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 70:20]
          io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 71:16]
          io.is_I <= UInt<1>("h01") @[CONTROL.scala 72:13]
          io.is_V <= UInt<1>("h00") @[CONTROL.scala 73:13]
          skip @[CONTROL.scala 60:35]
        else : @[CONTROL.scala 75:34]
          node _T_3 = eq(io.opcode, UInt<2>("h03")) @[CONTROL.scala 75:24]
          when _T_3 : @[CONTROL.scala 75:34]
            io.mem_write <= UInt<1>("h00") @[CONTROL.scala 76:18]
            io.branch <= UInt<1>("h00") @[CONTROL.scala 77:15]
            io.mem_read <= UInt<1>("h01") @[CONTROL.scala 78:17]
            io.reg_write <= UInt<1>("h01") @[CONTROL.scala 79:18]
            io.men_to_reg <= UInt<1>("h01") @[CONTROL.scala 80:19]
            io.alu_operation <= UInt<3>("h04") @[CONTROL.scala 81:22]
            io.operand_A <= UInt<1>("h00") @[CONTROL.scala 82:18]
            io.operand_B <= UInt<1>("h01") @[CONTROL.scala 83:18]
            io.extend <= UInt<1>("h00") @[CONTROL.scala 84:15]
            io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 85:20]
            io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 86:16]
            io.is_I <= UInt<1>("h01") @[CONTROL.scala 87:13]
            io.is_V <= UInt<1>("h00") @[CONTROL.scala 88:13]
            skip @[CONTROL.scala 75:34]
          else : @[CONTROL.scala 90:35]
            node _T_4 = eq(io.opcode, UInt<7>("h063")) @[CONTROL.scala 90:24]
            when _T_4 : @[CONTROL.scala 90:35]
              io.mem_write <= UInt<1>("h00") @[CONTROL.scala 91:18]
              io.branch <= UInt<1>("h01") @[CONTROL.scala 92:15]
              io.mem_read <= UInt<1>("h00") @[CONTROL.scala 93:17]
              io.reg_write <= UInt<1>("h00") @[CONTROL.scala 94:18]
              io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 95:19]
              io.alu_operation <= UInt<2>("h02") @[CONTROL.scala 96:22]
              io.operand_A <= UInt<1>("h00") @[CONTROL.scala 97:18]
              io.operand_B <= UInt<1>("h00") @[CONTROL.scala 98:18]
              io.extend <= UInt<1>("h00") @[CONTROL.scala 99:15]
              io.next_pc_sel <= UInt<1>("h01") @[CONTROL.scala 100:20]
              io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 101:16]
              io.is_I <= UInt<1>("h01") @[CONTROL.scala 102:13]
              io.is_V <= UInt<1>("h00") @[CONTROL.scala 103:13]
              skip @[CONTROL.scala 90:35]
            else : @[CONTROL.scala 105:36]
              node _T_5 = eq(io.opcode, UInt<7>("h06f")) @[CONTROL.scala 105:24]
              when _T_5 : @[CONTROL.scala 105:36]
                io.mem_write <= UInt<1>("h00") @[CONTROL.scala 106:18]
                io.branch <= UInt<1>("h00") @[CONTROL.scala 107:15]
                io.mem_read <= UInt<1>("h00") @[CONTROL.scala 108:17]
                io.reg_write <= UInt<1>("h01") @[CONTROL.scala 109:18]
                io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 110:19]
                io.alu_operation <= UInt<2>("h03") @[CONTROL.scala 111:22]
                io.operand_A <= UInt<1>("h01") @[CONTROL.scala 112:18]
                io.operand_B <= UInt<1>("h00") @[CONTROL.scala 113:18]
                io.extend <= UInt<1>("h00") @[CONTROL.scala 114:15]
                io.next_pc_sel <= UInt<2>("h02") @[CONTROL.scala 115:20]
                io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 116:16]
                io.is_I <= UInt<1>("h01") @[CONTROL.scala 117:13]
                io.is_V <= UInt<1>("h00") @[CONTROL.scala 118:13]
                skip @[CONTROL.scala 105:36]
              else : @[CONTROL.scala 120:36]
                node _T_6 = eq(io.opcode, UInt<7>("h067")) @[CONTROL.scala 120:24]
                when _T_6 : @[CONTROL.scala 120:36]
                  io.mem_write <= UInt<1>("h00") @[CONTROL.scala 121:18]
                  io.branch <= UInt<1>("h00") @[CONTROL.scala 122:15]
                  io.mem_read <= UInt<1>("h00") @[CONTROL.scala 123:17]
                  io.reg_write <= UInt<1>("h01") @[CONTROL.scala 124:18]
                  io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 125:19]
                  io.alu_operation <= UInt<2>("h03") @[CONTROL.scala 126:22]
                  io.operand_A <= UInt<1>("h01") @[CONTROL.scala 127:18]
                  io.operand_B <= UInt<1>("h00") @[CONTROL.scala 128:18]
                  io.extend <= UInt<1>("h00") @[CONTROL.scala 129:15]
                  io.next_pc_sel <= UInt<2>("h03") @[CONTROL.scala 130:20]
                  io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 131:16]
                  io.is_I <= UInt<1>("h01") @[CONTROL.scala 132:13]
                  io.is_V <= UInt<1>("h00") @[CONTROL.scala 133:13]
                  skip @[CONTROL.scala 120:36]
                else : @[CONTROL.scala 135:35]
                  node _T_7 = eq(io.opcode, UInt<6>("h037")) @[CONTROL.scala 135:24]
                  when _T_7 : @[CONTROL.scala 135:35]
                    io.mem_write <= UInt<1>("h00") @[CONTROL.scala 136:18]
                    io.branch <= UInt<1>("h00") @[CONTROL.scala 137:15]
                    io.mem_read <= UInt<1>("h00") @[CONTROL.scala 138:17]
                    io.reg_write <= UInt<1>("h01") @[CONTROL.scala 139:18]
                    io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 140:19]
                    io.alu_operation <= UInt<3>("h06") @[CONTROL.scala 141:22]
                    io.operand_A <= UInt<2>("h03") @[CONTROL.scala 142:18]
                    io.operand_B <= UInt<1>("h01") @[CONTROL.scala 143:18]
                    io.extend <= UInt<2>("h02") @[CONTROL.scala 144:15]
                    io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 145:20]
                    io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 146:16]
                    io.is_I <= UInt<1>("h01") @[CONTROL.scala 147:13]
                    io.is_V <= UInt<1>("h00") @[CONTROL.scala 148:13]
                    skip @[CONTROL.scala 135:35]
                  else : @[CONTROL.scala 150:35]
                    node _T_8 = eq(io.opcode, UInt<5>("h017")) @[CONTROL.scala 150:24]
                    when _T_8 : @[CONTROL.scala 150:35]
                      io.mem_write <= UInt<1>("h00") @[CONTROL.scala 151:18]
                      io.branch <= UInt<1>("h00") @[CONTROL.scala 152:15]
                      io.mem_read <= UInt<1>("h00") @[CONTROL.scala 153:17]
                      io.reg_write <= UInt<1>("h01") @[CONTROL.scala 154:18]
                      io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 155:19]
                      io.alu_operation <= UInt<3>("h07") @[CONTROL.scala 156:22]
                      io.operand_A <= UInt<2>("h02") @[CONTROL.scala 157:18]
                      io.operand_B <= UInt<1>("h01") @[CONTROL.scala 158:18]
                      io.extend <= UInt<2>("h02") @[CONTROL.scala 159:15]
                      io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 160:20]
                      io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 161:16]
                      io.is_I <= UInt<1>("h01") @[CONTROL.scala 162:13]
                      io.is_V <= UInt<1>("h00") @[CONTROL.scala 163:13]
                      skip @[CONTROL.scala 150:35]
                    else : @[CONTROL.scala 165:35]
                      node _T_9 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 165:24]
                      when _T_9 : @[CONTROL.scala 165:35]
                        io.mem_write <= UInt<1>("h00") @[CONTROL.scala 166:18]
                        io.branch <= UInt<1>("h00") @[CONTROL.scala 167:15]
                        io.mem_read <= UInt<1>("h00") @[CONTROL.scala 168:17]
                        io.reg_write <= UInt<1>("h01") @[CONTROL.scala 169:18]
                        io.men_to_reg <= UInt<1>("h01") @[CONTROL.scala 170:19]
                        io.alu_operation <= UInt<4>("h08") @[CONTROL.scala 171:22]
                        io.operand_A <= UInt<3>("h04") @[CONTROL.scala 172:18]
                        io.operand_B <= UInt<2>("h02") @[CONTROL.scala 173:18]
                        io.extend <= UInt<1>("h00") @[CONTROL.scala 174:15]
                        io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 175:20]
                        io.is_I <= UInt<1>("h00") @[CONTROL.scala 176:13]
                        io.is_V <= UInt<1>("h01") @[CONTROL.scala 177:13]
                        node _T_10 = neq(io.rs1_no, UInt<1>("h00")) @[CONTROL.scala 179:21]
                        when _T_10 : @[CONTROL.scala 179:30]
                          io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 180:20]
                          skip @[CONTROL.scala 179:30]
                        else : @[CONTROL.scala 181:57]
                          node _T_11 = eq(io.rs1_no, UInt<1>("h00")) @[CONTROL.scala 181:28]
                          node _T_12 = neq(io.rd_no, UInt<1>("h00")) @[CONTROL.scala 181:48]
                          node _T_13 = and(_T_11, _T_12) @[CONTROL.scala 181:36]
                          when _T_13 : @[CONTROL.scala 181:57]
                            io.avl_ope <= UInt<1>("h01") @[CONTROL.scala 182:20]
                            skip @[CONTROL.scala 181:57]
                          else : @[CONTROL.scala 183:57]
                            node _T_14 = eq(io.rs1_no, UInt<1>("h00")) @[CONTROL.scala 183:28]
                            node _T_15 = eq(io.rd_no, UInt<1>("h00")) @[CONTROL.scala 183:48]
                            node _T_16 = and(_T_14, _T_15) @[CONTROL.scala 183:36]
                            when _T_16 : @[CONTROL.scala 183:57]
                              io.avl_ope <= UInt<2>("h02") @[CONTROL.scala 184:20]
                              skip @[CONTROL.scala 183:57]
                            else : @[CONTROL.scala 185:17]
                              io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 186:20]
                              skip @[CONTROL.scala 185:17]
                        skip @[CONTROL.scala 165:35]
                      else : @[CONTROL.scala 190:13]
                        io.mem_write <= UInt<1>("h00") @[CONTROL.scala 191:18]
                        io.branch <= UInt<1>("h00") @[CONTROL.scala 192:15]
                        io.mem_read <= UInt<1>("h00") @[CONTROL.scala 193:17]
                        io.reg_write <= UInt<1>("h00") @[CONTROL.scala 194:18]
                        io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 195:19]
                        io.alu_operation <= UInt<1>("h00") @[CONTROL.scala 196:22]
                        io.operand_A <= UInt<1>("h00") @[CONTROL.scala 197:18]
                        io.operand_B <= UInt<1>("h00") @[CONTROL.scala 198:18]
                        io.extend <= UInt<1>("h00") @[CONTROL.scala 199:15]
                        io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 200:20]
                        io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 201:16]
                        io.is_I <= UInt<1>("h00") @[CONTROL.scala 202:13]
                        io.is_V <= UInt<1>("h00") @[CONTROL.scala 203:13]
                        skip @[CONTROL.scala 190:13]
    
