###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         4837   # Number of WRITE/WRITEP commands
num_reads_done                 =       262383   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       219895   # Number of read row buffer hits
num_read_cmds                  =       262383   # Number of READ/READP commands
num_writes_done                =         4840   # Number of read requests issued
num_write_row_hits             =         3300   # Number of write row buffer hits
num_act_cmds                   =        44096   # Number of ACT commands
num_pre_cmds                   =        44075   # Number of PRE commands
num_ondemand_pres              =        26537   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8884099   # Cyles of rank active rank.0
rank_active_cycles.1           =      8482096   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1115901   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1517904   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       241598   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1138   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          337   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          462   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1102   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2054   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5414   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          648   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           35   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           24   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14411   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =            5   # Write cmd latency (cycles)
write_latency[60-79]           =           24   # Write cmd latency (cycles)
write_latency[80-99]           =           67   # Write cmd latency (cycles)
write_latency[100-119]         =           78   # Write cmd latency (cycles)
write_latency[120-139]         =          129   # Write cmd latency (cycles)
write_latency[140-159]         =          157   # Write cmd latency (cycles)
write_latency[160-179]         =          161   # Write cmd latency (cycles)
write_latency[180-199]         =          141   # Write cmd latency (cycles)
write_latency[200-]            =         4070   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       144496   # Read request latency (cycles)
read_latency[40-59]            =        44331   # Read request latency (cycles)
read_latency[60-79]            =        28898   # Read request latency (cycles)
read_latency[80-99]            =         7291   # Read request latency (cycles)
read_latency[100-119]          =         6149   # Read request latency (cycles)
read_latency[120-139]          =         4407   # Read request latency (cycles)
read_latency[140-159]          =         2431   # Read request latency (cycles)
read_latency[160-179]          =         1959   # Read request latency (cycles)
read_latency[180-199]          =         1640   # Read request latency (cycles)
read_latency[200-]             =        20781   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.41463e+07   # Write energy
read_energy                    =  1.05793e+09   # Read energy
act_energy                     =  1.20647e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.35632e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.28594e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.54368e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.29283e+09   # Active standby energy rank.1
average_read_latency           =      77.2263   # Average read request latency (cycles)
average_interarrival           =      37.4208   # Average request interarrival latency (cycles)
total_energy                   =  1.40081e+10   # Total energy (pJ)
average_power                  =      1400.81   # Average power (mW)
average_bandwidth              =       2.2803   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         6033   # Number of WRITE/WRITEP commands
num_reads_done                 =       279962   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       229795   # Number of read row buffer hits
num_read_cmds                  =       279962   # Number of READ/READP commands
num_writes_done                =         6033   # Number of read requests issued
num_write_row_hits             =         4525   # Number of write row buffer hits
num_act_cmds                   =        51774   # Number of ACT commands
num_pre_cmds                   =        51745   # Number of PRE commands
num_ondemand_pres              =        33134   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8667376   # Cyles of rank active rank.0
rank_active_cycles.1           =      8589086   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1332624   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1410914   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       260556   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          909   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          348   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          481   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1117   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2096   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5413   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          617   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           29   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           18   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14411   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           11   # Write cmd latency (cycles)
write_latency[40-59]           =           11   # Write cmd latency (cycles)
write_latency[60-79]           =           23   # Write cmd latency (cycles)
write_latency[80-99]           =           51   # Write cmd latency (cycles)
write_latency[100-119]         =           73   # Write cmd latency (cycles)
write_latency[120-139]         =          146   # Write cmd latency (cycles)
write_latency[140-159]         =          199   # Write cmd latency (cycles)
write_latency[160-179]         =          299   # Write cmd latency (cycles)
write_latency[180-199]         =          259   # Write cmd latency (cycles)
write_latency[200-]            =         4961   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       145760   # Read request latency (cycles)
read_latency[40-59]            =        46024   # Read request latency (cycles)
read_latency[60-79]            =        34250   # Read request latency (cycles)
read_latency[80-99]            =         9032   # Read request latency (cycles)
read_latency[100-119]          =         7591   # Read request latency (cycles)
read_latency[120-139]          =         5596   # Read request latency (cycles)
read_latency[140-159]          =         2646   # Read request latency (cycles)
read_latency[160-179]          =         2135   # Read request latency (cycles)
read_latency[180-199]          =         1705   # Read request latency (cycles)
read_latency[200-]             =        25223   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.01167e+07   # Write energy
read_energy                    =  1.12881e+09   # Read energy
act_energy                     =  1.41654e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   6.3966e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.77239e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.40844e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.35959e+09   # Active standby energy rank.1
average_read_latency           =      84.3542   # Average read request latency (cycles)
average_interarrival           =      34.9646   # Average request interarrival latency (cycles)
total_energy                   =  1.40902e+10   # Total energy (pJ)
average_power                  =      1409.02   # Average power (mW)
average_bandwidth              =      2.44049   # Average bandwidth
