INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Developer/core/vivado/coder16/coder.srcs/sources_1/new/coder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "Z:/Developer/core/vivado/coder16/coder.srcs/sim_1/new/coder_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_coder
