{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1473316960390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473316960391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 08 14:42:40 2016 " "Processing started: Thu Sep 08 14:42:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1473316960391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1473316960391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off itr_201c -c itr_201c " "Command: quartus_map --read_settings_files=on --write_settings_files=off itr_201c -c itr_201c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1473316960391 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1473316960846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wsd.v 1 1 " "Found 1 design units, including 1 entities, in source file wsd.v" { { "Info" "ISGN_ENTITY_NAME" "1 wsd " "Found entity 1: wsd" {  } { { "wsd.v" "" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/wsd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473316960935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473316960935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "itr_201c.v 1 1 " "Found 1 design units, including 1 entities, in source file itr_201c.v" { { "Info" "ISGN_ENTITY_NAME" "1 itr_201c " "Found entity 1: itr_201c" {  } { { "itr_201c.v" "" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/itr_201c.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473316960940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473316960940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file my_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_counter " "Found entity 1: my_counter" {  } { { "my_counter.v" "" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/my_counter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473316960943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473316960943 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "itr_201c " "Elaborating entity \"itr_201c\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1473316961003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_counter my_counter:C1 " "Elaborating entity \"my_counter\" for hierarchy \"my_counter:C1\"" {  } { { "itr_201c.v" "C1" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/itr_201c.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473316961012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter my_counter:C1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"my_counter:C1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "my_counter.v" "LPM_COUNTER_component" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/my_counter.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473316961090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_counter:C1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"my_counter:C1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "my_counter.v" "" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/my_counter.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473316961093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_counter:C1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"my_counter:C1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473316961094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473316961094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473316961094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473316961094 ""}  } { { "my_counter.v" "" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/my_counter.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1473316961094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0nh " "Found entity 1: cntr_0nh" {  } { { "db/cntr_0nh.tdf" "" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/db/cntr_0nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473316961184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473316961184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0nh my_counter:C1\|lpm_counter:LPM_COUNTER_component\|cntr_0nh:auto_generated " "Elaborating entity \"cntr_0nh\" for hierarchy \"my_counter:C1\|lpm_counter:LPM_COUNTER_component\|cntr_0nh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera_win7/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473316961188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wsd wsd:WSD1 " "Elaborating entity \"wsd\" for hierarchy \"wsd:WSD1\"" {  } { { "itr_201c.v" "WSD1" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/itr_201c.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473316961193 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "io_rdy VCC " "Pin \"io_rdy\" is stuck at VCC" {  } { { "itr_201c.v" "" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/itr_201c.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1473316962737 "|itr_201c|io_rdy"} { "Warning" "WMLS_MLS_STUCK_PIN" "irq_cpld\[3\] VCC " "Pin \"irq_cpld\[3\]\" is stuck at VCC" {  } { { "itr_201c.v" "" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/itr_201c.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1473316962737 "|itr_201c|irq_cpld[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1473316962737 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "itr_201c.v" "" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/itr_201c.v" 331 -1 0 } } { "itr_201c.v" "" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/itr_201c.v" 370 -1 0 } } { "itr_201c.v" "" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/itr_201c.v" 129 -1 0 } } { "itr_201c.v" "" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/itr_201c.v" 194 -1 0 } } { "itr_201c.v" "" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/itr_201c.v" 154 -1 0 } } { "itr_201c.v" "" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/itr_201c.v" 285 -1 0 } } { "itr_201c.v" "" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/itr_201c.v" 303 -1 0 } } { "itr_201c.v" "" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/itr_201c.v" 186 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1473316962746 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1473316963920 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpmc_cs_n\[1\] " "No output dependent on input pin \"gpmc_cs_n\[1\]\"" {  } { { "itr_201c.v" "" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/itr_201c.v" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473316963962 "|itr_201c|gpmc_cs_n[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpmc_cs_n\[2\] " "No output dependent on input pin \"gpmc_cs_n\[2\]\"" {  } { { "itr_201c.v" "" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/itr_201c.v" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1473316963962 "|itr_201c|gpmc_cs_n[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1473316963962 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "707 " "Implemented 707 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1473316963964 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1473316963964 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1473316963964 ""} { "Info" "ICUT_CUT_TM_LCELLS" "639 " "Implemented 639 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1473316963964 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1473316963964 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1473316964164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 08 14:42:44 2016 " "Processing ended: Thu Sep 08 14:42:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1473316964164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1473316964164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1473316964164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1473316964164 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1473316965766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473316965768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 08 14:42:45 2016 " "Processing started: Thu Sep 08 14:42:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1473316965768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1473316965768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off itr_201c -c itr_201c " "Command: quartus_fit --read_settings_files=off --write_settings_files=off itr_201c -c itr_201c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1473316965768 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1473316965900 ""}
{ "Info" "0" "" "Project  = itr_201c" {  } {  } 0 0 "Project  = itr_201c" 0 0 "Fitter" 0 0 1473316965901 ""}
{ "Info" "0" "" "Revision = itr_201c" {  } {  } 0 0 "Revision = itr_201c" 0 0 "Fitter" 0 0 1473316965902 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1473316966019 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "itr_201c EPM570T144C5 " "Selected device EPM570T144C5 for design \"itr_201c\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1473316966047 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1473316966118 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1473316966118 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1473316966274 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1473316966466 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1473316966466 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144C5 " "Device EPM1270T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1473316966466 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1473316966466 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1473316966466 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1473316966466 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "itr_201c.sdc " "Synopsys Design Constraints File file not found: 'itr_201c.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1473316966655 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1473316966656 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1473316966668 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1473316966668 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1473316966669 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1473316966669 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     clk_1mhz " "   1.000     clk_1mhz" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1473316966669 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     fpga_clk " "   1.000     fpga_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1473316966669 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 my_counter:C1\|lpm_counter:LPM_COUNTER_component\|cntr_0nh:auto_generated\|safe_q\[9\] " "   1.000 my_counter:C1\|lpm_counter:LPM_COUNTER_component\|cntr_0nh:auto_generated\|safe_q\[9\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1473316966669 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 pwm_clk_div\[2\] " "   1.000 pwm_clk_div\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1473316966669 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1473316966669 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1473316966686 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1473316966687 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1473316966702 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_1mhz Global clock in PIN 91 " "Automatically promoted signal \"clk_1mhz\" to use Global clock in PIN 91" {  } { { "itr_201c.v" "" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/itr_201c.v" 31 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1473316966733 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "fpga_clk Global clock in PIN 18 " "Automatically promoted signal \"fpga_clk\" to use Global clock in PIN 18" {  } { { "itr_201c.v" "" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/itr_201c.v" 23 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1473316966734 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "pwm_clk_div\[2\] Global clock " "Automatically promoted some destinations of signal \"pwm_clk_div\[2\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pwm_clk_div\[2\] " "Destination \"pwm_clk_div\[2\]\" may be non-global or may not use global clock" {  } { { "itr_201c.v" "" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/itr_201c.v" 191 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1473316966734 ""}  } { { "itr_201c.v" "" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/itr_201c.v" 191 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1473316966734 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "my_counter:C1\|lpm_counter:LPM_COUNTER_component\|cntr_0nh:auto_generated\|safe_q\[9\] Global clock " "Automatically promoted some destinations of signal \"my_counter:C1\|lpm_counter:LPM_COUNTER_component\|cntr_0nh:auto_generated\|safe_q\[9\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "my_counter:C1\|lpm_counter:LPM_COUNTER_component\|cntr_0nh:auto_generated\|counter_cella9 " "Destination \"my_counter:C1\|lpm_counter:LPM_COUNTER_component\|cntr_0nh:auto_generated\|counter_cella9\" may be non-global or may not use global clock" {  } { { "db/cntr_0nh.tdf" "" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/db/cntr_0nh.tdf" 114 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1473316966734 ""}  } { { "db/cntr_0nh.tdf" "" { Text "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/db/cntr_0nh.tdf" 114 8 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1473316966734 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1473316966734 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1473316966742 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1473316966789 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1473316966790 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1473316966873 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1473316966875 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1473316966875 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1473316966875 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473316966938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1473316967082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473316967120 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1473316967121 ""}
{ "Info" "IFITAPI_FITAPI_INFO_FITTER_RETRY_TIGHTER_LUT_REG_PACKING" "" "Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements" {  } {  } 0 170216 "Fitter cannot place all nodes on current device -- Fitter will automatically make another fitting attempt and tightly pack logic elements" 0 0 "Fitter" 0 -1 1473316967123 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1473316967126 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Minimize Area " "Fitter is using Minimize Area packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1473316967135 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1473316967225 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1473316967226 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1473316967226 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1473316967226 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473316967227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1473316967323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473316967818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1473316967833 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1473316969216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473316969216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1473316969300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "35 " "Router estimated average interconnect usage is 35% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 11 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1473316969697 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1473316969697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473316970360 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1473316970362 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1473316970382 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1473316970387 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/output_files/itr_201c.fit.smsg " "Generated suppressed messages file E:/360yunpan/RenShuPeng/My_design/ITR-201C_V20_160725/CPLD_160728/output_files/itr_201c.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1473316970553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "854 " "Peak virtual memory: 854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1473316970638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 08 14:42:50 2016 " "Processing ended: Thu Sep 08 14:42:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1473316970638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1473316970638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1473316970638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1473316970638 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1473316971942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473316971943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 08 14:42:51 2016 " "Processing started: Thu Sep 08 14:42:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1473316971943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1473316971943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off itr_201c -c itr_201c " "Command: quartus_asm --read_settings_files=off --write_settings_files=off itr_201c -c itr_201c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1473316971943 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1473316972341 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1473316972353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1473316972600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 08 14:42:52 2016 " "Processing ended: Thu Sep 08 14:42:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1473316972600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1473316972600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1473316972600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1473316972600 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1473316973512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1473316974284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473316974285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 08 14:42:53 2016 " "Processing started: Thu Sep 08 14:42:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1473316974285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1473316974285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta itr_201c -c itr_201c " "Command: quartus_sta itr_201c -c itr_201c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1473316974286 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1473316974414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1473316974580 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1473316974666 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1473316974667 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1473316974731 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1473316975579 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "itr_201c.sdc " "Synopsys Design Constraints File file not found: 'itr_201c.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1473316975689 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1473316975689 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_1mhz clk_1mhz " "create_clock -period 1.000 -name clk_1mhz clk_1mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1473316975692 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fpga_clk fpga_clk " "create_clock -period 1.000 -name fpga_clk fpga_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1473316975692 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pwm_clk_div\[2\] pwm_clk_div\[2\] " "create_clock -period 1.000 -name pwm_clk_div\[2\] pwm_clk_div\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1473316975692 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name my_counter:C1\|lpm_counter:LPM_COUNTER_component\|cntr_0nh:auto_generated\|safe_q\[9\] my_counter:C1\|lpm_counter:LPM_COUNTER_component\|cntr_0nh:auto_generated\|safe_q\[9\] " "create_clock -period 1.000 -name my_counter:C1\|lpm_counter:LPM_COUNTER_component\|cntr_0nh:auto_generated\|safe_q\[9\] my_counter:C1\|lpm_counter:LPM_COUNTER_component\|cntr_0nh:auto_generated\|safe_q\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1473316975692 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1473316975692 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1473316975703 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1473316975740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.053 " "Worst-case setup slack is -9.053" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473316975745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473316975745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.053     -1598.228 clk_1mhz  " "   -9.053     -1598.228 clk_1mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473316975745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.258      -116.478 pwm_clk_div\[2\]  " "   -7.258      -116.478 pwm_clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473316975745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.453      -233.230 fpga_clk  " "   -6.453      -233.230 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473316975745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.210        -4.385 my_counter:C1\|lpm_counter:LPM_COUNTER_component\|cntr_0nh:auto_generated\|safe_q\[9\]  " "   -1.210        -4.385 my_counter:C1\|lpm_counter:LPM_COUNTER_component\|cntr_0nh:auto_generated\|safe_q\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473316975745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1473316975745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.264 " "Worst-case hold slack is -2.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473316975753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473316975753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.264        -3.966 clk_1mhz  " "   -2.264        -3.966 clk_1mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473316975753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.430         0.000 my_counter:C1\|lpm_counter:LPM_COUNTER_component\|cntr_0nh:auto_generated\|safe_q\[9\]  " "    1.430         0.000 my_counter:C1\|lpm_counter:LPM_COUNTER_component\|cntr_0nh:auto_generated\|safe_q\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473316975753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.659         0.000 fpga_clk  " "    1.659         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473316975753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.672         0.000 pwm_clk_div\[2\]  " "    1.672         0.000 pwm_clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473316975753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1473316975753 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1473316975757 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1473316975762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473316975766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473316975766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 clk_1mhz  " "   -2.289        -2.289 clk_1mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473316975766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289        -2.289 fpga_clk  " "   -2.289        -2.289 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473316975766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234         0.000 my_counter:C1\|lpm_counter:LPM_COUNTER_component\|cntr_0nh:auto_generated\|safe_q\[9\]  " "    0.234         0.000 my_counter:C1\|lpm_counter:LPM_COUNTER_component\|cntr_0nh:auto_generated\|safe_q\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473316975766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234         0.000 pwm_clk_div\[2\]  " "    0.234         0.000 pwm_clk_div\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1473316975766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1473316975766 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1473316975962 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1473316975991 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1473316975993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1473316976079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 08 14:42:56 2016 " "Processing ended: Thu Sep 08 14:42:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1473316976079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1473316976079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1473316976079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1473316976079 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1473316976760 ""}
