# HLFF
Ngspice implementation of a Hybrid Latch Flip-Flop (HLFF) with testbench and simulation results. Includes setup time, clock-to-Q delay, and energy vs. delay analysis, showing the advantages of combining latch and flip-flop features for high-speed, low-power VLSI design.
