Starting…
Running 'Verilator.Lint'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_03-10-06/01-verilator-lint/verilator-lint.log]runs/RUN_2025-01-20_03-10-06/01-verilator-lint/verilator-lint.log[/link][/repr.filename]…
Running 'Checker.LintTimingConstructs'…
Check for Lint Timing Errors clear.
Running 'Checker.LintErrors'…
Check for Lint errors clear.
Running 'Checker.LintWarnings'…
492 Lint warnings found.
Running 'Yosys.JsonHeader'…
Logging subprocess to [repr.filename][link=file:///foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_03-10-06/05-yosys-jsonheader/yosys-jsonheader.log]runs/RUN_2025-01-20_03-10-06/05-yosys-jsonheader/yosys-jsonheader.log[/link][/repr.filename]…
Subprocess had a non-zero exit.
Last 10 line(s):
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_4'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: overall.v
overall.v:30: ERROR: syntax error, unexpected TOK_REG

Full log file: 'runs/RUN_2025-01-20_03-10-06/05-yosys-jsonheader/yosys-jsonheader.log'
