

================================================================
== Vitis HLS Report for 'systolic_array_k_64'
================================================================
* Date:           Tue Sep  5 22:42:38 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       76|       76| 0.253 us | 0.253 us |   70|   70| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%C_3_3_V_c = alloca i64"   --->   Operation 19 'alloca' 'C_3_3_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%C_3_2_V_c = alloca i64"   --->   Operation 20 'alloca' 'C_3_2_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%C_3_1_V_c = alloca i64"   --->   Operation 21 'alloca' 'C_3_1_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%C_3_0_V_c = alloca i64"   --->   Operation 22 'alloca' 'C_3_0_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%C_2_3_V_c = alloca i64"   --->   Operation 23 'alloca' 'C_2_3_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%C_2_2_V_c = alloca i64"   --->   Operation 24 'alloca' 'C_2_2_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%C_2_1_V_c = alloca i64"   --->   Operation 25 'alloca' 'C_2_1_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%C_2_0_V_c = alloca i64"   --->   Operation 26 'alloca' 'C_2_0_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%C_1_3_V_c = alloca i64"   --->   Operation 27 'alloca' 'C_1_3_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%C_1_2_V_c = alloca i64"   --->   Operation 28 'alloca' 'C_1_2_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%C_1_1_V_c = alloca i64"   --->   Operation 29 'alloca' 'C_1_1_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%C_1_0_V_c = alloca i64"   --->   Operation 30 'alloca' 'C_1_0_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%C_0_3_V_c = alloca i64"   --->   Operation 31 'alloca' 'C_0_3_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%C_0_2_V_c = alloca i64"   --->   Operation 32 'alloca' 'C_0_2_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%C_0_1_V_c = alloca i64"   --->   Operation 33 'alloca' 'C_0_1_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%C_0_0_V_c = alloca i64"   --->   Operation 34 'alloca' 'C_0_0_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%A_fifo_0_0 = alloca i64"   --->   Operation 35 'alloca' 'A_fifo_0_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%A_fifo_0_1 = alloca i64"   --->   Operation 36 'alloca' 'A_fifo_0_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%A_fifo_0_2 = alloca i64"   --->   Operation 37 'alloca' 'A_fifo_0_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%A_fifo_0_3 = alloca i64"   --->   Operation 38 'alloca' 'A_fifo_0_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%A_fifo_0_4 = alloca i64"   --->   Operation 39 'alloca' 'A_fifo_0_4' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%A_fifo_1_0 = alloca i64"   --->   Operation 40 'alloca' 'A_fifo_1_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%A_fifo_1_1 = alloca i64"   --->   Operation 41 'alloca' 'A_fifo_1_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%A_fifo_1_2 = alloca i64"   --->   Operation 42 'alloca' 'A_fifo_1_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%A_fifo_1_3 = alloca i64"   --->   Operation 43 'alloca' 'A_fifo_1_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%A_fifo_1_4 = alloca i64"   --->   Operation 44 'alloca' 'A_fifo_1_4' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%A_fifo_2_0 = alloca i64"   --->   Operation 45 'alloca' 'A_fifo_2_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%A_fifo_2_1 = alloca i64"   --->   Operation 46 'alloca' 'A_fifo_2_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%A_fifo_2_2 = alloca i64"   --->   Operation 47 'alloca' 'A_fifo_2_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%A_fifo_2_3 = alloca i64"   --->   Operation 48 'alloca' 'A_fifo_2_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%A_fifo_2_4 = alloca i64"   --->   Operation 49 'alloca' 'A_fifo_2_4' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%A_fifo_3_0 = alloca i64"   --->   Operation 50 'alloca' 'A_fifo_3_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%A_fifo_3_1 = alloca i64"   --->   Operation 51 'alloca' 'A_fifo_3_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%A_fifo_3_2 = alloca i64"   --->   Operation 52 'alloca' 'A_fifo_3_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%A_fifo_3_3 = alloca i64"   --->   Operation 53 'alloca' 'A_fifo_3_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%A_fifo_3_4 = alloca i64"   --->   Operation 54 'alloca' 'A_fifo_3_4' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%B_fifo_0_0 = alloca i64"   --->   Operation 55 'alloca' 'B_fifo_0_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%B_fifo_0_1 = alloca i64"   --->   Operation 56 'alloca' 'B_fifo_0_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%B_fifo_0_2 = alloca i64"   --->   Operation 57 'alloca' 'B_fifo_0_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%B_fifo_0_3 = alloca i64"   --->   Operation 58 'alloca' 'B_fifo_0_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%B_fifo_0_4 = alloca i64"   --->   Operation 59 'alloca' 'B_fifo_0_4' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%B_fifo_1_0 = alloca i64"   --->   Operation 60 'alloca' 'B_fifo_1_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%B_fifo_1_1 = alloca i64"   --->   Operation 61 'alloca' 'B_fifo_1_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%B_fifo_1_2 = alloca i64"   --->   Operation 62 'alloca' 'B_fifo_1_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%B_fifo_1_3 = alloca i64"   --->   Operation 63 'alloca' 'B_fifo_1_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%B_fifo_1_4 = alloca i64"   --->   Operation 64 'alloca' 'B_fifo_1_4' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%B_fifo_2_0 = alloca i64"   --->   Operation 65 'alloca' 'B_fifo_2_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%B_fifo_2_1 = alloca i64"   --->   Operation 66 'alloca' 'B_fifo_2_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%B_fifo_2_2 = alloca i64"   --->   Operation 67 'alloca' 'B_fifo_2_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%B_fifo_2_3 = alloca i64"   --->   Operation 68 'alloca' 'B_fifo_2_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%B_fifo_2_4 = alloca i64"   --->   Operation 69 'alloca' 'B_fifo_2_4' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%B_fifo_3_0 = alloca i64"   --->   Operation 70 'alloca' 'B_fifo_3_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%B_fifo_3_1 = alloca i64"   --->   Operation 71 'alloca' 'B_fifo_3_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%B_fifo_3_2 = alloca i64"   --->   Operation 72 'alloca' 'B_fifo_3_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%B_fifo_3_3 = alloca i64"   --->   Operation 73 'alloca' 'B_fifo_3_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%B_fifo_3_4 = alloca i64"   --->   Operation 74 'alloca' 'B_fifo_3_4' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 3> <FIFO>
ST_1 : Operation 75 [2/2] (0.00ns)   --->   "%call_ln0 = call void @systolic_array_k_64_Loop_data_load_proc290, i24 %A_loader_V_V, i24 %A_fifo_0_0, i24 %A_loader_1_V_V, i24 %A_fifo_1_0, i24 %A_loader_2_V_V, i24 %A_fifo_2_0, i24 %A_loader_3_V_V, i24 %A_fifo_3_0, i24 %B_loader_V_V, i24 %B_fifo_0_0, i24 %B_loader_1_V_V, i24 %B_fifo_1_0, i24 %B_loader_2_V_V, i24 %B_fifo_2_0, i24 %B_loader_3_V_V, i24 %B_fifo_3_0"   --->   Operation 75 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln0 = call void @systolic_array_k_64_Loop_data_load_proc290, i24 %A_loader_V_V, i24 %A_fifo_0_0, i24 %A_loader_1_V_V, i24 %A_fifo_1_0, i24 %A_loader_2_V_V, i24 %A_fifo_2_0, i24 %A_loader_3_V_V, i24 %A_fifo_3_0, i24 %B_loader_V_V, i24 %B_fifo_0_0, i24 %B_loader_1_V_V, i24 %B_fifo_1_0, i24 %B_loader_2_V_V, i24 %B_fifo_2_0, i24 %B_loader_3_V_V, i24 %B_fifo_3_0"   --->   Operation 76 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1291, i24 %A_fifo_0_0, i24 %A_fifo_0_1, i24 %B_fifo_0_0, i24 %B_fifo_0_1, i24 %C_0_0_V_c, void %call_ln0, void %call_ln0" [systolic_array.cpp:148]   --->   Operation 77 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1291, i24 %A_fifo_0_0, i24 %A_fifo_0_1, i24 %B_fifo_0_0, i24 %B_fifo_0_1, i24 %C_0_0_V_c, void %call_ln0, void %call_ln0" [systolic_array.cpp:148]   --->   Operation 78 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 79 [2/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1292, i24 %A_fifo_0_1, i24 %A_fifo_0_2, i24 %B_fifo_1_0, i24 %B_fifo_1_1, i24 %C_0_1_V_c, void %call_ln148, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 79 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 80 [2/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1295, i24 %A_fifo_1_0, i24 %A_fifo_1_1, i24 %B_fifo_0_1, i24 %B_fifo_0_2, i24 %C_1_0_V_c, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 80 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 81 [1/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1292, i24 %A_fifo_0_1, i24 %A_fifo_0_2, i24 %B_fifo_1_0, i24 %B_fifo_1_1, i24 %C_0_1_V_c, void %call_ln148, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 81 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1295, i24 %A_fifo_1_0, i24 %A_fifo_1_1, i24 %B_fifo_0_1, i24 %B_fifo_0_2, i24 %C_1_0_V_c, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 82 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 83 [2/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1293, i24 %A_fifo_0_2, i24 %A_fifo_0_3, i24 %B_fifo_2_0, i24 %B_fifo_2_1, i24 %C_0_2_V_c, void %call_ln148, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 83 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 84 [2/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1296, i24 %A_fifo_1_1, i24 %A_fifo_1_2, i24 %B_fifo_1_1, i24 %B_fifo_1_2, i24 %C_1_1_V_c, void %call_ln148, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 84 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 85 [2/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1299, i24 %A_fifo_2_0, i24 %A_fifo_2_1, i24 %B_fifo_0_2, i24 %B_fifo_0_3, i24 %C_2_0_V_c, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 85 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1293, i24 %A_fifo_0_2, i24 %A_fifo_0_3, i24 %B_fifo_2_0, i24 %B_fifo_2_1, i24 %C_0_2_V_c, void %call_ln148, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 86 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1296, i24 %A_fifo_1_1, i24 %A_fifo_1_2, i24 %B_fifo_1_1, i24 %B_fifo_1_2, i24 %C_1_1_V_c, void %call_ln148, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 87 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1299, i24 %A_fifo_2_0, i24 %A_fifo_2_1, i24 %B_fifo_0_2, i24 %B_fifo_0_3, i24 %C_2_0_V_c, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 88 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 89 [2/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1294, i24 %A_fifo_0_3, i24 %A_fifo_0_4, i24 %B_fifo_3_0, i24 %B_fifo_3_1, i24 %C_0_3_V_c, void %call_ln148, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 89 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 90 [2/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1297, i24 %A_fifo_1_2, i24 %A_fifo_1_3, i24 %B_fifo_2_1, i24 %B_fifo_2_2, i24 %C_1_2_V_c, void %call_ln148, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 90 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 91 [2/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1300, i24 %A_fifo_2_1, i24 %A_fifo_2_2, i24 %B_fifo_1_2, i24 %B_fifo_1_3, i24 %C_2_1_V_c, void %call_ln148, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 91 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 92 [2/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1303, i24 %A_fifo_3_0, i24 %A_fifo_3_1, i24 %B_fifo_0_3, i24 %B_fifo_0_4, i24 %C_3_0_V_c, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 92 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1294, i24 %A_fifo_0_3, i24 %A_fifo_0_4, i24 %B_fifo_3_0, i24 %B_fifo_3_1, i24 %C_0_3_V_c, void %call_ln148, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 93 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 94 [1/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1297, i24 %A_fifo_1_2, i24 %A_fifo_1_3, i24 %B_fifo_2_1, i24 %B_fifo_2_2, i24 %C_1_2_V_c, void %call_ln148, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 94 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 95 [1/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1300, i24 %A_fifo_2_1, i24 %A_fifo_2_2, i24 %B_fifo_1_2, i24 %B_fifo_1_3, i24 %C_2_1_V_c, void %call_ln148, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 95 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 96 [1/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1303, i24 %A_fifo_3_0, i24 %A_fifo_3_1, i24 %B_fifo_0_3, i24 %B_fifo_0_4, i24 %C_3_0_V_c, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 96 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 97 [2/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1298, i24 %A_fifo_1_3, i24 %A_fifo_1_4, i24 %B_fifo_3_1, i24 %B_fifo_3_2, i24 %C_1_3_V_c, void %call_ln148, void %call_ln148, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 97 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 98 [2/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1301, i24 %A_fifo_2_2, i24 %A_fifo_2_3, i24 %B_fifo_2_2, i24 %B_fifo_2_3, i24 %C_2_2_V_c, void %call_ln148, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 98 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 99 [2/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1304, i24 %A_fifo_3_1, i24 %A_fifo_3_2, i24 %B_fifo_1_3, i24 %B_fifo_1_4, i24 %C_3_1_V_c, void %call_ln148, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 99 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1298, i24 %A_fifo_1_3, i24 %A_fifo_1_4, i24 %B_fifo_3_1, i24 %B_fifo_3_2, i24 %C_1_3_V_c, void %call_ln148, void %call_ln148, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 100 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1301, i24 %A_fifo_2_2, i24 %A_fifo_2_3, i24 %B_fifo_2_2, i24 %B_fifo_2_3, i24 %C_2_2_V_c, void %call_ln148, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 101 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1304, i24 %A_fifo_3_1, i24 %A_fifo_3_2, i24 %B_fifo_1_3, i24 %B_fifo_1_4, i24 %C_3_1_V_c, void %call_ln148, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 102 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 103 [2/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1302, i24 %A_fifo_2_3, i24 %A_fifo_2_4, i24 %B_fifo_3_2, i24 %B_fifo_3_3, i24 %C_2_3_V_c, void %call_ln148, void %call_ln148, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 103 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 104 [2/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1305, i24 %A_fifo_3_2, i24 %A_fifo_3_3, i24 %B_fifo_2_3, i24 %B_fifo_2_4, i24 %C_3_2_V_c, void %call_ln148, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 104 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1302, i24 %A_fifo_2_3, i24 %A_fifo_2_4, i24 %B_fifo_3_2, i24 %B_fifo_3_3, i24 %C_2_3_V_c, void %call_ln148, void %call_ln148, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 105 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 106 [1/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1305, i24 %A_fifo_3_2, i24 %A_fifo_3_3, i24 %B_fifo_2_3, i24 %B_fifo_2_4, i24 %C_3_2_V_c, void %call_ln148, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 106 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 107 [2/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1306, i24 %A_fifo_3_3, i24 %A_fifo_3_4, i24 %B_fifo_3_3, i24 %B_fifo_3_4, i24 %C_3_3_V_c, void %call_ln148, void %call_ln148, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 107 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 108 [1/2] (0.00ns)   --->   "%call_ln148 = call void @PE.1306, i24 %A_fifo_3_3, i24 %A_fifo_3_4, i24 %B_fifo_3_3, i24 %B_fifo_3_4, i24 %C_3_3_V_c, void %call_ln148, void %call_ln148, void %call_ln148" [systolic_array.cpp:148]   --->   Operation 108 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 109 [2/2] (0.00ns)   --->   "%call_ln0 = call void @systolic_array_k_64_Loop_data_drain_AB_proc307, i24 %A_fifo_0_4, i24 %A_fifo_1_4, i24 %A_fifo_2_4, i24 %A_fifo_3_4, i24 %B_fifo_0_4, i24 %B_fifo_1_4, i24 %B_fifo_2_4, i24 %B_fifo_3_4, void %call_ln148, void %call_ln148"   --->   Operation 109 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 110 [2/2] (0.00ns)   --->   "%call_ln0 = call void @systolic_array_k_64_Loop_data_drain_C_proc308, i24 %C_0_0_V_c, i24 %C_0_1_V_c, i24 %C_0_2_V_c, i24 %C_0_3_V_c, i24 %C_drainer_V_V, i24 %C_1_0_V_c, i24 %C_1_1_V_c, i24 %C_1_2_V_c, i24 %C_1_3_V_c, i24 %C_drainer_1_V_V, i24 %C_2_0_V_c, i24 %C_2_1_V_c, i24 %C_2_2_V_c, i24 %C_2_3_V_c, i24 %C_drainer_2_V_V, i24 %C_3_0_V_c, i24 %C_3_1_V_c, i24 %C_3_2_V_c, i24 %C_3_3_V_c, i24 %C_drainer_3_V_V, void %call_ln148"   --->   Operation 110 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_drainer_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_drainer_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_drainer_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_drainer_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_loader_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_loader_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_loader_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_loader_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_loader_3_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_loader_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_loader_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_loader_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_20"   --->   Operation 123 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_OC_0_OC_0_str, i32, void @p_str, void @p_str, i32, i32, i24 %A_fifo_0_0, i24 %A_fifo_0_0"   --->   Operation 124 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_0_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "%empty_585 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_OC_0_OC_1_str, i32, void @p_str, void @p_str, i32, i32, i24 %A_fifo_0_1, i24 %A_fifo_0_1"   --->   Operation 126 'specchannel' 'empty_585' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_0_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%empty_586 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_OC_0_OC_2_str, i32, void @p_str, void @p_str, i32, i32, i24 %A_fifo_0_2, i24 %A_fifo_0_2"   --->   Operation 128 'specchannel' 'empty_586' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_0_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%empty_587 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_OC_0_OC_3_str, i32, void @p_str, void @p_str, i32, i32, i24 %A_fifo_0_3, i24 %A_fifo_0_3"   --->   Operation 130 'specchannel' 'empty_587' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_0_3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%empty_588 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_OC_0_OC_4_str, i32, void @p_str, void @p_str, i32, i32, i24 %A_fifo_0_4, i24 %A_fifo_0_4"   --->   Operation 132 'specchannel' 'empty_588' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_0_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "%empty_589 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_OC_1_OC_0_str, i32, void @p_str, void @p_str, i32, i32, i24 %A_fifo_1_0, i24 %A_fifo_1_0"   --->   Operation 134 'specchannel' 'empty_589' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_1_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "%empty_590 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_OC_1_OC_1_str, i32, void @p_str, void @p_str, i32, i32, i24 %A_fifo_1_1, i24 %A_fifo_1_1"   --->   Operation 136 'specchannel' 'empty_590' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_1_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%empty_591 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_OC_1_OC_2_str, i32, void @p_str, void @p_str, i32, i32, i24 %A_fifo_1_2, i24 %A_fifo_1_2"   --->   Operation 138 'specchannel' 'empty_591' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_1_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "%empty_592 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_OC_1_OC_3_str, i32, void @p_str, void @p_str, i32, i32, i24 %A_fifo_1_3, i24 %A_fifo_1_3"   --->   Operation 140 'specchannel' 'empty_592' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_1_3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%empty_593 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_OC_1_OC_4_str, i32, void @p_str, void @p_str, i32, i32, i24 %A_fifo_1_4, i24 %A_fifo_1_4"   --->   Operation 142 'specchannel' 'empty_593' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_1_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%empty_594 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_OC_2_OC_0_str, i32, void @p_str, void @p_str, i32, i32, i24 %A_fifo_2_0, i24 %A_fifo_2_0"   --->   Operation 144 'specchannel' 'empty_594' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_2_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "%empty_595 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_OC_2_OC_1_str, i32, void @p_str, void @p_str, i32, i32, i24 %A_fifo_2_1, i24 %A_fifo_2_1"   --->   Operation 146 'specchannel' 'empty_595' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_2_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%empty_596 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_OC_2_OC_2_str, i32, void @p_str, void @p_str, i32, i32, i24 %A_fifo_2_2, i24 %A_fifo_2_2"   --->   Operation 148 'specchannel' 'empty_596' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_2_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%empty_597 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_OC_2_OC_3_str, i32, void @p_str, void @p_str, i32, i32, i24 %A_fifo_2_3, i24 %A_fifo_2_3"   --->   Operation 150 'specchannel' 'empty_597' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_2_3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%empty_598 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_OC_2_OC_4_str, i32, void @p_str, void @p_str, i32, i32, i24 %A_fifo_2_4, i24 %A_fifo_2_4"   --->   Operation 152 'specchannel' 'empty_598' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_2_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%empty_599 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_OC_3_OC_0_str, i32, void @p_str, void @p_str, i32, i32, i24 %A_fifo_3_0, i24 %A_fifo_3_0"   --->   Operation 154 'specchannel' 'empty_599' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_3_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%empty_600 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_OC_3_OC_1_str, i32, void @p_str, void @p_str, i32, i32, i24 %A_fifo_3_1, i24 %A_fifo_3_1"   --->   Operation 156 'specchannel' 'empty_600' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_3_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "%empty_601 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_OC_3_OC_2_str, i32, void @p_str, void @p_str, i32, i32, i24 %A_fifo_3_2, i24 %A_fifo_3_2"   --->   Operation 158 'specchannel' 'empty_601' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_3_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 160 [1/1] (0.00ns)   --->   "%empty_602 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_OC_3_OC_3_str, i32, void @p_str, void @p_str, i32, i32, i24 %A_fifo_3_3, i24 %A_fifo_3_3"   --->   Operation 160 'specchannel' 'empty_602' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_3_3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%empty_603 = specchannel i32 @_ssdm_op_SpecChannel, void @A_fifo_OC_3_OC_4_str, i32, void @p_str, void @p_str, i32, i32, i24 %A_fifo_3_4, i24 %A_fifo_3_4"   --->   Operation 162 'specchannel' 'empty_603' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_fifo_3_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 164 [1/1] (0.00ns)   --->   "%empty_604 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_OC_0_OC_0_str, i32, void @p_str, void @p_str, i32, i32, i24 %B_fifo_0_0, i24 %B_fifo_0_0"   --->   Operation 164 'specchannel' 'empty_604' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_0_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "%empty_605 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_OC_0_OC_1_str, i32, void @p_str, void @p_str, i32, i32, i24 %B_fifo_0_1, i24 %B_fifo_0_1"   --->   Operation 166 'specchannel' 'empty_605' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_0_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 168 [1/1] (0.00ns)   --->   "%empty_606 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_OC_0_OC_2_str, i32, void @p_str, void @p_str, i32, i32, i24 %B_fifo_0_2, i24 %B_fifo_0_2"   --->   Operation 168 'specchannel' 'empty_606' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_0_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%empty_607 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_OC_0_OC_3_str, i32, void @p_str, void @p_str, i32, i32, i24 %B_fifo_0_3, i24 %B_fifo_0_3"   --->   Operation 170 'specchannel' 'empty_607' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_0_3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%empty_608 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_OC_0_OC_4_str, i32, void @p_str, void @p_str, i32, i32, i24 %B_fifo_0_4, i24 %B_fifo_0_4"   --->   Operation 172 'specchannel' 'empty_608' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_0_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (0.00ns)   --->   "%empty_609 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_OC_1_OC_0_str, i32, void @p_str, void @p_str, i32, i32, i24 %B_fifo_1_0, i24 %B_fifo_1_0"   --->   Operation 174 'specchannel' 'empty_609' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_1_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "%empty_610 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_OC_1_OC_1_str, i32, void @p_str, void @p_str, i32, i32, i24 %B_fifo_1_1, i24 %B_fifo_1_1"   --->   Operation 176 'specchannel' 'empty_610' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_1_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "%empty_611 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_OC_1_OC_2_str, i32, void @p_str, void @p_str, i32, i32, i24 %B_fifo_1_2, i24 %B_fifo_1_2"   --->   Operation 178 'specchannel' 'empty_611' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_1_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%empty_612 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_OC_1_OC_3_str, i32, void @p_str, void @p_str, i32, i32, i24 %B_fifo_1_3, i24 %B_fifo_1_3"   --->   Operation 180 'specchannel' 'empty_612' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_1_3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%empty_613 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_OC_1_OC_4_str, i32, void @p_str, void @p_str, i32, i32, i24 %B_fifo_1_4, i24 %B_fifo_1_4"   --->   Operation 182 'specchannel' 'empty_613' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_1_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%empty_614 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_OC_2_OC_0_str, i32, void @p_str, void @p_str, i32, i32, i24 %B_fifo_2_0, i24 %B_fifo_2_0"   --->   Operation 184 'specchannel' 'empty_614' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_2_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%empty_615 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_OC_2_OC_1_str, i32, void @p_str, void @p_str, i32, i32, i24 %B_fifo_2_1, i24 %B_fifo_2_1"   --->   Operation 186 'specchannel' 'empty_615' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_2_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 188 [1/1] (0.00ns)   --->   "%empty_616 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_OC_2_OC_2_str, i32, void @p_str, void @p_str, i32, i32, i24 %B_fifo_2_2, i24 %B_fifo_2_2"   --->   Operation 188 'specchannel' 'empty_616' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_2_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "%empty_617 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_OC_2_OC_3_str, i32, void @p_str, void @p_str, i32, i32, i24 %B_fifo_2_3, i24 %B_fifo_2_3"   --->   Operation 190 'specchannel' 'empty_617' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_2_3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%empty_618 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_OC_2_OC_4_str, i32, void @p_str, void @p_str, i32, i32, i24 %B_fifo_2_4, i24 %B_fifo_2_4"   --->   Operation 192 'specchannel' 'empty_618' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_2_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%empty_619 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_OC_3_OC_0_str, i32, void @p_str, void @p_str, i32, i32, i24 %B_fifo_3_0, i24 %B_fifo_3_0"   --->   Operation 194 'specchannel' 'empty_619' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_3_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 196 [1/1] (0.00ns)   --->   "%empty_620 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_OC_3_OC_1_str, i32, void @p_str, void @p_str, i32, i32, i24 %B_fifo_3_1, i24 %B_fifo_3_1"   --->   Operation 196 'specchannel' 'empty_620' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_3_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "%empty_621 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_OC_3_OC_2_str, i32, void @p_str, void @p_str, i32, i32, i24 %B_fifo_3_2, i24 %B_fifo_3_2"   --->   Operation 198 'specchannel' 'empty_621' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_3_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%empty_622 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_OC_3_OC_3_str, i32, void @p_str, void @p_str, i32, i32, i24 %B_fifo_3_3, i24 %B_fifo_3_3"   --->   Operation 200 'specchannel' 'empty_622' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_3_3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%empty_623 = specchannel i32 @_ssdm_op_SpecChannel, void @B_fifo_OC_3_OC_4_str, i32, void @p_str, void @p_str, i32, i32, i24 %B_fifo_3_4, i24 %B_fifo_3_4"   --->   Operation 202 'specchannel' 'empty_623' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %B_fifo_3_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%empty_624 = specchannel i32 @_ssdm_op_SpecChannel, void @C_LF_0_NF_LF_0_NF_OC_V_c_str, i32, void @p_str, void @p_str, i32, i32, i24 %C_0_0_V_c, i24 %C_0_0_V_c"   --->   Operation 204 'specchannel' 'empty_624' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_0_0_V_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "%empty_625 = specchannel i32 @_ssdm_op_SpecChannel, void @C_LF_0_NF_LF_1_NF_OC_V_c_str, i32, void @p_str, void @p_str, i32, i32, i24 %C_0_1_V_c, i24 %C_0_1_V_c"   --->   Operation 206 'specchannel' 'empty_625' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_0_1_V_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 208 [1/1] (0.00ns)   --->   "%empty_626 = specchannel i32 @_ssdm_op_SpecChannel, void @C_LF_0_NF_LF_2_NF_OC_V_c_str, i32, void @p_str, void @p_str, i32, i32, i24 %C_0_2_V_c, i24 %C_0_2_V_c"   --->   Operation 208 'specchannel' 'empty_626' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_0_2_V_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "%empty_627 = specchannel i32 @_ssdm_op_SpecChannel, void @C_LF_0_NF_LF_3_NF_OC_V_c_str, i32, void @p_str, void @p_str, i32, i32, i24 %C_0_3_V_c, i24 %C_0_3_V_c"   --->   Operation 210 'specchannel' 'empty_627' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_0_3_V_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 212 [1/1] (0.00ns)   --->   "%empty_628 = specchannel i32 @_ssdm_op_SpecChannel, void @C_LF_1_NF_LF_0_NF_OC_V_c_str, i32, void @p_str, void @p_str, i32, i32, i24 %C_1_0_V_c, i24 %C_1_0_V_c"   --->   Operation 212 'specchannel' 'empty_628' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_1_0_V_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%empty_629 = specchannel i32 @_ssdm_op_SpecChannel, void @C_LF_1_NF_LF_1_NF_OC_V_c_str, i32, void @p_str, void @p_str, i32, i32, i24 %C_1_1_V_c, i24 %C_1_1_V_c"   --->   Operation 214 'specchannel' 'empty_629' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_1_1_V_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "%empty_630 = specchannel i32 @_ssdm_op_SpecChannel, void @C_LF_1_NF_LF_2_NF_OC_V_c_str, i32, void @p_str, void @p_str, i32, i32, i24 %C_1_2_V_c, i24 %C_1_2_V_c"   --->   Operation 216 'specchannel' 'empty_630' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_1_2_V_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%empty_631 = specchannel i32 @_ssdm_op_SpecChannel, void @C_LF_1_NF_LF_3_NF_OC_V_c_str, i32, void @p_str, void @p_str, i32, i32, i24 %C_1_3_V_c, i24 %C_1_3_V_c"   --->   Operation 218 'specchannel' 'empty_631' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_1_3_V_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%empty_632 = specchannel i32 @_ssdm_op_SpecChannel, void @C_LF_2_NF_LF_0_NF_OC_V_c_str, i32, void @p_str, void @p_str, i32, i32, i24 %C_2_0_V_c, i24 %C_2_0_V_c"   --->   Operation 220 'specchannel' 'empty_632' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_2_0_V_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "%empty_633 = specchannel i32 @_ssdm_op_SpecChannel, void @C_LF_2_NF_LF_1_NF_OC_V_c_str, i32, void @p_str, void @p_str, i32, i32, i24 %C_2_1_V_c, i24 %C_2_1_V_c"   --->   Operation 222 'specchannel' 'empty_633' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_2_1_V_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%empty_634 = specchannel i32 @_ssdm_op_SpecChannel, void @C_LF_2_NF_LF_2_NF_OC_V_c_str, i32, void @p_str, void @p_str, i32, i32, i24 %C_2_2_V_c, i24 %C_2_2_V_c"   --->   Operation 224 'specchannel' 'empty_634' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_2_2_V_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%empty_635 = specchannel i32 @_ssdm_op_SpecChannel, void @C_LF_2_NF_LF_3_NF_OC_V_c_str, i32, void @p_str, void @p_str, i32, i32, i24 %C_2_3_V_c, i24 %C_2_3_V_c"   --->   Operation 226 'specchannel' 'empty_635' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_2_3_V_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%empty_636 = specchannel i32 @_ssdm_op_SpecChannel, void @C_LF_3_NF_LF_0_NF_OC_V_c_str, i32, void @p_str, void @p_str, i32, i32, i24 %C_3_0_V_c, i24 %C_3_0_V_c"   --->   Operation 228 'specchannel' 'empty_636' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_3_0_V_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (0.00ns)   --->   "%empty_637 = specchannel i32 @_ssdm_op_SpecChannel, void @C_LF_3_NF_LF_1_NF_OC_V_c_str, i32, void @p_str, void @p_str, i32, i32, i24 %C_3_1_V_c, i24 %C_3_1_V_c"   --->   Operation 230 'specchannel' 'empty_637' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_3_1_V_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%empty_638 = specchannel i32 @_ssdm_op_SpecChannel, void @C_LF_3_NF_LF_2_NF_OC_V_c_str, i32, void @p_str, void @p_str, i32, i32, i24 %C_3_2_V_c, i24 %C_3_2_V_c"   --->   Operation 232 'specchannel' 'empty_638' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_3_2_V_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 233 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (0.00ns)   --->   "%empty_639 = specchannel i32 @_ssdm_op_SpecChannel, void @C_LF_3_NF_LF_3_NF_OC_V_c_str, i32, void @p_str, void @p_str, i32, i32, i24 %C_3_3_V_c, i24 %C_3_3_V_c"   --->   Operation 234 'specchannel' 'empty_639' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 235 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C_3_3_V_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 235 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 236 [1/2] (0.00ns)   --->   "%call_ln0 = call void @systolic_array_k_64_Loop_data_drain_AB_proc307, i24 %A_fifo_0_4, i24 %A_fifo_1_4, i24 %A_fifo_2_4, i24 %A_fifo_3_4, i24 %B_fifo_0_4, i24 %B_fifo_1_4, i24 %B_fifo_2_4, i24 %B_fifo_3_4, void %call_ln148, void %call_ln148"   --->   Operation 236 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 237 [1/2] (0.00ns)   --->   "%call_ln0 = call void @systolic_array_k_64_Loop_data_drain_C_proc308, i24 %C_0_0_V_c, i24 %C_0_1_V_c, i24 %C_0_2_V_c, i24 %C_0_3_V_c, i24 %C_drainer_V_V, i24 %C_1_0_V_c, i24 %C_1_1_V_c, i24 %C_1_2_V_c, i24 %C_1_3_V_c, i24 %C_drainer_1_V_V, i24 %C_2_0_V_c, i24 %C_2_1_V_c, i24 %C_2_2_V_c, i24 %C_2_3_V_c, i24 %C_drainer_2_V_V, i24 %C_3_0_V_c, i24 %C_3_1_V_c, i24 %C_3_2_V_c, i24 %C_3_3_V_c, i24 %C_drainer_3_V_V, void %call_ln148"   --->   Operation 237 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 238 [1/1] (0.00ns)   --->   "%ret_ln168 = ret" [systolic_array.cpp:168]   --->   Operation 238 'ret' 'ret_ln168' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
