module tb_clock_gating;
 reg clk_in;
 reg enable;
 wire clk_out;
 clock_gating uut (
 .clk_in(clk_in),
 .enable(enable),
 .clk_out(clk_out)
 );
 initial begin
 clk_in = 0;
 forever #5 clk_in = ~clk_in; // 10ns clock period
 end
 initial begin
 $monitor($time, " clk_in=%b, enable=%b, clk_out=%b", clk_in, enable, 
clk_out);
 enable = 0;
 #20;
 enable = 1;
 #40;
 enable = 0;
 #40;
 $finish;
 end
endmodule
