# AXI-Protocol-with-SystemVerilog-Testbench
 Developed AXI protocol modules supporting burst transfers and multiple channels; built SystemVerilog testbench with constrained random stimulus and scoreboard for functional verification.
