##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_REG_CLOCK
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for SPI_DAC_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_REG_CLOCK:R)
		5.3::Critical Path Report for (SPI_DAC_IntClock:R vs. SPI_DAC_IntClock:R)
		5.4::Critical Path Report for (ADC_REG_CLOCK:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (ADC_REG_CLOCK:R vs. ADC_REG_CLOCK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: ADC_REG_CLOCK                  | Frequency: 26.62 MHz  | Target: 1.60 MHz   | 
Clock: ADC_REG_CLOCK(fixed-function)  | N/A                   | Target: 1.60 MHz   | 
Clock: ADC_REG_CLOCK(routed)          | N/A                   | Target: 1.60 MHz   | 
Clock: Clock_2                        | N/A                   | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                      | Frequency: 85.88 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 48.00 MHz  | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 48.00 MHz  | 
Clock: SPI_DAC_IntClock               | Frequency: 59.39 MHz  | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_REG_CLOCK     ADC_REG_CLOCK     625000           587429      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_REG_CLOCK     CyBUS_CLK         20833.3          12640       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         ADC_REG_CLOCK     20833.3          13308       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK         CyBUS_CLK         20833.3          9190        N/A              N/A         N/A              N/A         N/A              N/A         
SPI_DAC_IntClock  SPI_DAC_IntClock  41666.7          24828       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name       Setup to Clk  Clock Name:Phase    
--------------  ------------  ------------------  
MISO_IN(0)_PAD  18119         SPI_DAC_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase    
---------------  ------------  ------------------  
MOSI_OUT(0)_PAD  25759         SPI_DAC_IntClock:R  
SCLK_OUT(0)_PAD  24644         SPI_DAC_IntClock:R  
SS_OUT(0)_PAD    25487         SPI_DAC_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_REG_CLOCK
*******************************************
Clock: ADC_REG_CLOCK
Frequency: 26.62 MHz | Target: 1.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 587429p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34061
-------------------------------------   ----- 
End-of-path arrival time (ps)           34061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell87  12932  34061  587429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell87         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 85.88 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_5:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_5:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9190p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11144
-------------------------------------   ----- 
End-of-path arrival time (ps)           11144
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_5:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290   9190  RISE       1
\PWM_5:PWMUDB:status_2\/main_1          macrocell10     2582   4872   9190  RISE       1
\PWM_5:PWMUDB:status_2\/q               macrocell10     3350   8222   9190  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2922  11144   9190  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/clock                         statusicell4        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for SPI_DAC_IntClock
**********************************************
Clock: SPI_DAC_IntClock
Frequency: 59.39 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_4
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u1\/clock
Path slack     : 24828p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13989
-------------------------------------   ----- 
End-of-path arrival time (ps)           13989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_4   count7cell      1940   1940  24828  RISE       1
\SPI_DAC:BSPIM:load_rx_data\/main_0  macrocell2      4699   6639  24828  RISE       1
\SPI_DAC:BSPIM:load_rx_data\/q       macrocell2      3350   9989  24828  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/f1_load   datapathcell2   4000  13989  24828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_5:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_5:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9190p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11144
-------------------------------------   ----- 
End-of-path arrival time (ps)           11144
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_5:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290   9190  RISE       1
\PWM_5:PWMUDB:status_2\/main_1          macrocell10     2582   4872   9190  RISE       1
\PWM_5:PWMUDB:status_2\/q               macrocell10     3350   8222   9190  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2922  11144   9190  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/clock                         statusicell4        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_REG_CLOCK:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_12630/main_0
Capture Clock  : Net_12630/clock_0
Path slack     : 13308p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#30 vs. ADC_REG_CLOCK:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell109        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell109   1250   1250  13308  RISE       1
Net_12630/main_0                          macrocell108   2765   4015  13308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_12630/clock_0                                          macrocell108        0      0  RISE       1


5.3::Critical Path Report for (SPI_DAC_IntClock:R vs. SPI_DAC_IntClock:R)
*************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_4
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u1\/clock
Path slack     : 24828p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13989
-------------------------------------   ----- 
End-of-path arrival time (ps)           13989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_4   count7cell      1940   1940  24828  RISE       1
\SPI_DAC:BSPIM:load_rx_data\/main_0  macrocell2      4699   6639  24828  RISE       1
\SPI_DAC:BSPIM:load_rx_data\/q       macrocell2      3350   9989  24828  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/f1_load   datapathcell2   4000  13989  24828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (ADC_REG_CLOCK:R vs. CyBUS_CLK:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12630/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 12640p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_12630/clock_0                                          macrocell108        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12630/q                                    macrocell108   1250   1250  12640  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell109   3433   4683  12640  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell109        0      0  RISE       1


5.5::Critical Path Report for (ADC_REG_CLOCK:R vs. ADC_REG_CLOCK:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 587429p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34061
-------------------------------------   ----- 
End-of-path arrival time (ps)           34061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell87  12932  34061  587429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell87         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_5:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_5:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9190p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11144
-------------------------------------   ----- 
End-of-path arrival time (ps)           11144
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_5:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290   9190  RISE       1
\PWM_5:PWMUDB:status_2\/main_1          macrocell10     2582   4872   9190  RISE       1
\PWM_5:PWMUDB:status_2\/q               macrocell10     3350   8222   9190  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2922  11144   9190  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 9442p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7881
-------------------------------------   ---- 
End-of-path arrival time (ps)           7881
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:Sync:genblk1[0]:INST\/clock                    synccell            0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:Sync:genblk1[0]:INST\/out         synccell       1020   1020   9442  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell109   6861   7881   9442  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell109        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_8:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_8:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9500p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10833
-------------------------------------   ----- 
End-of-path arrival time (ps)           10833
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell9       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_8:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell9   2290   2290   9500  RISE       1
\PWM_8:PWMUDB:status_2\/main_1          macrocell18     2881   5171   9500  RISE       1
\PWM_8:PWMUDB:status_2\/q               macrocell18     3350   8521   9500  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/status_2  statusicell9    2313  10833   9500  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/clock                         statusicell9        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:runmode_enable\/q
Path End       : \PWM_8:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_8:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9508p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5265
-------------------------------------   ---- 
End-of-path arrival time (ps)           5265
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:runmode_enable\/clock_0                       macrocell139        0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_8:PWMUDB:runmode_enable\/q        macrocell139    1250   1250   9508  RISE       1
\PWM_8:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell9   4015   5265   9508  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell9       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_7:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_7:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9602p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10731
-------------------------------------   ----- 
End-of-path arrival time (ps)           10731
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_7:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell7   2290   2290   9602  RISE       1
\PWM_7:PWMUDB:status_2\/main_1          macrocell16     2773   5063   9602  RISE       1
\PWM_7:PWMUDB:status_2\/q               macrocell16     3350   8413   9602  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/status_2  statusicell7    2318  10731   9602  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/clock                         statusicell7        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_7:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_7:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9689p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           5085
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_7:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell7   2290   2290   9602  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell7   2795   5085   9689  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_11:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_11:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_11:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9755p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10578
-------------------------------------   ----- 
End-of-path arrival time (ps)           10578
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_11:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   2290   2290   9755  RISE       1
\PWM_11:PWMUDB:status_2\/main_1          macrocell14     2680   4970   9755  RISE       1
\PWM_11:PWMUDB:status_2\/q               macrocell14     3350   8320   9755  RISE       1
\PWM_11:PWMUDB:genblk8:stsreg\/status_2  statusicell5    2258  10578   9755  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_11:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_11:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_11:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9797p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4976
-------------------------------------   ---- 
End-of-path arrival time (ps)           4976
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_11:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   2290   2290   9755  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   2686   4976   9797  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_6:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_6:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9809p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10525
-------------------------------------   ----- 
End-of-path arrival time (ps)           10525
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell10      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_6:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell10   2290   2290   9809  RISE       1
\PWM_6:PWMUDB:status_2\/main_1          macrocell19      2582   4872   9809  RISE       1
\PWM_6:PWMUDB:status_2\/q               macrocell19      3350   8222   9809  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/status_2  statusicell10    2303  10525   9809  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/clock                         statusicell10       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_5:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_5:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9907p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_5:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2290   2290   9190  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   2576   4866   9907  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_6:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_6:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9907p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell10      0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_6:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell10   2290   2290   9809  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell10   2576   4866   9907  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell10      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_4:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_4:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9928p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10405
-------------------------------------   ----- 
End-of-path arrival time (ps)           10405
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_4:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell3   2290   2290   9928  RISE       1
\PWM_4:PWMUDB:status_2\/main_1          macrocell8      2522   4812   9928  RISE       1
\PWM_4:PWMUDB:status_2\/q               macrocell8      3350   8162   9928  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2243  10405   9928  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/clock                         statusicell3        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_4:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_4:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9966p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4807
-------------------------------------   ---- 
End-of-path arrival time (ps)           4807
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_4:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell3   2290   2290   9928  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell3   2517   4807   9966  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_9:PWMUDB:runmode_enable\/q
Path End       : \PWM_9:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_9:PWMUDB:genblk8:stsreg\/clock
Path slack     : 10041p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10293
-------------------------------------   ----- 
End-of-path arrival time (ps)           10293
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:runmode_enable\/clock_0                       macrocell135        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_9:PWMUDB:runmode_enable\/q         macrocell135   1250   1250  10041  RISE       1
\PWM_9:PWMUDB:status_2\/main_0          macrocell17    3378   4628  10041  RISE       1
\PWM_9:PWMUDB:status_2\/q               macrocell17    3350   7978  10041  RISE       1
\PWM_9:PWMUDB:genblk8:stsreg\/status_2  statusicell8   2315  10293  10041  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:genblk8:stsreg\/clock                         statusicell8        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7
Path End       : \PWM_7:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \PWM_7:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 10051p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8683
-------------------------------------   ---- 
End-of-path arrival time (ps)           8683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7  controlcell11   1210   1210  10051  RISE       1
\PWM_7:PWMUDB:genblk1:ctrlreg\/clk_en    controlcell6    7473   8683  10051  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:genblk1:ctrlreg\/clock                        controlcell6        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7
Path End       : \PWM_7:PWMUDB:genblk8:stsreg\/clk_en
Capture Clock  : \PWM_7:PWMUDB:genblk8:stsreg\/clock
Path slack     : 10051p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8683
-------------------------------------   ---- 
End-of-path arrival time (ps)           8683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7  controlcell11   1210   1210  10051  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/clk_en     statusicell7    7473   8683  10051  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/clock                         statusicell7        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7
Path End       : \PWM_7:PWMUDB:sP8:pwmdp:u0\/clk_en
Capture Clock  : \PWM_7:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 10051p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8683
-------------------------------------   ---- 
End-of-path arrival time (ps)           8683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7  controlcell11   1210   1210  10051  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/clk_en       datapathcell7   7473   8683  10051  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7
Path End       : \PWM_7:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \PWM_7:PWMUDB:runmode_enable\/clock_0
Path slack     : 10051p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8683
-------------------------------------   ---- 
End-of-path arrival time (ps)           8683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7  controlcell11   1210   1210  10051  RISE       1
\PWM_7:PWMUDB:runmode_enable\/clk_en     macrocell131    7473   8683  10051  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:runmode_enable\/clock_0                       macrocell131        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7
Path End       : \PWM_7:PWMUDB:prevCompare1\/clk_en
Capture Clock  : \PWM_7:PWMUDB:prevCompare1\/clock_0
Path slack     : 10051p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8683
-------------------------------------   ---- 
End-of-path arrival time (ps)           8683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7  controlcell11   1210   1210  10051  RISE       1
\PWM_7:PWMUDB:prevCompare1\/clk_en       macrocell132    7473   8683  10051  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:prevCompare1\/clock_0                         macrocell132        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7
Path End       : \PWM_7:PWMUDB:status_0\/clk_en
Capture Clock  : \PWM_7:PWMUDB:status_0\/clock_0
Path slack     : 10051p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8683
-------------------------------------   ---- 
End-of-path arrival time (ps)           8683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7  controlcell11   1210   1210  10051  RISE       1
\PWM_7:PWMUDB:status_0\/clk_en           macrocell133    7473   8683  10051  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:status_0\/clock_0                             macrocell133        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7
Path End       : ADC_DIV_Q_7/clk_en
Capture Clock  : ADC_DIV_Q_7/clock_0
Path slack     : 10051p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8683
-------------------------------------   ---- 
End-of-path arrival time (ps)           8683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_7  controlcell11   1210   1210  10051  RISE       1
ADC_DIV_Q_7/clk_en                       macrocell134    7473   8683  10051  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_7/clock_0                                         macrocell134        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_10:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_10:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_10:PWMUDB:genblk8:stsreg\/clock
Path slack     : 10074p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10260
-------------------------------------   ----- 
End-of-path arrival time (ps)           10260
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_10:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  10074  RISE       1
\PWM_10:PWMUDB:status_2\/main_1          macrocell15     2301   4591  10074  RISE       1
\PWM_10:PWMUDB:status_2\/q               macrocell15     3350   7941  10074  RISE       1
\PWM_10:PWMUDB:genblk8:stsreg\/status_2  statusicell6    2318  10260  10074  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:genblk8:stsreg\/clock                        statusicell6        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_9:PWMUDB:runmode_enable\/q
Path End       : \PWM_9:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_9:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 10159p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4614
-------------------------------------   ---- 
End-of-path arrival time (ps)           4614
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:runmode_enable\/clock_0                       macrocell135        0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_9:PWMUDB:runmode_enable\/q        macrocell135    1250   1250  10041  RISE       1
\PWM_9:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell8   3364   4614  10159  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_9:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_9:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_9:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 10191p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_9:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell8   2290   2290  10075  RISE       1
\PWM_9:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell8   2292   4582  10191  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_10:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_10:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_10:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 10198p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_10:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   2290   2290  10074  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   2286   4576  10198  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_8:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_8:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 10198p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell9       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_8:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell9   2290   2290   9500  RISE       1
\PWM_8:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell9   2286   4576  10198  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell9       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:runmode_enable\/q
Path End       : \PWM_5:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_5:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 10434p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clock_0                       macrocell115        0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_5:PWMUDB:runmode_enable\/q        macrocell115    1250   1250   9887  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell4   3090   4340  10434  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell4       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:runmode_enable\/q
Path End       : \PWM_4:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_4:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 10521p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4253
-------------------------------------   ---- 
End-of-path arrival time (ps)           4253
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:runmode_enable\/clock_0                       macrocell111        0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_4:PWMUDB:runmode_enable\/q        macrocell111    1250   1250  10521  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell3   3003   4253  10521  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:runmode_enable\/q
Path End       : \PWM_6:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_6:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 10560p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:runmode_enable\/clock_0                       macrocell143        0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_6:PWMUDB:runmode_enable\/q        macrocell143     1250   1250  10348  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell10   2964   4214  10560  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell10      0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_10:PWMUDB:runmode_enable\/q
Path End       : \PWM_10:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_10:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 10595p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:runmode_enable\/clock_0                      macrocell127        0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_10:PWMUDB:runmode_enable\/q        macrocell127    1250   1250  10492  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   2929   4179  10595  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:runmode_enable\/q
Path End       : \PWM_7:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_7:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 10637p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:runmode_enable\/clock_0                       macrocell131        0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_7:PWMUDB:runmode_enable\/q        macrocell131    1250   1250  10531  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell7   2886   4136  10637  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_11:PWMUDB:runmode_enable\/q
Path End       : \PWM_11:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_11:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 10687p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     14773

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4086
-------------------------------------   ---- 
End-of-path arrival time (ps)           4086
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:runmode_enable\/clock_0                      macrocell123        0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_11:PWMUDB:runmode_enable\/q        macrocell123    1250   1250  10644  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell5   2836   4086  10687  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_2
Path End       : cy_tff_3/clk_en
Capture Clock  : cy_tff_3/clock_0
Path slack     : 10753p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7981
-------------------------------------   ---- 
End-of-path arrival time (ps)           7981
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_2  controlcell11   1210   1210  10753  RISE       1
cy_tff_3/clk_en                          macrocell120    6771   7981  10753  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_tff_3/clock_0                                            macrocell120        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_3
Path End       : cy_tff_4/clk_en
Capture Clock  : cy_tff_4/clock_0
Path slack     : 10846p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7888
-------------------------------------   ---- 
End-of-path arrival time (ps)           7888
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_3  controlcell11   1210   1210  10846  RISE       1
cy_tff_4/clk_en                          macrocell119    6678   7888  10846  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_tff_4/clock_0                                            macrocell119        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5
Path End       : \PWM_5:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \PWM_5:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 11143p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7590
-------------------------------------   ---- 
End-of-path arrival time (ps)           7590
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5  controlcell11   1210   1210  11143  RISE       1
\PWM_5:PWMUDB:genblk1:ctrlreg\/clk_en    controlcell3    6380   7590  11143  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk1:ctrlreg\/clock                        controlcell3        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5
Path End       : \PWM_5:PWMUDB:genblk8:stsreg\/clk_en
Capture Clock  : \PWM_5:PWMUDB:genblk8:stsreg\/clock
Path slack     : 11143p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7590
-------------------------------------   ---- 
End-of-path arrival time (ps)           7590
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5  controlcell11   1210   1210  11143  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/clk_en     statusicell4    6380   7590  11143  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4
Path End       : \PWM_4:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \PWM_4:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 11628p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7106
-------------------------------------   ---- 
End-of-path arrival time (ps)           7106
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4  controlcell11   1210   1210  11628  RISE       1
\PWM_4:PWMUDB:genblk1:ctrlreg\/clk_en    controlcell2    5896   7106  11628  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk1:ctrlreg\/clock                        controlcell2        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4
Path End       : \PWM_4:PWMUDB:genblk8:stsreg\/clk_en
Capture Clock  : \PWM_4:PWMUDB:genblk8:stsreg\/clock
Path slack     : 11628p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7106
-------------------------------------   ---- 
End-of-path arrival time (ps)           7106
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4  controlcell11   1210   1210  11628  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/clk_en     statusicell3    5896   7106  11628  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/clock                         statusicell3        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4
Path End       : \PWM_4:PWMUDB:sP8:pwmdp:u0\/clk_en
Capture Clock  : \PWM_4:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 11628p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7106
-------------------------------------   ---- 
End-of-path arrival time (ps)           7106
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4  controlcell11   1210   1210  11628  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/clk_en       datapathcell3   5896   7106  11628  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4
Path End       : \PWM_4:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \PWM_4:PWMUDB:runmode_enable\/clock_0
Path slack     : 11628p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7106
-------------------------------------   ---- 
End-of-path arrival time (ps)           7106
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4  controlcell11   1210   1210  11628  RISE       1
\PWM_4:PWMUDB:runmode_enable\/clk_en     macrocell111    5896   7106  11628  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:runmode_enable\/clock_0                       macrocell111        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4
Path End       : \PWM_4:PWMUDB:prevCompare1\/clk_en
Capture Clock  : \PWM_4:PWMUDB:prevCompare1\/clock_0
Path slack     : 11628p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7106
-------------------------------------   ---- 
End-of-path arrival time (ps)           7106
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4  controlcell11   1210   1210  11628  RISE       1
\PWM_4:PWMUDB:prevCompare1\/clk_en       macrocell112    5896   7106  11628  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:prevCompare1\/clock_0                         macrocell112        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4
Path End       : \PWM_4:PWMUDB:status_0\/clk_en
Capture Clock  : \PWM_4:PWMUDB:status_0\/clock_0
Path slack     : 11628p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7106
-------------------------------------   ---- 
End-of-path arrival time (ps)           7106
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4  controlcell11   1210   1210  11628  RISE       1
\PWM_4:PWMUDB:status_0\/clk_en           macrocell113    5896   7106  11628  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:status_0\/clock_0                             macrocell113        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4
Path End       : ADC_DIV_Q_4/clk_en
Capture Clock  : ADC_DIV_Q_4/clock_0
Path slack     : 11628p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7106
-------------------------------------   ---- 
End-of-path arrival time (ps)           7106
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_4  controlcell11   1210   1210  11628  RISE       1
ADC_DIV_Q_4/clk_en                       macrocell114    5896   7106  11628  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_4/clock_0                                         macrocell114        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0
Path End       : \PWM_8:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \PWM_8:PWMUDB:runmode_enable\/clock_0
Path slack     : 11885p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6848
-------------------------------------   ---- 
End-of-path arrival time (ps)           6848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0  controlcell10   1210   1210  11885  RISE       1
\PWM_8:PWMUDB:runmode_enable\/clk_en     macrocell139    5638   6848  11885  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:runmode_enable\/clock_0                       macrocell139        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_9:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_9:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_9:PWMUDB:prevCompare1\/clock_0
Path slack     : 11912p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           5411
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_9:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell8   2510   2510  11912  RISE       1
\PWM_9:PWMUDB:prevCompare1\/main_0    macrocell136    2901   5411  11912  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:prevCompare1\/clock_0                         macrocell136        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_9:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_9:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_9:PWMUDB:status_0\/clock_0
Path slack     : 11912p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           5411
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_9:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell8   2510   2510  11912  RISE       1
\PWM_9:PWMUDB:status_0\/main_1        macrocell137    2901   5411  11912  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:status_0\/clock_0                             macrocell137        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_9:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : ADC_DIV_Q_9/main_1
Capture Clock  : ADC_DIV_Q_9/clock_0
Path slack     : 11912p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5411
-------------------------------------   ---- 
End-of-path arrival time (ps)           5411
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_9:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell8   2510   2510  11912  RISE       1
ADC_DIV_Q_9/main_1                    macrocell138    2901   5411  11912  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_9/clock_0                                         macrocell138        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:runmode_enable\/q
Path End       : ADC_DIV_Q_8/main_0
Capture Clock  : ADC_DIV_Q_8/clock_0
Path slack     : 12040p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:runmode_enable\/clock_0                       macrocell139        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_8:PWMUDB:runmode_enable\/q  macrocell139   1250   1250   9508  RISE       1
ADC_DIV_Q_8/main_0               macrocell142   4033   5283  12040  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_8/clock_0                                         macrocell142        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5
Path End       : \PWM_5:PWMUDB:sP8:pwmdp:u0\/clk_en
Capture Clock  : \PWM_5:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 12071p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5  controlcell11   1210   1210  11143  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/clk_en       datapathcell4   5453   6663  12071  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell4       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5
Path End       : \PWM_5:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \PWM_5:PWMUDB:runmode_enable\/clock_0
Path slack     : 12071p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5  controlcell11   1210   1210  11143  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clk_en     macrocell115    5453   6663  12071  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clock_0                       macrocell115        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5
Path End       : \PWM_5:PWMUDB:prevCompare1\/clk_en
Capture Clock  : \PWM_5:PWMUDB:prevCompare1\/clock_0
Path slack     : 12071p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5  controlcell11   1210   1210  11143  RISE       1
\PWM_5:PWMUDB:prevCompare1\/clk_en       macrocell116    5453   6663  12071  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:prevCompare1\/clock_0                         macrocell116        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5
Path End       : \PWM_5:PWMUDB:status_0\/clk_en
Capture Clock  : \PWM_5:PWMUDB:status_0\/clock_0
Path slack     : 12071p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5  controlcell11   1210   1210  11143  RISE       1
\PWM_5:PWMUDB:status_0\/clk_en           macrocell117    5453   6663  12071  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:status_0\/clock_0                             macrocell117        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5
Path End       : ADC_DIV_Q_5/clk_en
Capture Clock  : ADC_DIV_Q_5/clock_0
Path slack     : 12071p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_5  controlcell11   1210   1210  11143  RISE       1
ADC_DIV_Q_5/clk_en                       macrocell118    5453   6663  12071  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_5/clock_0                                         macrocell118        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_6:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_6:PWMUDB:prevCompare1\/clock_0
Path slack     : 12505p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell10      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_6:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell10   2510   2510  12505  RISE       1
\PWM_6:PWMUDB:prevCompare1\/main_1    macrocell144     2309   4819  12505  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:prevCompare1\/clock_0                         macrocell144        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_6:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_6:PWMUDB:status_0\/clock_0
Path slack     : 12505p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell10      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_6:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell10   2510   2510  12505  RISE       1
\PWM_6:PWMUDB:status_0\/main_2        macrocell145     2309   4819  12505  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:status_0\/clock_0                             macrocell145        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : ADC_DIV_Q_6/main_2
Capture Clock  : ADC_DIV_Q_6/clock_0
Path slack     : 12505p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell10      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_6:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell10   2510   2510  12505  RISE       1
ADC_DIV_Q_6/main_2                    macrocell146     2309   4819  12505  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_6/clock_0                                         macrocell146        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_10:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_10:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_10:PWMUDB:prevCompare1\/clock_0
Path slack     : 12507p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_10:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  12507  RISE       1
\PWM_10:PWMUDB:prevCompare1\/main_1    macrocell128    2306   4816  12507  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:prevCompare1\/clock_0                        macrocell128        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_8:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_8:PWMUDB:prevCompare1\/clock_0
Path slack     : 12507p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell9       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_8:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell9   2510   2510  12507  RISE       1
\PWM_8:PWMUDB:prevCompare1\/main_0    macrocell140    2306   4816  12507  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:prevCompare1\/clock_0                         macrocell140        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_10:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_10:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_10:PWMUDB:status_0\/clock_0
Path slack     : 12507p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_10:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  12507  RISE       1
\PWM_10:PWMUDB:status_0\/main_2        macrocell129    2306   4816  12507  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:status_0\/clock_0                            macrocell129        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_10:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : ADC_DIV_Q_10/main_2
Capture Clock  : ADC_DIV_Q_10/clock_0
Path slack     : 12507p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_10:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  12507  RISE       1
ADC_DIV_Q_10/main_2                    macrocell130    2306   4816  12507  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_10/clock_0                                        macrocell130        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_8:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_8:PWMUDB:status_0\/clock_0
Path slack     : 12507p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell9       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_8:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell9   2510   2510  12507  RISE       1
\PWM_8:PWMUDB:status_0\/main_1        macrocell141    2306   4816  12507  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:status_0\/clock_0                             macrocell141        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : ADC_DIV_Q_8/main_1
Capture Clock  : ADC_DIV_Q_8/clock_0
Path slack     : 12507p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell9       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_8:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell9   2510   2510  12507  RISE       1
ADC_DIV_Q_8/main_1                    macrocell142    2306   4816  12507  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_8/clock_0                                         macrocell142        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_5:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_5:PWMUDB:prevCompare1\/clock_0
Path slack     : 12510p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_5:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  12510  RISE       1
\PWM_5:PWMUDB:prevCompare1\/main_1    macrocell116    2303   4813  12510  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:prevCompare1\/clock_0                         macrocell116        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_5:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_5:PWMUDB:status_0\/clock_0
Path slack     : 12510p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_5:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  12510  RISE       1
\PWM_5:PWMUDB:status_0\/main_2        macrocell117    2303   4813  12510  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:status_0\/clock_0                             macrocell117        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : ADC_DIV_Q_5/main_2
Capture Clock  : ADC_DIV_Q_5/clock_0
Path slack     : 12510p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_5:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  12510  RISE       1
ADC_DIV_Q_5/main_2                    macrocell118    2303   4813  12510  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_5/clock_0                                         macrocell118        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_7:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_7:PWMUDB:prevCompare1\/clock_0
Path slack     : 12512p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_7:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell7   2510   2510  12512  RISE       1
\PWM_7:PWMUDB:prevCompare1\/main_1    macrocell132    2302   4812  12512  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:prevCompare1\/clock_0                         macrocell132        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_7:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_7:PWMUDB:status_0\/clock_0
Path slack     : 12512p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_7:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell7   2510   2510  12512  RISE       1
\PWM_7:PWMUDB:status_0\/main_2        macrocell133    2302   4812  12512  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:status_0\/clock_0                             macrocell133        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : ADC_DIV_Q_7/main_2
Capture Clock  : ADC_DIV_Q_7/clock_0
Path slack     : 12512p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_7:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell7   2510   2510  12512  RISE       1
ADC_DIV_Q_7/main_2                    macrocell134    2302   4812  12512  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_7/clock_0                                         macrocell134        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1
Path End       : \PWM_9:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \PWM_9:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 12521p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6213
-------------------------------------   ---- 
End-of-path arrival time (ps)           6213
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1  controlcell10   1210   1210  12521  RISE       1
\PWM_9:PWMUDB:genblk1:ctrlreg\/clk_en    controlcell7    5003   6213  12521  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:genblk1:ctrlreg\/clock                        controlcell7        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_4:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_4:PWMUDB:prevCompare1\/clock_0
Path slack     : 12567p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_4:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  12567  RISE       1
\PWM_4:PWMUDB:prevCompare1\/main_1    macrocell112    2246   4756  12567  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:prevCompare1\/clock_0                         macrocell112        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_4:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_4:PWMUDB:status_0\/clock_0
Path slack     : 12567p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_4:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  12567  RISE       1
\PWM_4:PWMUDB:status_0\/main_2        macrocell113    2246   4756  12567  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:status_0\/clock_0                             macrocell113        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : ADC_DIV_Q_4/main_2
Capture Clock  : ADC_DIV_Q_4/clock_0
Path slack     : 12567p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_4:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell3   2510   2510  12567  RISE       1
ADC_DIV_Q_4/main_2                    macrocell114    2246   4756  12567  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_4/clock_0                                         macrocell114        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_11:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_11:PWMUDB:prevCompare1\/main_1
Capture Clock  : \PWM_11:PWMUDB:prevCompare1\/clock_0
Path slack     : 12573p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_11:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  12573  RISE       1
\PWM_11:PWMUDB:prevCompare1\/main_1    macrocell124    2240   4750  12573  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:prevCompare1\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_11:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_11:PWMUDB:status_0\/main_2
Capture Clock  : \PWM_11:PWMUDB:status_0\/clock_0
Path slack     : 12573p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_11:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  12573  RISE       1
\PWM_11:PWMUDB:status_0\/main_2        macrocell125    2240   4750  12573  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:status_0\/clock_0                            macrocell125        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_11:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : ADC_DIV_Q_11/main_2
Capture Clock  : ADC_DIV_Q_11/clock_0
Path slack     : 12573p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_11:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  12573  RISE       1
ADC_DIV_Q_11/main_2                    macrocell126    2240   4750  12573  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_11/clock_0                                        macrocell126        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12630/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 12640p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_12630/clock_0                                          macrocell108        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_12630/q                                    macrocell108   1250   1250  12640  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell109   3433   4683  12640  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell109        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6
Path End       : \PWM_6:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \PWM_6:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 12682p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6  controlcell11   1210   1210  12682  RISE       1
\PWM_6:PWMUDB:genblk1:ctrlreg\/clk_en    controlcell9    4842   6052  12682  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:genblk1:ctrlreg\/clock                        controlcell9        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6
Path End       : \PWM_6:PWMUDB:genblk8:stsreg\/clk_en
Capture Clock  : \PWM_6:PWMUDB:genblk8:stsreg\/clock
Path slack     : 12682p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6  controlcell11   1210   1210  12682  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/clk_en     statusicell10   4842   6052  12682  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/clock                         statusicell10       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6
Path End       : \PWM_6:PWMUDB:sP8:pwmdp:u0\/clk_en
Capture Clock  : \PWM_6:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 12682p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name      delay     AT  slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6  controlcell11    1210   1210  12682  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/clk_en       datapathcell10   4842   6052  12682  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell10      0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6
Path End       : \PWM_6:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \PWM_6:PWMUDB:runmode_enable\/clock_0
Path slack     : 12682p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6  controlcell11   1210   1210  12682  RISE       1
\PWM_6:PWMUDB:runmode_enable\/clk_en     macrocell143    4842   6052  12682  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:runmode_enable\/clock_0                       macrocell143        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6
Path End       : \PWM_6:PWMUDB:prevCompare1\/clk_en
Capture Clock  : \PWM_6:PWMUDB:prevCompare1\/clock_0
Path slack     : 12682p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6  controlcell11   1210   1210  12682  RISE       1
\PWM_6:PWMUDB:prevCompare1\/clk_en       macrocell144    4842   6052  12682  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:prevCompare1\/clock_0                         macrocell144        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6
Path End       : \PWM_6:PWMUDB:status_0\/clk_en
Capture Clock  : \PWM_6:PWMUDB:status_0\/clock_0
Path slack     : 12682p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6  controlcell11   1210   1210  12682  RISE       1
\PWM_6:PWMUDB:status_0\/clk_en           macrocell145    4842   6052  12682  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:status_0\/clock_0                             macrocell145        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6
Path End       : ADC_DIV_Q_6/clk_en
Capture Clock  : ADC_DIV_Q_6/clock_0
Path slack     : 12682p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_6  controlcell11   1210   1210  12682  RISE       1
ADC_DIV_Q_6/clk_en                       macrocell146    4842   6052  12682  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_6/clock_0                                         macrocell146        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_10:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_10:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_10:PWMUDB:prevCompare1\/clock_0
Path slack     : 12703p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_10:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell6   2300   2300  12703  RISE       1
\PWM_10:PWMUDB:prevCompare1\/main_0    macrocell128    2321   4621  12703  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:prevCompare1\/clock_0                        macrocell128        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_10:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_10:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_10:PWMUDB:status_0\/clock_0
Path slack     : 12703p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_10:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell6   2300   2300  12703  RISE       1
\PWM_10:PWMUDB:status_0\/main_1        macrocell129    2321   4621  12703  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:status_0\/clock_0                            macrocell129        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_10:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : ADC_DIV_Q_10/main_1
Capture Clock  : ADC_DIV_Q_10/clock_0
Path slack     : 12703p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_10:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell6   2300   2300  12703  RISE       1
ADC_DIV_Q_10/main_1                    macrocell130    2321   4621  12703  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_10/clock_0                                        macrocell130        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_6:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_6:PWMUDB:prevCompare1\/clock_0
Path slack     : 12713p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell10      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_6:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell10   2300   2300  12713  RISE       1
\PWM_6:PWMUDB:prevCompare1\/main_0    macrocell144     2310   4610  12713  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:prevCompare1\/clock_0                         macrocell144        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_6:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_6:PWMUDB:status_0\/clock_0
Path slack     : 12713p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell10      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_6:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell10   2300   2300  12713  RISE       1
\PWM_6:PWMUDB:status_0\/main_1        macrocell145     2310   4610  12713  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:status_0\/clock_0                             macrocell145        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : ADC_DIV_Q_6/main_1
Capture Clock  : ADC_DIV_Q_6/clock_0
Path slack     : 12713p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell10      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_6:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell10   2300   2300  12713  RISE       1
ADC_DIV_Q_6/main_1                    macrocell146     2310   4610  12713  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_6/clock_0                                         macrocell146        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_5:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_5:PWMUDB:prevCompare1\/clock_0
Path slack     : 12715p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_5:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell4   2300   2300  12715  RISE       1
\PWM_5:PWMUDB:prevCompare1\/main_0    macrocell116    2309   4609  12715  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:prevCompare1\/clock_0                         macrocell116        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_5:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_5:PWMUDB:status_0\/clock_0
Path slack     : 12715p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_5:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell4   2300   2300  12715  RISE       1
\PWM_5:PWMUDB:status_0\/main_1        macrocell117    2309   4609  12715  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:status_0\/clock_0                             macrocell117        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : ADC_DIV_Q_5/main_1
Capture Clock  : ADC_DIV_Q_5/clock_0
Path slack     : 12715p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_5:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell4   2300   2300  12715  RISE       1
ADC_DIV_Q_5/main_1                    macrocell118    2309   4609  12715  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_5/clock_0                                         macrocell118        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_7:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_7:PWMUDB:prevCompare1\/clock_0
Path slack     : 12717p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4606
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_7:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell7   2300   2300  12717  RISE       1
\PWM_7:PWMUDB:prevCompare1\/main_0    macrocell132    2306   4606  12717  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:prevCompare1\/clock_0                         macrocell132        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_7:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_7:PWMUDB:status_0\/clock_0
Path slack     : 12717p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4606
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_7:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell7   2300   2300  12717  RISE       1
\PWM_7:PWMUDB:status_0\/main_1        macrocell133    2306   4606  12717  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:status_0\/clock_0                             macrocell133        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : ADC_DIV_Q_7/main_1
Capture Clock  : ADC_DIV_Q_7/clock_0
Path slack     : 12717p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4606
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_7:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell7   2300   2300  12717  RISE       1
ADC_DIV_Q_7/main_1                    macrocell134    2306   4606  12717  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_7/clock_0                                         macrocell134        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_11:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_11:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_11:PWMUDB:prevCompare1\/clock_0
Path slack     : 12766p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4557
-------------------------------------   ---- 
End-of-path arrival time (ps)           4557
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_11:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell5   2300   2300  12766  RISE       1
\PWM_11:PWMUDB:prevCompare1\/main_0    macrocell124    2257   4557  12766  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:prevCompare1\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_11:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_11:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_11:PWMUDB:status_0\/clock_0
Path slack     : 12766p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4557
-------------------------------------   ---- 
End-of-path arrival time (ps)           4557
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_11:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell5   2300   2300  12766  RISE       1
\PWM_11:PWMUDB:status_0\/main_1        macrocell125    2257   4557  12766  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:status_0\/clock_0                            macrocell125        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_11:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : ADC_DIV_Q_11/main_1
Capture Clock  : ADC_DIV_Q_11/clock_0
Path slack     : 12766p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4557
-------------------------------------   ---- 
End-of-path arrival time (ps)           4557
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_11:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell5   2300   2300  12766  RISE       1
ADC_DIV_Q_11/main_1                    macrocell126    2257   4557  12766  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_11/clock_0                                        macrocell126        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_4:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_4:PWMUDB:prevCompare1\/clock_0
Path slack     : 12776p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_4:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell3   2300   2300  12776  RISE       1
\PWM_4:PWMUDB:prevCompare1\/main_0    macrocell112    2248   4548  12776  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:prevCompare1\/clock_0                         macrocell112        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : \PWM_4:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_4:PWMUDB:status_0\/clock_0
Path slack     : 12776p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_4:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell3   2300   2300  12776  RISE       1
\PWM_4:PWMUDB:status_0\/main_1        macrocell113    2248   4548  12776  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:status_0\/clock_0                             macrocell113        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : ADC_DIV_Q_4/main_1
Capture Clock  : ADC_DIV_Q_4/clock_0
Path slack     : 12776p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_4:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell3   2300   2300  12776  RISE       1
ADC_DIV_Q_4/main_1                    macrocell114    2248   4548  12776  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_4/clock_0                                         macrocell114        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0
Path End       : \PWM_8:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \PWM_8:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 12812p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5921
-------------------------------------   ---- 
End-of-path arrival time (ps)           5921
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0  controlcell10   1210   1210  11885  RISE       1
\PWM_8:PWMUDB:genblk1:ctrlreg\/clk_en    controlcell8    4711   5921  12812  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:genblk1:ctrlreg\/clock                        controlcell8        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0
Path End       : \PWM_8:PWMUDB:genblk8:stsreg\/clk_en
Capture Clock  : \PWM_8:PWMUDB:genblk8:stsreg\/clock
Path slack     : 12812p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5921
-------------------------------------   ---- 
End-of-path arrival time (ps)           5921
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0  controlcell10   1210   1210  11885  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/clk_en     statusicell9    4711   5921  12812  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/clock                         statusicell9        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:runmode_enable\/q
Path End       : ADC_DIV_Q_5/main_0
Capture Clock  : ADC_DIV_Q_5/clock_0
Path slack     : 12994p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clock_0                       macrocell115        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_5:PWMUDB:runmode_enable\/q  macrocell115   1250   1250   9887  RISE       1
ADC_DIV_Q_5/main_0               macrocell118   3079   4329  12994  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_5/clock_0                                         macrocell118        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:runmode_enable\/q
Path End       : ADC_DIV_Q_6/main_0
Capture Clock  : ADC_DIV_Q_6/clock_0
Path slack     : 12997p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4327
-------------------------------------   ---- 
End-of-path arrival time (ps)           4327
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:runmode_enable\/clock_0                       macrocell143        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_6:PWMUDB:runmode_enable\/q  macrocell143   1250   1250  10348  RISE       1
ADC_DIV_Q_6/main_0               macrocell146   3077   4327  12997  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_6/clock_0                                         macrocell146        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:runmode_enable\/q
Path End       : ADC_DIV_Q_4/main_0
Capture Clock  : ADC_DIV_Q_4/clock_0
Path slack     : 13083p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4240
-------------------------------------   ---- 
End-of-path arrival time (ps)           4240
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:runmode_enable\/clock_0                       macrocell111        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_4:PWMUDB:runmode_enable\/q  macrocell111   1250   1250  10521  RISE       1
ADC_DIV_Q_4/main_0               macrocell114   2990   4240  13083  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_4/clock_0                                         macrocell114        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_10:PWMUDB:runmode_enable\/q
Path End       : ADC_DIV_Q_10/main_0
Capture Clock  : ADC_DIV_Q_10/clock_0
Path slack     : 13163p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:runmode_enable\/clock_0                      macrocell127        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_10:PWMUDB:runmode_enable\/q  macrocell127   1250   1250  10492  RISE       1
ADC_DIV_Q_10/main_0               macrocell130   2911   4161  13163  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_10/clock_0                                        macrocell130        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_9:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_9:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_9:PWMUDB:runmode_enable\/clock_0
Path slack     : 13171p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:genblk1:ctrlreg\/clock                        controlcell7        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_9:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   1210   1210  13171  RISE       1
\PWM_9:PWMUDB:runmode_enable\/main_0      macrocell135   2943   4153  13171  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:runmode_enable\/clock_0                       macrocell135        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_5:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_5:PWMUDB:runmode_enable\/clock_0
Path slack     : 13185p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk1:ctrlreg\/clock                        controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_5:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  13185  RISE       1
\PWM_5:PWMUDB:runmode_enable\/main_0      macrocell115   2928   4138  13185  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:runmode_enable\/clock_0                       macrocell115        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:runmode_enable\/q
Path End       : ADC_DIV_Q_7/main_0
Capture Clock  : ADC_DIV_Q_7/clock_0
Path slack     : 13201p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:runmode_enable\/clock_0                       macrocell131        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_7:PWMUDB:runmode_enable\/q  macrocell131   1250   1250  10531  RISE       1
ADC_DIV_Q_7/main_0               macrocell134   2872   4122  13201  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_7/clock_0                                         macrocell134        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_8:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_8:PWMUDB:runmode_enable\/clock_0
Path slack     : 13231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4093
-------------------------------------   ---- 
End-of-path arrival time (ps)           4093
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:genblk1:ctrlreg\/clock                        controlcell8        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_8:PWMUDB:genblk1:ctrlreg\/control_7  controlcell8   1210   1210  13231  RISE       1
\PWM_8:PWMUDB:runmode_enable\/main_0      macrocell139   2883   4093  13231  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:runmode_enable\/clock_0                       macrocell139        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_11:PWMUDB:runmode_enable\/q
Path End       : ADC_DIV_Q_11/main_0
Capture Clock  : ADC_DIV_Q_11/clock_0
Path slack     : 13256p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:runmode_enable\/clock_0                      macrocell123        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_11:PWMUDB:runmode_enable\/q  macrocell123   1250   1250  10644  RISE       1
ADC_DIV_Q_11/main_0               macrocell126   2817   4067  13256  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_11/clock_0                                        macrocell126        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 13293p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell109        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell109   1250   1250  13293  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell109   2781   4031  13293  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell109        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_12630/main_0
Capture Clock  : Net_12630/clock_0
Path slack     : 13308p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#30 vs. ADC_REG_CLOCK:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell109        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell109   1250   1250  13308  RISE       1
Net_12630/main_0                          macrocell108   2765   4015  13308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_12630/clock_0                                          macrocell108        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 13308p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#30 vs. ADC_REG_CLOCK:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell109        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell109   1250   1250  13308  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/main_0     macrocell110   2765   4015  13308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1
Path End       : \PWM_9:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \PWM_9:PWMUDB:runmode_enable\/clock_0
Path slack     : 13448p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5285
-------------------------------------   ---- 
End-of-path arrival time (ps)           5285
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1  controlcell10   1210   1210  12521  RISE       1
\PWM_9:PWMUDB:runmode_enable\/clk_en     macrocell135    4075   5285  13448  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:runmode_enable\/clock_0                       macrocell135        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1
Path End       : \PWM_9:PWMUDB:prevCompare1\/clk_en
Capture Clock  : \PWM_9:PWMUDB:prevCompare1\/clock_0
Path slack     : 13448p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5285
-------------------------------------   ---- 
End-of-path arrival time (ps)           5285
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1  controlcell10   1210   1210  12521  RISE       1
\PWM_9:PWMUDB:prevCompare1\/clk_en       macrocell136    4075   5285  13448  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:prevCompare1\/clock_0                         macrocell136        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1
Path End       : \PWM_9:PWMUDB:status_0\/clk_en
Capture Clock  : \PWM_9:PWMUDB:status_0\/clock_0
Path slack     : 13448p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5285
-------------------------------------   ---- 
End-of-path arrival time (ps)           5285
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1  controlcell10   1210   1210  12521  RISE       1
\PWM_9:PWMUDB:status_0\/clk_en           macrocell137    4075   5285  13448  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:status_0\/clock_0                             macrocell137        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1
Path End       : ADC_DIV_Q_9/clk_en
Capture Clock  : ADC_DIV_Q_9/clock_0
Path slack     : 13448p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5285
-------------------------------------   ---- 
End-of-path arrival time (ps)           5285
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1  controlcell10   1210   1210  12521  RISE       1
ADC_DIV_Q_9/clk_en                       macrocell138    4075   5285  13448  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_9/clock_0                                         macrocell138        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0
Path End       : \PWM_8:PWMUDB:sP8:pwmdp:u0\/clk_en
Capture Clock  : \PWM_8:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 13739p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0  controlcell10   1210   1210  11885  RISE       1
\PWM_8:PWMUDB:sP8:pwmdp:u0\/clk_en       datapathcell9   3784   4994  13739  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell9       0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0
Path End       : \PWM_8:PWMUDB:prevCompare1\/clk_en
Capture Clock  : \PWM_8:PWMUDB:prevCompare1\/clock_0
Path slack     : 13739p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0  controlcell10   1210   1210  11885  RISE       1
\PWM_8:PWMUDB:prevCompare1\/clk_en       macrocell140    3784   4994  13739  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:prevCompare1\/clock_0                         macrocell140        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0
Path End       : \PWM_8:PWMUDB:status_0\/clk_en
Capture Clock  : \PWM_8:PWMUDB:status_0\/clock_0
Path slack     : 13739p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0  controlcell10   1210   1210  11885  RISE       1
\PWM_8:PWMUDB:status_0\/clk_en           macrocell141    3784   4994  13739  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:status_0\/clock_0                             macrocell141        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0
Path End       : ADC_DIV_Q_8/clk_en
Capture Clock  : ADC_DIV_Q_8/clock_0
Path slack     : 13739p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4994
-------------------------------------   ---- 
End-of-path arrival time (ps)           4994
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_0  controlcell10   1210   1210  11885  RISE       1
ADC_DIV_Q_8/clk_en                       macrocell142    3784   4994  13739  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_8/clock_0                                         macrocell142        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:prevCompare1\/q
Path End       : \PWM_5:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_5:PWMUDB:status_0\/clock_0
Path slack     : 13765p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:prevCompare1\/clock_0                         macrocell116        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_5:PWMUDB:prevCompare1\/q   macrocell116   1250   1250  13765  RISE       1
\PWM_5:PWMUDB:status_0\/main_0  macrocell117   2308   3558  13765  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:status_0\/clock_0                             macrocell117        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:prevCompare1\/q
Path End       : \PWM_6:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_6:PWMUDB:status_0\/clock_0
Path slack     : 13768p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:prevCompare1\/clock_0                         macrocell144        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_6:PWMUDB:prevCompare1\/q   macrocell144   1250   1250  13768  RISE       1
\PWM_6:PWMUDB:status_0\/main_0  macrocell145   2306   3556  13768  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:status_0\/clock_0                             macrocell145        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_10:PWMUDB:prevCompare1\/q
Path End       : \PWM_10:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_10:PWMUDB:status_0\/clock_0
Path slack     : 13771p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:prevCompare1\/clock_0                        macrocell128        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_10:PWMUDB:prevCompare1\/q   macrocell128   1250   1250  13771  RISE       1
\PWM_10:PWMUDB:status_0\/main_0  macrocell129   2302   3552  13771  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:status_0\/clock_0                            macrocell129        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:prevCompare1\/q
Path End       : \PWM_8:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_8:PWMUDB:status_0\/clock_0
Path slack     : 13771p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:prevCompare1\/clock_0                         macrocell140        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_8:PWMUDB:prevCompare1\/q   macrocell140   1250   1250  13771  RISE       1
\PWM_8:PWMUDB:status_0\/main_0  macrocell141   2302   3552  13771  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:status_0\/clock_0                             macrocell141        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_7:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_7:PWMUDB:runmode_enable\/clock_0
Path slack     : 13773p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:genblk1:ctrlreg\/clock                        controlcell6        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_7:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   1210   1210  13773  RISE       1
\PWM_7:PWMUDB:runmode_enable\/main_0      macrocell131   2340   3550  13773  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:runmode_enable\/clock_0                       macrocell131        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_9:PWMUDB:prevCompare1\/q
Path End       : \PWM_9:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_9:PWMUDB:status_0\/clock_0
Path slack     : 13782p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:prevCompare1\/clock_0                         macrocell136        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_9:PWMUDB:prevCompare1\/q   macrocell136   1250   1250  13782  RISE       1
\PWM_9:PWMUDB:status_0\/main_0  macrocell137   2291   3541  13782  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:status_0\/clock_0                             macrocell137        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:prevCompare1\/q
Path End       : \PWM_7:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_7:PWMUDB:status_0\/clock_0
Path slack     : 13785p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:prevCompare1\/clock_0                         macrocell132        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_7:PWMUDB:prevCompare1\/q   macrocell132   1250   1250  13785  RISE       1
\PWM_7:PWMUDB:status_0\/main_0  macrocell133   2289   3539  13785  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:status_0\/clock_0                             macrocell133        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_9:PWMUDB:runmode_enable\/q
Path End       : ADC_DIV_Q_9/main_0
Capture Clock  : ADC_DIV_Q_9/clock_0
Path slack     : 13787p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:runmode_enable\/clock_0                       macrocell135        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_9:PWMUDB:runmode_enable\/q  macrocell135   1250   1250  10041  RISE       1
ADC_DIV_Q_9/main_0               macrocell138   2286   3536  13787  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_9/clock_0                                         macrocell138        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_10:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_10:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_10:PWMUDB:runmode_enable\/clock_0
Path slack     : 13787p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:genblk1:ctrlreg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_10:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  13787  RISE       1
\PWM_10:PWMUDB:runmode_enable\/main_0      macrocell127   2326   3536  13787  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:runmode_enable\/clock_0                      macrocell127        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_6:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_6:PWMUDB:runmode_enable\/clock_0
Path slack     : 13801p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3523
-------------------------------------   ---- 
End-of-path arrival time (ps)           3523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:genblk1:ctrlreg\/clock                        controlcell9        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_6:PWMUDB:genblk1:ctrlreg\/control_7  controlcell9   1210   1210  13801  RISE       1
\PWM_6:PWMUDB:runmode_enable\/main_0      macrocell143   2313   3523  13801  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:runmode_enable\/clock_0                       macrocell143        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_11:PWMUDB:prevCompare1\/q
Path End       : \PWM_11:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_11:PWMUDB:status_0\/clock_0
Path slack     : 13832p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:prevCompare1\/clock_0                        macrocell124        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_11:PWMUDB:prevCompare1\/q   macrocell124   1250   1250  13832  RISE       1
\PWM_11:PWMUDB:status_0\/main_0  macrocell125   2241   3491  13832  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:status_0\/clock_0                            macrocell125        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:prevCompare1\/q
Path End       : \PWM_4:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_4:PWMUDB:status_0\/clock_0
Path slack     : 13837p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:prevCompare1\/clock_0                         macrocell112        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_4:PWMUDB:prevCompare1\/q   macrocell112   1250   1250  13837  RISE       1
\PWM_4:PWMUDB:status_0\/main_0  macrocell113   2236   3486  13837  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:status_0\/clock_0                             macrocell113        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_11:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_11:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_11:PWMUDB:runmode_enable\/clock_0
Path slack     : 13851p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3472
-------------------------------------   ---- 
End-of-path arrival time (ps)           3472
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_11:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  13851  RISE       1
\PWM_11:PWMUDB:runmode_enable\/main_0      macrocell123   2262   3472  13851  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:runmode_enable\/clock_0                      macrocell123        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_4:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_4:PWMUDB:runmode_enable\/clock_0
Path slack     : 13863p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3460
-------------------------------------   ---- 
End-of-path arrival time (ps)           3460
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk1:ctrlreg\/clock                        controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_4:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  13863  RISE       1
\PWM_4:PWMUDB:runmode_enable\/main_0      macrocell111   2250   3460  13863  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:runmode_enable\/clock_0                       macrocell111        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3
Path End       : \PWM_11:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \PWM_11:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 14062p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3  controlcell10   1210   1210  14062  RISE       1
\PWM_11:PWMUDB:genblk1:ctrlreg\/clk_en   controlcell4    3461   4671  14062  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:genblk1:ctrlreg\/clock                       controlcell4        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3
Path End       : \PWM_11:PWMUDB:genblk8:stsreg\/clk_en
Capture Clock  : \PWM_11:PWMUDB:genblk8:stsreg\/clock
Path slack     : 14062p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3  controlcell10   1210   1210  14062  RISE       1
\PWM_11:PWMUDB:genblk8:stsreg\/clk_en    statusicell5    3461   4671  14062  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3
Path End       : \PWM_11:PWMUDB:sP8:pwmdp:u0\/clk_en
Capture Clock  : \PWM_11:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 14062p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3  controlcell10   1210   1210  14062  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/clk_en      datapathcell5   3461   4671  14062  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell5       0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3
Path End       : \PWM_11:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \PWM_11:PWMUDB:runmode_enable\/clock_0
Path slack     : 14062p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3  controlcell10   1210   1210  14062  RISE       1
\PWM_11:PWMUDB:runmode_enable\/clk_en    macrocell123    3461   4671  14062  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:runmode_enable\/clock_0                      macrocell123        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3
Path End       : \PWM_11:PWMUDB:prevCompare1\/clk_en
Capture Clock  : \PWM_11:PWMUDB:prevCompare1\/clock_0
Path slack     : 14062p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3  controlcell10   1210   1210  14062  RISE       1
\PWM_11:PWMUDB:prevCompare1\/clk_en      macrocell124    3461   4671  14062  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:prevCompare1\/clock_0                        macrocell124        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3
Path End       : \PWM_11:PWMUDB:status_0\/clk_en
Capture Clock  : \PWM_11:PWMUDB:status_0\/clock_0
Path slack     : 14062p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3  controlcell10   1210   1210  14062  RISE       1
\PWM_11:PWMUDB:status_0\/clk_en          macrocell125    3461   4671  14062  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:status_0\/clock_0                            macrocell125        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3
Path End       : ADC_DIV_Q_11/clk_en
Capture Clock  : ADC_DIV_Q_11/clock_0
Path slack     : 14062p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_3  controlcell10   1210   1210  14062  RISE       1
ADC_DIV_Q_11/clk_en                      macrocell126    3461   4671  14062  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_11/clock_0                                        macrocell126        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2
Path End       : \PWM_10:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \PWM_10:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 14354p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4379
-------------------------------------   ---- 
End-of-path arrival time (ps)           4379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2  controlcell10   1210   1210  14354  RISE       1
\PWM_10:PWMUDB:genblk1:ctrlreg\/clk_en   controlcell5    3169   4379  14354  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:genblk1:ctrlreg\/clock                       controlcell5        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2
Path End       : \PWM_10:PWMUDB:genblk8:stsreg\/clk_en
Capture Clock  : \PWM_10:PWMUDB:genblk8:stsreg\/clock
Path slack     : 14354p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4379
-------------------------------------   ---- 
End-of-path arrival time (ps)           4379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2  controlcell10   1210   1210  14354  RISE       1
\PWM_10:PWMUDB:genblk8:stsreg\/clk_en    statusicell6    3169   4379  14354  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:genblk8:stsreg\/clock                        statusicell6        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2
Path End       : \PWM_10:PWMUDB:sP8:pwmdp:u0\/clk_en
Capture Clock  : \PWM_10:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 14354p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4379
-------------------------------------   ---- 
End-of-path arrival time (ps)           4379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2  controlcell10   1210   1210  14354  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/clk_en      datapathcell6   3169   4379  14354  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell6       0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2
Path End       : \PWM_10:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \PWM_10:PWMUDB:runmode_enable\/clock_0
Path slack     : 14354p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4379
-------------------------------------   ---- 
End-of-path arrival time (ps)           4379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2  controlcell10   1210   1210  14354  RISE       1
\PWM_10:PWMUDB:runmode_enable\/clk_en    macrocell127    3169   4379  14354  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:runmode_enable\/clock_0                      macrocell127        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2
Path End       : \PWM_10:PWMUDB:prevCompare1\/clk_en
Capture Clock  : \PWM_10:PWMUDB:prevCompare1\/clock_0
Path slack     : 14354p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4379
-------------------------------------   ---- 
End-of-path arrival time (ps)           4379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2  controlcell10   1210   1210  14354  RISE       1
\PWM_10:PWMUDB:prevCompare1\/clk_en      macrocell128    3169   4379  14354  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:prevCompare1\/clock_0                        macrocell128        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2
Path End       : \PWM_10:PWMUDB:status_0\/clk_en
Capture Clock  : \PWM_10:PWMUDB:status_0\/clock_0
Path slack     : 14354p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4379
-------------------------------------   ---- 
End-of-path arrival time (ps)           4379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2  controlcell10   1210   1210  14354  RISE       1
\PWM_10:PWMUDB:status_0\/clk_en          macrocell129    3169   4379  14354  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:status_0\/clock_0                            macrocell129        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2
Path End       : ADC_DIV_Q_10/clk_en
Capture Clock  : ADC_DIV_Q_10/clock_0
Path slack     : 14354p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4379
-------------------------------------   ---- 
End-of-path arrival time (ps)           4379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_2  controlcell10   1210   1210  14354  RISE       1
ADC_DIV_Q_10/clk_en                      macrocell130    3169   4379  14354  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ADC_DIV_Q_10/clock_0                                        macrocell130        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1
Path End       : \PWM_9:PWMUDB:genblk8:stsreg\/clk_en
Capture Clock  : \PWM_9:PWMUDB:genblk8:stsreg\/clock
Path slack     : 14376p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1  controlcell10   1210   1210  12521  RISE       1
\PWM_9:PWMUDB:genblk8:stsreg\/clk_en     statusicell8    3147   4357  14376  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:genblk8:stsreg\/clock                         statusicell8        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1
Path End       : \PWM_9:PWMUDB:sP8:pwmdp:u0\/clk_en
Capture Clock  : \PWM_9:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 14376p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_MSB:Sync:ctrl_reg\/clock                         controlcell10       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_MSB:Sync:ctrl_reg\/control_1  controlcell10   1210   1210  12521  RISE       1
\PWM_9:PWMUDB:sP8:pwmdp:u0\/clk_en       datapathcell8   3147   4357  14376  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:sP8:pwmdp:u0\/clock                           datapathcell8       0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_0
Path End       : cy_tff_1/clk_en
Capture Clock  : cy_tff_1/clock_0
Path slack     : 14437p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4297
-------------------------------------   ---- 
End-of-path arrival time (ps)           4297
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_0  controlcell11   1210   1210  14437  RISE       1
cy_tff_1/clk_en                          macrocell122    3087   4297  14437  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_tff_1/clock_0                                            macrocell122        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_1_OUT_LSB:Sync:ctrl_reg\/control_1
Path End       : cy_tff_2/clk_en
Capture Clock  : cy_tff_2/clock_0
Path slack     : 14932p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3801
-------------------------------------   ---- 
End-of-path arrival time (ps)           3801
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_1_OUT_LSB:Sync:ctrl_reg\/clock                         controlcell11       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_1_OUT_LSB:Sync:ctrl_reg\/control_1  controlcell11   1210   1210  14932  RISE       1
cy_tff_2/clk_en                          macrocell121    2591   3801  14932  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_tff_2/clock_0                                            macrocell121        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_8:PWMUDB:status_0\/q
Path End       : \PWM_8:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_8:PWMUDB:genblk8:stsreg\/clock
Path slack     : 16146p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:status_0\/clock_0                             macrocell141        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_8:PWMUDB:status_0\/q               macrocell141   1250   1250  16146  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/status_0  statusicell9   2938   4188  16146  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_8:PWMUDB:genblk8:stsreg\/clock                         statusicell9        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_5:PWMUDB:status_0\/q
Path End       : \PWM_5:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_5:PWMUDB:genblk8:stsreg\/clock
Path slack     : 16156p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:status_0\/clock_0                             macrocell117        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_5:PWMUDB:status_0\/q               macrocell117   1250   1250  16156  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2927   4177  16156  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_5:PWMUDB:genblk8:stsreg\/clock                         statusicell4        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_9:PWMUDB:status_0\/q
Path End       : \PWM_9:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_9:PWMUDB:genblk8:stsreg\/clock
Path slack     : 16186p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4147
-------------------------------------   ---- 
End-of-path arrival time (ps)           4147
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:status_0\/clock_0                             macrocell137        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_9:PWMUDB:status_0\/q               macrocell137   1250   1250  16186  RISE       1
\PWM_9:PWMUDB:genblk8:stsreg\/status_0  statusicell8   2897   4147  16186  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_9:PWMUDB:genblk8:stsreg\/clock                         statusicell8        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_10:PWMUDB:status_0\/q
Path End       : \PWM_10:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_10:PWMUDB:genblk8:stsreg\/clock
Path slack     : 16769p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:status_0\/clock_0                            macrocell129        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_10:PWMUDB:status_0\/q               macrocell129   1250   1250  16769  RISE       1
\PWM_10:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2314   3564  16769  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_10:PWMUDB:genblk8:stsreg\/clock                        statusicell6        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_7:PWMUDB:status_0\/q
Path End       : \PWM_7:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_7:PWMUDB:genblk8:stsreg\/clock
Path slack     : 16769p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:status_0\/clock_0                             macrocell133        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_7:PWMUDB:status_0\/q               macrocell133   1250   1250  16769  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/status_0  statusicell7   2314   3564  16769  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_7:PWMUDB:genblk8:stsreg\/clock                         statusicell7        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_6:PWMUDB:status_0\/q
Path End       : \PWM_6:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_6:PWMUDB:genblk8:stsreg\/clock
Path slack     : 16772p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:status_0\/clock_0                             macrocell145        0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_6:PWMUDB:status_0\/q               macrocell145    1250   1250  16772  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/status_0  statusicell10   2312   3562  16772  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_6:PWMUDB:genblk8:stsreg\/clock                         statusicell10       0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_11:PWMUDB:status_0\/q
Path End       : \PWM_11:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_11:PWMUDB:genblk8:stsreg\/clock
Path slack     : 16829p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3504
-------------------------------------   ---- 
End-of-path arrival time (ps)           3504
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:status_0\/clock_0                            macrocell125        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_11:PWMUDB:status_0\/q               macrocell125   1250   1250  16829  RISE       1
\PWM_11:PWMUDB:genblk8:stsreg\/status_0  statusicell5   2254   3504  16829  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_11:PWMUDB:genblk8:stsreg\/clock                        statusicell5        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_4:PWMUDB:status_0\/q
Path End       : \PWM_4:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_4:PWMUDB:genblk8:stsreg\/clock
Path slack     : 16831p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     20333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3502
-------------------------------------   ---- 
End-of-path arrival time (ps)           3502
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:status_0\/clock_0                             macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_4:PWMUDB:status_0\/q               macrocell113   1250   1250  16831  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2252   3502  16831  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_4:PWMUDB:genblk8:stsreg\/clock                         statusicell3        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_4
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u1\/clock
Path slack     : 24828p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13989
-------------------------------------   ----- 
End-of-path arrival time (ps)           13989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_4   count7cell      1940   1940  24828  RISE       1
\SPI_DAC:BSPIM:load_rx_data\/main_0  macrocell2      4699   6639  24828  RISE       1
\SPI_DAC:BSPIM:load_rx_data\/q       macrocell2      3350   9989  24828  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/f1_load   datapathcell2   4000  13989  24828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_4
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u0\/f1_load
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u0\/clock
Path slack     : 25237p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13580
-------------------------------------   ----- 
End-of-path arrival time (ps)           13580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_4   count7cell      1940   1940  24828  RISE       1
\SPI_DAC:BSPIM:load_rx_data\/main_0  macrocell2      4699   6639  24828  RISE       1
\SPI_DAC:BSPIM:load_rx_data\/q       macrocell2      3350   9989  24828  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/f1_load   datapathcell1   3591  13580  25237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_4
Path End       : \SPI_DAC:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI_DAC:BSPIM:TxStsReg\/clock
Path slack     : 26626p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14541
-------------------------------------   ----- 
End-of-path arrival time (ps)           14541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_4   count7cell     1940   1940  24828  RISE       1
\SPI_DAC:BSPIM:load_rx_data\/main_0  macrocell2     4699   6639  24828  RISE       1
\SPI_DAC:BSPIM:load_rx_data\/q       macrocell2     3350   9989  24828  RISE       1
\SPI_DAC:BSPIM:TxStsReg\/status_3    statusicell1   4552  14541  26626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:TxStsReg\/clock                             statusicell1        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u0\/cs_addr_2
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u0\/clock
Path slack     : 27422p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8235
-------------------------------------   ---- 
End-of-path arrival time (ps)           8235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q             macrocell30     1250   1250  27422  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/cs_addr_2  datapathcell1   6985   8235  27422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : \SPI_DAC:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI_DAC:BSPIM:TxStsReg\/clock
Path slack     : 28108p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13059
-------------------------------------   ----- 
End-of-path arrival time (ps)           13059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q           macrocell32    1250   1250  28108  RISE       1
\SPI_DAC:BSPIM:tx_status_0\/main_2  macrocell3     5562   6812  28108  RISE       1
\SPI_DAC:BSPIM:tx_status_0\/q       macrocell3     3350  10162  28108  RISE       1
\SPI_DAC:BSPIM:TxStsReg\/status_0   statusicell1   2897  13059  28108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:TxStsReg\/clock                             statusicell1        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:sR16:Dp:u1\/f1_blk_stat_comb
Path End       : \SPI_DAC:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI_DAC:BSPIM:RxStsReg\/clock
Path slack     : 28112p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13055
-------------------------------------   ----- 
End-of-path arrival time (ps)           13055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:sR16:Dp:u1\/f1_blk_stat_comb  datapathcell2   3580   3580  28112  RISE       1
\SPI_DAC:BSPIM:rx_status_6\/main_5           macrocell5      3790   7370  28112  RISE       1
\SPI_DAC:BSPIM:rx_status_6\/q                macrocell5      3350  10720  28112  RISE       1
\SPI_DAC:BSPIM:RxStsReg\/status_6            statusicell2    2335  13055  28112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:RxStsReg\/clock                             statusicell2        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u1\/cs_addr_2
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u1\/clock
Path slack     : 28443p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7214
-------------------------------------   ---- 
End-of-path arrival time (ps)           7214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q             macrocell30     1250   1250  27422  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/cs_addr_2  datapathcell2   5964   7214  28443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : Net_6027/main_1
Capture Clock  : Net_6027/clock_0
Path slack     : 28996p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9160
-------------------------------------   ---- 
End-of-path arrival time (ps)           9160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q  macrocell30   1250   1250  27422  RISE       1
Net_6027/main_1            macrocell29   7910   9160  28996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u1\/clock
Path slack     : 29783p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5874
-------------------------------------   ---- 
End-of-path arrival time (ps)           5874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q             macrocell32     1250   1250  28108  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/cs_addr_0  datapathcell2   4624   5874  29783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:sR16:Dp:u1\/so_comb
Path End       : Net_6027/main_4
Capture Clock  : Net_6027/clock_0
Path slack     : 29870p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8287
-------------------------------------   ---- 
End-of-path arrival time (ps)           8287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:sR16:Dp:u1\/so_comb  datapathcell2   5360   5360  29870  RISE       1
Net_6027/main_4                     macrocell29     2927   8287  29870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u0\/cs_addr_1
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u0\/clock
Path slack     : 29905p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5751
-------------------------------------   ---- 
End-of-path arrival time (ps)           5751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q             macrocell31     1250   1250  29905  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/cs_addr_1  datapathcell1   4501   5751  29905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u1\/cs_addr_1
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u1\/clock
Path slack     : 29906p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5751
-------------------------------------   ---- 
End-of-path arrival time (ps)           5751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q             macrocell31     1250   1250  29905  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/cs_addr_1  datapathcell2   4501   5751  29906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u0\/cs_addr_0
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u0\/clock
Path slack     : 30055p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q             macrocell32     1250   1250  28108  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/cs_addr_0  datapathcell1   4351   5601  30055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/clock                           datapathcell1       0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPI_DAC:BSPIM:state_2\/main_8
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 30494p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7662
-------------------------------------   ---- 
End-of-path arrival time (ps)           7662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell2   3580   3580  30494  RISE       1
\SPI_DAC:BSPIM:state_2\/main_8               macrocell30     4082   7662  30494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPI_DAC:BSPIM:state_1\/main_8
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 30494p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7662
-------------------------------------   ---- 
End-of-path arrival time (ps)           7662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell2   3580   3580  30494  RISE       1
\SPI_DAC:BSPIM:state_1\/main_8               macrocell31     4082   7662  30494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : \SPI_DAC:BSPIM:state_2\/main_2
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 30775p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7381
-------------------------------------   ---- 
End-of-path arrival time (ps)           7381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q       macrocell32   1250   1250  28108  RISE       1
\SPI_DAC:BSPIM:state_2\/main_2  macrocell30   6131   7381  30775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : \SPI_DAC:BSPIM:state_1\/main_2
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 30775p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7381
-------------------------------------   ---- 
End-of-path arrival time (ps)           7381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q       macrocell32   1250   1250  28108  RISE       1
\SPI_DAC:BSPIM:state_1\/main_2  macrocell31   6131   7381  30775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_2
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 30775p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7381
-------------------------------------   ---- 
End-of-path arrival time (ps)           7381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q        macrocell32   1250   1250  28108  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_2  macrocell35   6131   7381  30775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : \SPI_DAC:BSPIM:load_cond\/main_0
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 30825p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7332
-------------------------------------   ---- 
End-of-path arrival time (ps)           7332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q         macrocell30   1250   1250  27422  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_0  macrocell34   6082   7332  30825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : Net_6026/main_0
Capture Clock  : Net_6026/clock_0
Path slack     : 30825p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7332
-------------------------------------   ---- 
End-of-path arrival time (ps)           7332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q  macrocell30   1250   1250  27422  RISE       1
Net_6026/main_0            macrocell37   6082   7332  30825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6026/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb
Path End       : \SPI_DAC:BSPIM:state_0\/main_3
Capture Clock  : \SPI_DAC:BSPIM:state_0\/clock_0
Path slack     : 30908p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7249
-------------------------------------   ---- 
End-of-path arrival time (ps)           7249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:sR16:Dp:u1\/f0_blk_stat_comb  datapathcell2   3580   3580  30494  RISE       1
\SPI_DAC:BSPIM:state_0\/main_3               macrocell32     3669   7249  30908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : \SPI_DAC:BSPIM:state_0\/main_0
Capture Clock  : \SPI_DAC:BSPIM:state_0\/clock_0
Path slack     : 30922p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7234
-------------------------------------   ---- 
End-of-path arrival time (ps)           7234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q       macrocell30   1250   1250  27422  RISE       1
\SPI_DAC:BSPIM:state_0\/main_0  macrocell32   5984   7234  30922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : Net_6025/main_0
Capture Clock  : Net_6025/clock_0
Path slack     : 30939p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7218
-------------------------------------   ---- 
End-of-path arrival time (ps)           7218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q  macrocell30   1250   1250  27422  RISE       1
Net_6025/main_0            macrocell33   5968   7218  30939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6025/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : \SPI_DAC:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPI_DAC:BSPIM:cnt_enable\/clock_0
Path slack     : 30939p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7218
-------------------------------------   ---- 
End-of-path arrival time (ps)           7218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q          macrocell30   1250   1250  27422  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/main_0  macrocell36   5968   7218  30939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : Net_6027/main_3
Capture Clock  : Net_6027/clock_0
Path slack     : 30950p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7207
-------------------------------------   ---- 
End-of-path arrival time (ps)           7207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q  macrocell32   1250   1250  28108  RISE       1
Net_6027/main_3            macrocell29   5957   7207  30950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_4
Path End       : \SPI_DAC:BSPIM:state_2\/main_3
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 30961p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7196
-------------------------------------   ---- 
End-of-path arrival time (ps)           7196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_4  count7cell    1940   1940  24828  RISE       1
\SPI_DAC:BSPIM:state_2\/main_3      macrocell30   5256   7196  30961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_4
Path End       : \SPI_DAC:BSPIM:state_1\/main_3
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 30961p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7196
-------------------------------------   ---- 
End-of-path arrival time (ps)           7196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_4  count7cell    1940   1940  24828  RISE       1
\SPI_DAC:BSPIM:state_1\/main_3      macrocell31   5256   7196  30961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_4
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_3
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 30961p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7196
-------------------------------------   ---- 
End-of-path arrival time (ps)           7196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_4  count7cell    1940   1940  24828  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_3     macrocell35   5256   7196  30961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : Net_6027/main_2
Capture Clock  : Net_6027/clock_0
Path slack     : 31471p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6685
-------------------------------------   ---- 
End-of-path arrival time (ps)           6685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q  macrocell31   1250   1250  29905  RISE       1
Net_6027/main_2            macrocell29   5435   6685  31471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_4
Path End       : \SPI_DAC:BSPIM:load_cond\/main_3
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 31518p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6639
-------------------------------------   ---- 
End-of-path arrival time (ps)           6639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_4  count7cell    1940   1940  24828  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_3    macrocell34   4699   6639  31518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_3
Path End       : \SPI_DAC:BSPIM:state_2\/main_4
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 31538p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6619
-------------------------------------   ---- 
End-of-path arrival time (ps)           6619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25427  RISE       1
\SPI_DAC:BSPIM:state_2\/main_4      macrocell30   4679   6619  31538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_3
Path End       : \SPI_DAC:BSPIM:state_1\/main_4
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 31538p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6619
-------------------------------------   ---- 
End-of-path arrival time (ps)           6619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25427  RISE       1
\SPI_DAC:BSPIM:state_1\/main_4      macrocell31   4679   6619  31538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_3
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_4
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 31538p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6619
-------------------------------------   ---- 
End-of-path arrival time (ps)           6619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25427  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_4     macrocell35   4679   6619  31538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_4
Path End       : Net_6027/main_5
Capture Clock  : Net_6027/clock_0
Path slack     : 31683p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6473
-------------------------------------   ---- 
End-of-path arrival time (ps)           6473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_4  count7cell    1940   1940  24828  RISE       1
Net_6027/main_5                     macrocell29   4533   6473  31683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_3
Path End       : \SPI_DAC:BSPIM:load_cond\/main_4
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 32118p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25427  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_4    macrocell34   4099   6039  32118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : \SPI_DAC:BSPIM:state_2\/main_0
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 32242p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5915
-------------------------------------   ---- 
End-of-path arrival time (ps)           5915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q       macrocell30   1250   1250  27422  RISE       1
\SPI_DAC:BSPIM:state_2\/main_0  macrocell30   4665   5915  32242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : \SPI_DAC:BSPIM:state_1\/main_0
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 32242p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5915
-------------------------------------   ---- 
End-of-path arrival time (ps)           5915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q       macrocell30   1250   1250  27422  RISE       1
\SPI_DAC:BSPIM:state_1\/main_0  macrocell31   4665   5915  32242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_2\/q
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_0
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 32242p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5915
-------------------------------------   ---- 
End-of-path arrival time (ps)           5915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_2\/q        macrocell30   1250   1250  27422  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_0  macrocell35   4665   5915  32242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : \SPI_DAC:BSPIM:load_cond\/main_2
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 32365p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q         macrocell32   1250   1250  28108  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_2  macrocell34   4542   5792  32365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : Net_6026/main_2
Capture Clock  : Net_6026/clock_0
Path slack     : 32365p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q  macrocell32   1250   1250  28108  RISE       1
Net_6026/main_2            macrocell37   4542   5792  32365  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6026/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : \SPI_DAC:BSPIM:state_0\/main_1
Capture Clock  : \SPI_DAC:BSPIM:state_0\/clock_0
Path slack     : 32386p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q       macrocell31   1250   1250  29905  RISE       1
\SPI_DAC:BSPIM:state_0\/main_1  macrocell32   4521   5771  32386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : Net_6025/main_1
Capture Clock  : Net_6025/clock_0
Path slack     : 32398p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5759
-------------------------------------   ---- 
End-of-path arrival time (ps)           5759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q  macrocell31   1250   1250  29905  RISE       1
Net_6025/main_1            macrocell33   4509   5759  32398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6025/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : \SPI_DAC:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPI_DAC:BSPIM:cnt_enable\/clock_0
Path slack     : 32398p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5759
-------------------------------------   ---- 
End-of-path arrival time (ps)           5759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q          macrocell31   1250   1250  29905  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/main_1  macrocell36   4509   5759  32398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : Net_6025/main_2
Capture Clock  : Net_6025/clock_0
Path slack     : 32570p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q  macrocell32   1250   1250  28108  RISE       1
Net_6025/main_2            macrocell33   4337   5587  32570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6025/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : \SPI_DAC:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPI_DAC:BSPIM:cnt_enable\/clock_0
Path slack     : 32570p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q          macrocell32   1250   1250  28108  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/main_2  macrocell36   4337   5587  32570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_0
Path End       : \SPI_DAC:BSPIM:state_2\/main_7
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 32837p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26160  RISE       1
\SPI_DAC:BSPIM:state_2\/main_7      macrocell30   3380   5320  32837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_0
Path End       : \SPI_DAC:BSPIM:state_1\/main_7
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 32837p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26160  RISE       1
\SPI_DAC:BSPIM:state_1\/main_7      macrocell31   3380   5320  32837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_0
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_7
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 32837p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26160  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_7     macrocell35   3380   5320  32837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_0
Path End       : \SPI_DAC:BSPIM:load_cond\/main_7
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 32850p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5307
-------------------------------------   ---- 
End-of-path arrival time (ps)           5307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26160  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_7    macrocell34   3367   5307  32850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:ld_ident\/q
Path End       : Net_6027/main_10
Capture Clock  : Net_6027/clock_0
Path slack     : 32949p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5207
-------------------------------------   ---- 
End-of-path arrival time (ps)           5207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:ld_ident\/q  macrocell35   1250   1250  32949  RISE       1
Net_6027/main_10            macrocell29   3957   5207  32949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_0
Path End       : Net_6027/main_9
Capture Clock  : Net_6027/clock_0
Path slack     : 32960p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_0  count7cell    1940   1940  26160  RISE       1
Net_6027/main_9                     macrocell29   3256   5196  32960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_1
Path End       : Net_6027/main_8
Capture Clock  : Net_6027/clock_0
Path slack     : 32965p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5192
-------------------------------------   ---- 
End-of-path arrival time (ps)           5192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26297  RISE       1
Net_6027/main_8                     macrocell29   3252   5192  32965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_2
Path End       : Net_6027/main_7
Capture Clock  : Net_6027/clock_0
Path slack     : 32972p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5184
-------------------------------------   ---- 
End-of-path arrival time (ps)           5184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26312  RISE       1
Net_6027/main_7                     macrocell29   3244   5184  32972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_3
Path End       : Net_6027/main_6
Capture Clock  : Net_6027/clock_0
Path slack     : 32973p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25427  RISE       1
Net_6027/main_6                     macrocell29   3243   5183  32973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_1
Path End       : \SPI_DAC:BSPIM:state_2\/main_6
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 32984p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26297  RISE       1
\SPI_DAC:BSPIM:state_2\/main_6      macrocell30   3233   5173  32984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_1
Path End       : \SPI_DAC:BSPIM:state_1\/main_6
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 32984p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26297  RISE       1
\SPI_DAC:BSPIM:state_1\/main_6      macrocell31   3233   5173  32984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_1
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_6
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 32984p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26297  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_6     macrocell35   3233   5173  32984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_1
Path End       : \SPI_DAC:BSPIM:load_cond\/main_6
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 32987p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5170
-------------------------------------   ---- 
End-of-path arrival time (ps)           5170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_1  count7cell    1940   1940  26297  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_6    macrocell34   3230   5170  32987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_2
Path End       : \SPI_DAC:BSPIM:state_2\/main_5
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 32997p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26312  RISE       1
\SPI_DAC:BSPIM:state_2\/main_5      macrocell30   3220   5160  32997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_2
Path End       : \SPI_DAC:BSPIM:state_1\/main_5
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 32997p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26312  RISE       1
\SPI_DAC:BSPIM:state_1\/main_5      macrocell31   3220   5160  32997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_2
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_5
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 32997p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26312  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_5     macrocell35   3220   5160  32997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:BitCounter\/count_2
Path End       : \SPI_DAC:BSPIM:load_cond\/main_5
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 33002p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5155
-------------------------------------   ---- 
End-of-path arrival time (ps)           5155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:BitCounter\/count_2  count7cell    1940   1940  26312  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_5    macrocell34   3215   5155  33002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6026/q
Path End       : Net_6026/main_3
Capture Clock  : Net_6026/clock_0
Path slack     : 33098p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6026/clock_0                                           macrocell37         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_6026/q       macrocell37   1250   1250  33098  RISE       1
Net_6026/main_3  macrocell37   3808   5058  33098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6026/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6025/q
Path End       : Net_6025/main_3
Capture Clock  : Net_6025/clock_0
Path slack     : 33129p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6025/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_6025/q       macrocell33   1250   1250  33129  RISE       1
Net_6025/main_3  macrocell33   3777   5027  33129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6025/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_0\/q
Path End       : \SPI_DAC:BSPIM:state_0\/main_2
Capture Clock  : \SPI_DAC:BSPIM:state_0\/clock_0
Path slack     : 33146p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5011
-------------------------------------   ---- 
End-of-path arrival time (ps)           5011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_0\/q       macrocell32   1250   1250  28108  RISE       1
\SPI_DAC:BSPIM:state_0\/main_2  macrocell32   3761   5011  33146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_6027/q
Path End       : Net_6027/main_0
Capture Clock  : Net_6027/clock_0
Path slack     : 33404p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell29         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_6027/q       macrocell29   1250   1250  33404  RISE       1
Net_6027/main_0  macrocell29   3503   4753  33404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6027/clock_0                                           macrocell29         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:cnt_enable\/q
Path End       : \SPI_DAC:BSPIM:BitCounter\/enable
Capture Clock  : \SPI_DAC:BSPIM:BitCounter\/clock
Path slack     : 33728p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -4060
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   37607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:cnt_enable\/q       macrocell36   1250   1250  33728  RISE       1
\SPI_DAC:BSPIM:BitCounter\/enable  count7cell    2628   3878  33728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:BitCounter\/clock                           count7cell          0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : \SPI_DAC:BSPIM:state_2\/main_1
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 33827p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4330
-------------------------------------   ---- 
End-of-path arrival time (ps)           4330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q       macrocell31   1250   1250  29905  RISE       1
\SPI_DAC:BSPIM:state_2\/main_1  macrocell30   3080   4330  33827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : \SPI_DAC:BSPIM:state_1\/main_1
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 33827p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4330
-------------------------------------   ---- 
End-of-path arrival time (ps)           4330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q       macrocell31   1250   1250  29905  RISE       1
\SPI_DAC:BSPIM:state_1\/main_1  macrocell31   3080   4330  33827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_1
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 33827p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4330
-------------------------------------   ---- 
End-of-path arrival time (ps)           4330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q        macrocell31   1250   1250  29905  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_1  macrocell35   3080   4330  33827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : \SPI_DAC:BSPIM:load_cond\/main_1
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 33955p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q         macrocell31   1250   1250  29905  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_1  macrocell34   2952   4202  33955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:state_1\/q
Path End       : Net_6026/main_1
Capture Clock  : Net_6026/clock_0
Path slack     : 33955p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4202
-------------------------------------   ---- 
End-of-path arrival time (ps)           4202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:state_1\/q  macrocell31   1250   1250  29905  RISE       1
Net_6026/main_1            macrocell37   2952   4202  33955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6026/clock_0                                           macrocell37         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:cnt_enable\/q
Path End       : \SPI_DAC:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPI_DAC:BSPIM:cnt_enable\/clock_0
Path slack     : 34294p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           3863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:cnt_enable\/q       macrocell36   1250   1250  33728  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/main_3  macrocell36   2613   3863  34294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:cnt_enable\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:load_cond\/q
Path End       : \SPI_DAC:BSPIM:load_cond\/main_8
Capture Clock  : \SPI_DAC:BSPIM:load_cond\/clock_0
Path slack     : 34600p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:load_cond\/q       macrocell34   1250   1250  34600  RISE       1
\SPI_DAC:BSPIM:load_cond\/main_8  macrocell34   2307   3557  34600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:load_cond\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:ld_ident\/q
Path End       : \SPI_DAC:BSPIM:state_2\/main_9
Capture Clock  : \SPI_DAC:BSPIM:state_2\/clock_0
Path slack     : 34603p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:ld_ident\/q      macrocell35   1250   1250  32949  RISE       1
\SPI_DAC:BSPIM:state_2\/main_9  macrocell30   2304   3554  34603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_2\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:ld_ident\/q
Path End       : \SPI_DAC:BSPIM:state_1\/main_9
Capture Clock  : \SPI_DAC:BSPIM:state_1\/clock_0
Path slack     : 34603p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:ld_ident\/q      macrocell35   1250   1250  32949  RISE       1
\SPI_DAC:BSPIM:state_1\/main_9  macrocell31   2304   3554  34603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:state_1\/clock_0                            macrocell31         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:ld_ident\/q
Path End       : \SPI_DAC:BSPIM:ld_ident\/main_8
Capture Clock  : \SPI_DAC:BSPIM:ld_ident\/clock_0
Path slack     : 34603p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:ld_ident\/q       macrocell35   1250   1250  32949  RISE       1
\SPI_DAC:BSPIM:ld_ident\/main_8  macrocell35   2304   3554  34603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:ld_ident\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_DAC:BSPIM:sR16:Dp:u0\/sol_msb
Path End       : \SPI_DAC:BSPIM:sR16:Dp:u1\/sir
Capture Clock  : \SPI_DAC:BSPIM:sR16:Dp:u1\/clock
Path slack     : 37927p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (SPI_DAC_IntClock:R#1 vs. SPI_DAC_IntClock:R#2)   41667
- Setup time                                                     -3020
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38647

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       720
-------------------------------------   --- 
End-of-path arrival time (ps)           720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u0\/clock                           datapathcell1       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_DAC:BSPIM:sR16:Dp:u0\/sol_msb  datapathcell1    720    720  37927  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/sir      datapathcell2      0    720  37927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI_DAC:BSPIM:sR16:Dp:u1\/clock                           datapathcell2       0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 587429p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34061
-------------------------------------   ----- 
End-of-path arrival time (ps)           34061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell87  12932  34061  587429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell87         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 587429p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34061
-------------------------------------   ----- 
End-of-path arrival time (ps)           34061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell91  12932  34061  587429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell91         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 587429p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34061
-------------------------------------   ----- 
End-of-path arrival time (ps)           34061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell98  12932  34061  587429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell98         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 587433p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34057
-------------------------------------   ----- 
End-of-path arrival time (ps)           34057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell48  12929  34057  587433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell48         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 587433p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34057
-------------------------------------   ----- 
End-of-path arrival time (ps)           34057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell50  12929  34057  587433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell50         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 587433p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34057
-------------------------------------   ----- 
End-of-path arrival time (ps)           34057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell70  12929  34057  587433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell70         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 588144p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33346
-------------------------------------   ----- 
End-of-path arrival time (ps)           33346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell45  12217  33346  588144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell45         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 588144p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33346
-------------------------------------   ----- 
End-of-path arrival time (ps)           33346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell47  12217  33346  588144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell47         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 588144p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33346
-------------------------------------   ----- 
End-of-path arrival time (ps)           33346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell53  12217  33346  588144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell53         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 588144p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33346
-------------------------------------   ----- 
End-of-path arrival time (ps)           33346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell58  12217  33346  588144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell58         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 588511p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32979
-------------------------------------   ----- 
End-of-path arrival time (ps)           32979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell76  11850  32979  588511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell76         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 588511p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32979
-------------------------------------   ----- 
End-of-path arrival time (ps)           32979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell88  11850  32979  588511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell88         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 588512p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32978
-------------------------------------   ----- 
End-of-path arrival time (ps)           32978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell63  11850  32978  588512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell63         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 588512p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32978
-------------------------------------   ----- 
End-of-path arrival time (ps)           32978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell67  11850  32978  588512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell67         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 588512p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32978
-------------------------------------   ----- 
End-of-path arrival time (ps)           32978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell69  11850  32978  588512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell69         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 588699p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32791
-------------------------------------   ----- 
End-of-path arrival time (ps)           32791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell65  11663  32791  588699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell65         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 588699p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32791
-------------------------------------   ----- 
End-of-path arrival time (ps)           32791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell77  11663  32791  588699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell77         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 588699p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32791
-------------------------------------   ----- 
End-of-path arrival time (ps)           32791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38    1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6     2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6     3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell102  11663  32791  588699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell102        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 588703p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32787
-------------------------------------   ----- 
End-of-path arrival time (ps)           32787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell73  11659  32787  588703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell73         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 588705p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32785
-------------------------------------   ----- 
End-of-path arrival time (ps)           32785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell61  11657  32785  588705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell61         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 588705p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32785
-------------------------------------   ----- 
End-of-path arrival time (ps)           32785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell71  11657  32785  588705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell71         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 588705p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32785
-------------------------------------   ----- 
End-of-path arrival time (ps)           32785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell93  11657  32785  588705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell93         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 589108p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32382
-------------------------------------   ----- 
End-of-path arrival time (ps)           32382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell44  11254  32382  589108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell44         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 589108p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32382
-------------------------------------   ----- 
End-of-path arrival time (ps)           32382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell46  11254  32382  589108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell46         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 589108p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32382
-------------------------------------   ----- 
End-of-path arrival time (ps)           32382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell66  11254  32382  589108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell66         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 589108p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32382
-------------------------------------   ----- 
End-of-path arrival time (ps)           32382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell95  11254  32382  589108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell95         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 589217p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32273
-------------------------------------   ----- 
End-of-path arrival time (ps)           32273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell56  11145  32273  589217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell56         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 589217p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32273
-------------------------------------   ----- 
End-of-path arrival time (ps)           32273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell57  11145  32273  589217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell57         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 589217p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32273
-------------------------------------   ----- 
End-of-path arrival time (ps)           32273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell80  11145  32273  589217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell80         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 589217p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32273
-------------------------------------   ----- 
End-of-path arrival time (ps)           32273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell82  11145  32273  589217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell82         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 589720p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31770
-------------------------------------   ----- 
End-of-path arrival time (ps)           31770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell72  10642  31770  589720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell72         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 589720p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31770
-------------------------------------   ----- 
End-of-path arrival time (ps)           31770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell79  10642  31770  589720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell79         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 589720p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31770
-------------------------------------   ----- 
End-of-path arrival time (ps)           31770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell83  10642  31770  589720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell83         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 589720p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31770
-------------------------------------   ----- 
End-of-path arrival time (ps)           31770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38    1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6     2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6     3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell101  10642  31770  589720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell101        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 590276p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31214
-------------------------------------   ----- 
End-of-path arrival time (ps)           31214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell89  10086  31214  590276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell89         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 590276p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31214
-------------------------------------   ----- 
End-of-path arrival time (ps)           31214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell99  10086  31214  590276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell99         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 590697p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30793
-------------------------------------   ----- 
End-of-path arrival time (ps)           30793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell55   9665  30793  590697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell55         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 590697p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30793
-------------------------------------   ----- 
End-of-path arrival time (ps)           30793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell75   9665  30793  590697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell75         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 590697p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30793
-------------------------------------   ----- 
End-of-path arrival time (ps)           30793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell78   9665  30793  590697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell78         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 590697p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30793
-------------------------------------   ----- 
End-of-path arrival time (ps)           30793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell96   9665  30793  590697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell96         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 592134p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29356
-------------------------------------   ----- 
End-of-path arrival time (ps)           29356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell59   8227  29356  592134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell59         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 592134p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29356
-------------------------------------   ----- 
End-of-path arrival time (ps)           29356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell90   8227  29356  592134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell90         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 592160p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29330
-------------------------------------   ----- 
End-of-path arrival time (ps)           29330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell74   8202  29330  592160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell74         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 592160p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29330
-------------------------------------   ----- 
End-of-path arrival time (ps)           29330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell85   8202  29330  592160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell85         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 593498p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27992
-------------------------------------   ----- 
End-of-path arrival time (ps)           27992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell60   6864  27992  593498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell60         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 593498p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27992
-------------------------------------   ----- 
End-of-path arrival time (ps)           27992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell81   6864  27992  593498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell81         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 593498p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27992
-------------------------------------   ----- 
End-of-path arrival time (ps)           27992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell97   6864  27992  593498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell97         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 593512p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27978
-------------------------------------   ----- 
End-of-path arrival time (ps)           27978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell49   6850  27978  593512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell49         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 593512p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27978
-------------------------------------   ----- 
End-of-path arrival time (ps)           27978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell64   6850  27978  593512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell64         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 593512p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27978
-------------------------------------   ----- 
End-of-path arrival time (ps)           27978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38    1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6     2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6     3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell106   6850  27978  593512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell106        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 593515p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27975
-------------------------------------   ----- 
End-of-path arrival time (ps)           27975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell86   6847  27975  593515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell86         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 594569p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26921
-------------------------------------   ----- 
End-of-path arrival time (ps)           26921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell62   5792  26921  594569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell62         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 594569p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26921
-------------------------------------   ----- 
End-of-path arrival time (ps)           26921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell94   5792  26921  594569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell94         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 594593p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26897
-------------------------------------   ----- 
End-of-path arrival time (ps)           26897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell51   5769  26897  594593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell51         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 594593p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26897
-------------------------------------   ----- 
End-of-path arrival time (ps)           26897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38    1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6     2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6     3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell100   5769  26897  594593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell100        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 594593p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26897
-------------------------------------   ----- 
End-of-path arrival time (ps)           26897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38    1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6     2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6     3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell107   5769  26897  594593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell107        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 594742p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26748
-------------------------------------   ----- 
End-of-path arrival time (ps)           26748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell54   5620  26748  594742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell54         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 594742p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26748
-------------------------------------   ----- 
End-of-path arrival time (ps)           26748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38    1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6     2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6     3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell104   5620  26748  594742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell104        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 594742p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26748
-------------------------------------   ----- 
End-of-path arrival time (ps)           26748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38    1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6     2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6     3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell105   5620  26748  594742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell105        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 595530p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25960
-------------------------------------   ----- 
End-of-path arrival time (ps)           25960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell52   4832  25960  595530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell52         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 595530p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25960
-------------------------------------   ----- 
End-of-path arrival time (ps)           25960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell84   4832  25960  595530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell84         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 595530p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25960
-------------------------------------   ----- 
End-of-path arrival time (ps)           25960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell92   4832  25960  595530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell92         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 596288p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25202
-------------------------------------   ----- 
End-of-path arrival time (ps)           25202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1   10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6    2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6    3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell68   4074  25202  596288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell68         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 596288p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25202
-------------------------------------   ----- 
End-of-path arrival time (ps)           25202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q              macrocell38    1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/main_0  macrocell1    10893  12143  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15493  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/main_8        macrocell6     2285  17778  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\/q             macrocell6     3350  21128  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell103   4074  25202  596288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell103        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 597917p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23573
-------------------------------------   ----- 
End-of-path arrival time (ps)           23573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell54  22323  23573  597917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell54         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 597917p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23573
-------------------------------------   ----- 
End-of-path arrival time (ps)           23573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41    1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell104  22323  23573  597917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell104        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 597917p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23573
-------------------------------------   ----- 
End-of-path arrival time (ps)           23573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41    1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell105  22323  23573  597917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell105        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 598662p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22828
-------------------------------------   ----- 
End-of-path arrival time (ps)           22828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell60  21578  22828  598662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell60         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 598662p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22828
-------------------------------------   ----- 
End-of-path arrival time (ps)           22828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell81  21578  22828  598662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell81         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 598662p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22828
-------------------------------------   ----- 
End-of-path arrival time (ps)           22828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell97  21578  22828  598662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell97         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 598674p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22816
-------------------------------------   ----- 
End-of-path arrival time (ps)           22816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell49  21566  22816  598674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell49         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 598674p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22816
-------------------------------------   ----- 
End-of-path arrival time (ps)           22816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell64  21566  22816  598674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell64         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 598674p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22816
-------------------------------------   ----- 
End-of-path arrival time (ps)           22816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41    1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell106  21566  22816  598674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell106        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 598795p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22695
-------------------------------------   ----- 
End-of-path arrival time (ps)           22695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell86  21445  22695  598795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell86         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 601380p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20110
-------------------------------------   ----- 
End-of-path arrival time (ps)           20110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell65  18860  20110  601380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell65         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 601380p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20110
-------------------------------------   ----- 
End-of-path arrival time (ps)           20110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell77  18860  20110  601380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell77         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 601380p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20110
-------------------------------------   ----- 
End-of-path arrival time (ps)           20110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41    1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell102  18860  20110  601380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell102        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 601480p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20010
-------------------------------------   ----- 
End-of-path arrival time (ps)           20010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell65  18760  20010  601480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell65         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 601480p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20010
-------------------------------------   ----- 
End-of-path arrival time (ps)           20010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell77  18760  20010  601480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell77         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 601480p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20010
-------------------------------------   ----- 
End-of-path arrival time (ps)           20010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38    1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell102  18760  20010  601480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell102        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 601485p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20005
-------------------------------------   ----- 
End-of-path arrival time (ps)           20005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell61  18755  20005  601485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell61         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 601485p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20005
-------------------------------------   ----- 
End-of-path arrival time (ps)           20005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell71  18755  20005  601485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell71         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 601485p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20005
-------------------------------------   ----- 
End-of-path arrival time (ps)           20005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell93  18755  20005  601485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell93         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 601597p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19893
-------------------------------------   ----- 
End-of-path arrival time (ps)           19893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell76  18643  19893  601597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell76         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 601597p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19893
-------------------------------------   ----- 
End-of-path arrival time (ps)           19893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell88  18643  19893  601597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell88         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 601918p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19572
-------------------------------------   ----- 
End-of-path arrival time (ps)           19572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell61  18322  19572  601918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell61         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 601918p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19572
-------------------------------------   ----- 
End-of-path arrival time (ps)           19572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell71  18322  19572  601918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell71         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 601918p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19572
-------------------------------------   ----- 
End-of-path arrival time (ps)           19572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell93  18322  19572  601918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell93         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 602149p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19341
-------------------------------------   ----- 
End-of-path arrival time (ps)           19341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell63  18091  19341  602149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell63         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 602149p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19341
-------------------------------------   ----- 
End-of-path arrival time (ps)           19341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell67  18091  19341  602149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell67         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 602149p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19341
-------------------------------------   ----- 
End-of-path arrival time (ps)           19341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell69  18091  19341  602149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell69         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 602545p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18945
-------------------------------------   ----- 
End-of-path arrival time (ps)           18945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell56  17695  18945  602545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell56         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 602545p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18945
-------------------------------------   ----- 
End-of-path arrival time (ps)           18945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell57  17695  18945  602545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell57         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 602545p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18945
-------------------------------------   ----- 
End-of-path arrival time (ps)           18945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell80  17695  18945  602545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell80         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 602545p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18945
-------------------------------------   ----- 
End-of-path arrival time (ps)           18945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell82  17695  18945  602545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell82         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 603352p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18138
-------------------------------------   ----- 
End-of-path arrival time (ps)           18138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell76  16888  18138  603352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell76         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 603352p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18138
-------------------------------------   ----- 
End-of-path arrival time (ps)           18138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell88  16888  18138  603352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell88         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 603548p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17942
-------------------------------------   ----- 
End-of-path arrival time (ps)           17942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell87  16692  17942  603548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell87         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 603548p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17942
-------------------------------------   ----- 
End-of-path arrival time (ps)           17942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell91  16692  17942  603548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell91         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 603548p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17942
-------------------------------------   ----- 
End-of-path arrival time (ps)           17942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell98  16692  17942  603548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell98         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 603554p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17936
-------------------------------------   ----- 
End-of-path arrival time (ps)           17936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell48  16686  17936  603554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell48         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 603554p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17936
-------------------------------------   ----- 
End-of-path arrival time (ps)           17936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell50  16686  17936  603554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell50         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 603554p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17936
-------------------------------------   ----- 
End-of-path arrival time (ps)           17936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell70  16686  17936  603554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell70         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 603904p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17586
-------------------------------------   ----- 
End-of-path arrival time (ps)           17586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell63  16336  17586  603904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell63         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 603904p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17586
-------------------------------------   ----- 
End-of-path arrival time (ps)           17586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell67  16336  17586  603904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell67         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 603904p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17586
-------------------------------------   ----- 
End-of-path arrival time (ps)           17586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell69  16336  17586  603904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell69         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 604300p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17190
-------------------------------------   ----- 
End-of-path arrival time (ps)           17190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell56  15940  17190  604300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell56         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 604300p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17190
-------------------------------------   ----- 
End-of-path arrival time (ps)           17190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell57  15940  17190  604300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell57         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 604300p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17190
-------------------------------------   ----- 
End-of-path arrival time (ps)           17190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell80  15940  17190  604300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell80         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 604300p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17190
-------------------------------------   ----- 
End-of-path arrival time (ps)           17190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell82  15940  17190  604300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell82         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 604643p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16847
-------------------------------------   ----- 
End-of-path arrival time (ps)           16847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell74  15597  16847  604643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell74         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 604643p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16847
-------------------------------------   ----- 
End-of-path arrival time (ps)           16847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell85  15597  16847  604643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell85         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 604654p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16836
-------------------------------------   ----- 
End-of-path arrival time (ps)           16836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell59  15586  16836  604654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell59         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 604654p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16836
-------------------------------------   ----- 
End-of-path arrival time (ps)           16836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell90  15586  16836  604654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell90         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 604696p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16794
-------------------------------------   ----- 
End-of-path arrival time (ps)           16794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell60  15544  16794  604696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell60         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 604696p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16794
-------------------------------------   ----- 
End-of-path arrival time (ps)           16794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell81  15544  16794  604696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell81         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 604696p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16794
-------------------------------------   ----- 
End-of-path arrival time (ps)           16794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell97  15544  16794  604696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell97         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 604703p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16787
-------------------------------------   ----- 
End-of-path arrival time (ps)           16787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell86  15537  16787  604703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell86         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 604704p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16786
-------------------------------------   ----- 
End-of-path arrival time (ps)           16786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell49  15536  16786  604704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell49         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 604704p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16786
-------------------------------------   ----- 
End-of-path arrival time (ps)           16786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell64  15536  16786  604704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell64         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 604704p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16786
-------------------------------------   ----- 
End-of-path arrival time (ps)           16786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38    1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell106  15536  16786  604704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell106        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 604980p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16510
-------------------------------------   ----- 
End-of-path arrival time (ps)           16510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell54  15260  16510  604980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell54         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 604980p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16510
-------------------------------------   ----- 
End-of-path arrival time (ps)           16510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38    1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell104  15260  16510  604980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell104        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 604980p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16510
-------------------------------------   ----- 
End-of-path arrival time (ps)           16510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38    1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell105  15260  16510  604980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell105        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 605378p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16112
-------------------------------------   ----- 
End-of-path arrival time (ps)           16112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell54  14862  16112  605378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell54         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 605378p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16112
-------------------------------------   ----- 
End-of-path arrival time (ps)           16112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43    1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell104  14862  16112  605378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell104        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 605378p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16112
-------------------------------------   ----- 
End-of-path arrival time (ps)           16112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43    1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell105  14862  16112  605378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell105        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 606285p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15205
-------------------------------------   ----- 
End-of-path arrival time (ps)           15205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell86  13955  15205  606285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell86         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 606420p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15070
-------------------------------------   ----- 
End-of-path arrival time (ps)           15070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell54  13820  15070  606420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell54         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 606420p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15070
-------------------------------------   ----- 
End-of-path arrival time (ps)           15070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39    1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell104  13820  15070  606420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell104        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 606420p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15070
-------------------------------------   ----- 
End-of-path arrival time (ps)           15070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39    1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell105  13820  15070  606420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell105        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 606874p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14616
-------------------------------------   ----- 
End-of-path arrival time (ps)           14616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell49  13366  14616  606874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell49         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 606874p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14616
-------------------------------------   ----- 
End-of-path arrival time (ps)           14616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell64  13366  14616  606874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell64         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 606874p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14616
-------------------------------------   ----- 
End-of-path arrival time (ps)           14616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42    1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell106  13366  14616  606874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell106        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 606954p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14536
-------------------------------------   ----- 
End-of-path arrival time (ps)           14536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell54  13286  14536  606954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell54         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 606954p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14536
-------------------------------------   ----- 
End-of-path arrival time (ps)           14536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42    1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell104  13286  14536  606954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell104        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 606954p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14536
-------------------------------------   ----- 
End-of-path arrival time (ps)           14536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42    1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell105  13286  14536  606954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell105        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 607093p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14397
-------------------------------------   ----- 
End-of-path arrival time (ps)           14397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell51  13147  14397  607093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell51         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 607093p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14397
-------------------------------------   ----- 
End-of-path arrival time (ps)           14397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43    1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell100  13147  14397  607093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell100        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 607093p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14397
-------------------------------------   ----- 
End-of-path arrival time (ps)           14397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43    1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell107  13147  14397  607093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell107        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 607122p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14368
-------------------------------------   ----- 
End-of-path arrival time (ps)           14368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell48  13118  14368  607122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell48         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 607122p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14368
-------------------------------------   ----- 
End-of-path arrival time (ps)           14368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell50  13118  14368  607122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell50         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 607122p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14368
-------------------------------------   ----- 
End-of-path arrival time (ps)           14368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell70  13118  14368  607122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell70         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 607151p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14339
-------------------------------------   ----- 
End-of-path arrival time (ps)           14339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell60  13089  14339  607151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell60         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 607151p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14339
-------------------------------------   ----- 
End-of-path arrival time (ps)           14339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell81  13089  14339  607151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell81         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 607151p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14339
-------------------------------------   ----- 
End-of-path arrival time (ps)           14339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell97  13089  14339  607151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell97         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 607154p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14336
-------------------------------------   ----- 
End-of-path arrival time (ps)           14336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell86  13086  14336  607154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell86         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 607297p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14193
-------------------------------------   ----- 
End-of-path arrival time (ps)           14193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell49  12943  14193  607297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell49         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 607297p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14193
-------------------------------------   ----- 
End-of-path arrival time (ps)           14193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell64  12943  14193  607297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell64         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 607297p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14193
-------------------------------------   ----- 
End-of-path arrival time (ps)           14193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39    1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell106  12943  14193  607297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell106        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 607402p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14088
-------------------------------------   ----- 
End-of-path arrival time (ps)           14088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell86  12838  14088  607402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell86         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 607575p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13915
-------------------------------------   ----- 
End-of-path arrival time (ps)           13915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell60  12665  13915  607575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell60         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 607575p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13915
-------------------------------------   ----- 
End-of-path arrival time (ps)           13915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell81  12665  13915  607575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell81         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 607575p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13915
-------------------------------------   ----- 
End-of-path arrival time (ps)           13915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell97  12665  13915  607575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell97         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 607614p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13876
-------------------------------------   ----- 
End-of-path arrival time (ps)           13876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell49  12626  13876  607614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell49         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 607614p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13876
-------------------------------------   ----- 
End-of-path arrival time (ps)           13876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell64  12626  13876  607614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell64         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 607614p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13876
-------------------------------------   ----- 
End-of-path arrival time (ps)           13876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43    1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell106  12626  13876  607614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell106        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 607643p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13847
-------------------------------------   ----- 
End-of-path arrival time (ps)           13847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell62  12597  13847  607643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell62         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 607643p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13847
-------------------------------------   ----- 
End-of-path arrival time (ps)           13847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell94  12597  13847  607643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell94         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 607927p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13563
-------------------------------------   ----- 
End-of-path arrival time (ps)           13563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell62  12313  13563  607927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell62         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 607927p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13563
-------------------------------------   ----- 
End-of-path arrival time (ps)           13563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell94  12313  13563  607927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell94         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 607940p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13550
-------------------------------------   ----- 
End-of-path arrival time (ps)           13550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell51  12300  13550  607940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell51         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 607940p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13550
-------------------------------------   ----- 
End-of-path arrival time (ps)           13550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40    1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell100  12300  13550  607940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell100        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 607940p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13550
-------------------------------------   ----- 
End-of-path arrival time (ps)           13550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40    1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell107  12300  13550  607940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell107        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 608085p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13405
-------------------------------------   ----- 
End-of-path arrival time (ps)           13405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell68  12155  13405  608085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell68         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 608085p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13405
-------------------------------------   ----- 
End-of-path arrival time (ps)           13405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38    1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell103  12155  13405  608085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell103        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 608241p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13249
-------------------------------------   ----- 
End-of-path arrival time (ps)           13249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell60  11999  13249  608241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell60         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 608241p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13249
-------------------------------------   ----- 
End-of-path arrival time (ps)           13249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell81  11999  13249  608241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell81         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 608241p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13249
-------------------------------------   ----- 
End-of-path arrival time (ps)           13249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell97  11999  13249  608241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell97         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 608498p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12992
-------------------------------------   ----- 
End-of-path arrival time (ps)           12992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell87  11742  12992  608498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell87         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 608498p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12992
-------------------------------------   ----- 
End-of-path arrival time (ps)           12992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell91  11742  12992  608498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell91         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 608498p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12992
-------------------------------------   ----- 
End-of-path arrival time (ps)           12992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell98  11742  12992  608498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell98         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 608647p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12843
-------------------------------------   ----- 
End-of-path arrival time (ps)           12843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell45  11593  12843  608647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell45         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 608647p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12843
-------------------------------------   ----- 
End-of-path arrival time (ps)           12843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell47  11593  12843  608647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell47         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 608647p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12843
-------------------------------------   ----- 
End-of-path arrival time (ps)           12843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell53  11593  12843  608647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell53         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 608647p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12843
-------------------------------------   ----- 
End-of-path arrival time (ps)           12843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell58  11593  12843  608647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell58         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 608795p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12695
-------------------------------------   ----- 
End-of-path arrival time (ps)           12695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell72  11445  12695  608795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell72         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 608795p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12695
-------------------------------------   ----- 
End-of-path arrival time (ps)           12695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell79  11445  12695  608795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell79         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 608795p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12695
-------------------------------------   ----- 
End-of-path arrival time (ps)           12695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell83  11445  12695  608795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell83         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 608795p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12695
-------------------------------------   ----- 
End-of-path arrival time (ps)           12695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40    1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell101  11445  12695  608795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell101        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 608804p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12686
-------------------------------------   ----- 
End-of-path arrival time (ps)           12686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell55  11436  12686  608804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell55         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 608804p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12686
-------------------------------------   ----- 
End-of-path arrival time (ps)           12686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell75  11436  12686  608804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell75         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608804p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12686
-------------------------------------   ----- 
End-of-path arrival time (ps)           12686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell78  11436  12686  608804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell78         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 608804p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12686
-------------------------------------   ----- 
End-of-path arrival time (ps)           12686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell96  11436  12686  608804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell96         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 608805p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12685
-------------------------------------   ----- 
End-of-path arrival time (ps)           12685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell89  11435  12685  608805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell89         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 608805p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12685
-------------------------------------   ----- 
End-of-path arrival time (ps)           12685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell99  11435  12685  608805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell99         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 609194p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12296
-------------------------------------   ----- 
End-of-path arrival time (ps)           12296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell73  11046  12296  609194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell73         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609471p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12019
-------------------------------------   ----- 
End-of-path arrival time (ps)           12019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell86  10769  12019  609471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell86         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609488p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12002
-------------------------------------   ----- 
End-of-path arrival time (ps)           12002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell52  10752  12002  609488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell52         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609488p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12002
-------------------------------------   ----- 
End-of-path arrival time (ps)           12002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell84  10752  12002  609488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell84         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 609488p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12002
-------------------------------------   ----- 
End-of-path arrival time (ps)           12002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell92  10752  12002  609488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell92         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 609599p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11891
-------------------------------------   ----- 
End-of-path arrival time (ps)           11891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell65  10641  11891  609599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell65         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 609599p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11891
-------------------------------------   ----- 
End-of-path arrival time (ps)           11891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell77  10641  11891  609599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell77         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609599p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11891
-------------------------------------   ----- 
End-of-path arrival time (ps)           11891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39    1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell102  10641  11891  609599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell102        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 609609p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11881
-------------------------------------   ----- 
End-of-path arrival time (ps)           11881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell44  10631  11881  609609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell44         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 609609p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11881
-------------------------------------   ----- 
End-of-path arrival time (ps)           11881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell46  10631  11881  609609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell46         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 609609p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11881
-------------------------------------   ----- 
End-of-path arrival time (ps)           11881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell66  10631  11881  609609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell66         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 609609p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11881
-------------------------------------   ----- 
End-of-path arrival time (ps)           11881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell95  10631  11881  609609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell95         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 609719p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11771
-------------------------------------   ----- 
End-of-path arrival time (ps)           11771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell56  10521  11771  609719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell56         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 609719p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11771
-------------------------------------   ----- 
End-of-path arrival time (ps)           11771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell57  10521  11771  609719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell57         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 609719p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11771
-------------------------------------   ----- 
End-of-path arrival time (ps)           11771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell80  10521  11771  609719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell80         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 609719p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11771
-------------------------------------   ----- 
End-of-path arrival time (ps)           11771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell82  10521  11771  609719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell82         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610002p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11488
-------------------------------------   ----- 
End-of-path arrival time (ps)           11488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell60  10238  11488  610002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell60         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 610002p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11488
-------------------------------------   ----- 
End-of-path arrival time (ps)           11488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell81  10238  11488  610002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell81         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 610002p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11488
-------------------------------------   ----- 
End-of-path arrival time (ps)           11488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell97  10238  11488  610002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell97         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 610039p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11451
-------------------------------------   ----- 
End-of-path arrival time (ps)           11451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell73  10201  11451  610039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell73         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610049p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11441
-------------------------------------   ----- 
End-of-path arrival time (ps)           11441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell45  10191  11441  610049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell45         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610049p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11441
-------------------------------------   ----- 
End-of-path arrival time (ps)           11441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell47  10191  11441  610049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell47         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 610049p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11441
-------------------------------------   ----- 
End-of-path arrival time (ps)           11441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell53  10191  11441  610049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell53         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 610049p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11441
-------------------------------------   ----- 
End-of-path arrival time (ps)           11441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell58  10191  11441  610049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell58         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610122p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11368
-------------------------------------   ----- 
End-of-path arrival time (ps)           11368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell61  10118  11368  610122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell61         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 610122p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11368
-------------------------------------   ----- 
End-of-path arrival time (ps)           11368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell71  10118  11368  610122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell71         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610122p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11368
-------------------------------------   ----- 
End-of-path arrival time (ps)           11368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell93  10118  11368  610122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell93         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610252p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11238
-------------------------------------   ----- 
End-of-path arrival time (ps)           11238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell68   9988  11238  610252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell68         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 610252p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11238
-------------------------------------   ----- 
End-of-path arrival time (ps)           11238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43    1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell103   9988  11238  610252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell103        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610254p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11236
-------------------------------------   ----- 
End-of-path arrival time (ps)           11236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell68   9986  11236  610254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell68         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 610254p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11236
-------------------------------------   ----- 
End-of-path arrival time (ps)           11236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39    1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell103   9986  11236  610254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell103        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 610257p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -4060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             620940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10683
-------------------------------------   ----- 
End-of-path arrival time (ps)           10683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  610257  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:cnt_enable\/main_1      macrocell7     3808   5018  610257  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:cnt_enable\/q           macrocell7     3350   8368  610257  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/enable  count7cell     2315  10683  610257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 610429p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11061
-------------------------------------   ----- 
End-of-path arrival time (ps)           11061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell49   9811  11061  610429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell49         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610429p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11061
-------------------------------------   ----- 
End-of-path arrival time (ps)           11061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell64   9811  11061  610429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell64         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610429p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11061
-------------------------------------   ----- 
End-of-path arrival time (ps)           11061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40    1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell106   9811  11061  610429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell106        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 610444p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11046
-------------------------------------   ----- 
End-of-path arrival time (ps)           11046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell62   9796  11046  610444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell62         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610444p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11046
-------------------------------------   ----- 
End-of-path arrival time (ps)           11046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell94   9796  11046  610444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell94         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610624p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10866
-------------------------------------   ----- 
End-of-path arrival time (ps)           10866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell61   9616  10866  610624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell61         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 610624p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10866
-------------------------------------   ----- 
End-of-path arrival time (ps)           10866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell71   9616  10866  610624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell71         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 610624p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10866
-------------------------------------   ----- 
End-of-path arrival time (ps)           10866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell93   9616  10866  610624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell93         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 610658p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10832
-------------------------------------   ----- 
End-of-path arrival time (ps)           10832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell62   9582  10832  610658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell62         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 610658p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10832
-------------------------------------   ----- 
End-of-path arrival time (ps)           10832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell94   9582  10832  610658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell94         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 610678p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10812
-------------------------------------   ----- 
End-of-path arrival time (ps)           10812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell51   9562  10812  610678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell51         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 610678p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10812
-------------------------------------   ----- 
End-of-path arrival time (ps)           10812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42    1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell100   9562  10812  610678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell100        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 610678p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10812
-------------------------------------   ----- 
End-of-path arrival time (ps)           10812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42    1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell107   9562  10812  610678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell107        0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 611005p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10485
-------------------------------------   ----- 
End-of-path arrival time (ps)           10485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell51   9235  10485  611005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell51         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611005p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10485
-------------------------------------   ----- 
End-of-path arrival time (ps)           10485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38    1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell100   9235  10485  611005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell100        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611005p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10485
-------------------------------------   ----- 
End-of-path arrival time (ps)           10485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38    1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell107   9235  10485  611005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell107        0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611050p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10440
-------------------------------------   ----- 
End-of-path arrival time (ps)           10440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell52   9190  10440  611050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell52         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611050p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10440
-------------------------------------   ----- 
End-of-path arrival time (ps)           10440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell84   9190  10440  611050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell84         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 611050p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10440
-------------------------------------   ----- 
End-of-path arrival time (ps)           10440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell92   9190  10440  611050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell92         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611154p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10336
-------------------------------------   ----- 
End-of-path arrival time (ps)           10336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell65   9086  10336  611154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell65         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611154p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10336
-------------------------------------   ----- 
End-of-path arrival time (ps)           10336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell77   9086  10336  611154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell77         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 611154p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10336
-------------------------------------   ----- 
End-of-path arrival time (ps)           10336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43    1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell102   9086  10336  611154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell102        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 611196p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10294
-------------------------------------   ----- 
End-of-path arrival time (ps)           10294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell89   9044  10294  611196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell89         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 611196p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10294
-------------------------------------   ----- 
End-of-path arrival time (ps)           10294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell99   9044  10294  611196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell99         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 611201p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10289
-------------------------------------   ----- 
End-of-path arrival time (ps)           10289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell55   9039  10289  611201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell55         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 611201p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10289
-------------------------------------   ----- 
End-of-path arrival time (ps)           10289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell75   9039  10289  611201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell75         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611201p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10289
-------------------------------------   ----- 
End-of-path arrival time (ps)           10289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell78   9039  10289  611201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell78         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 611201p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10289
-------------------------------------   ----- 
End-of-path arrival time (ps)           10289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell96   9039  10289  611201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell96         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 611673p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9817
-------------------------------------   ---- 
End-of-path arrival time (ps)           9817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell44   8567   9817  611673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell44         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 611673p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9817
-------------------------------------   ---- 
End-of-path arrival time (ps)           9817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell46   8567   9817  611673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell46         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611673p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9817
-------------------------------------   ---- 
End-of-path arrival time (ps)           9817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell66   8567   9817  611673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell66         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611673p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9817
-------------------------------------   ---- 
End-of-path arrival time (ps)           9817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell95   8567   9817  611673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell95         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 611680p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9810
-------------------------------------   ---- 
End-of-path arrival time (ps)           9810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell72   8560   9810  611680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell72         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 611680p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9810
-------------------------------------   ---- 
End-of-path arrival time (ps)           9810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell79   8560   9810  611680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell79         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 611680p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9810
-------------------------------------   ---- 
End-of-path arrival time (ps)           9810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell83   8560   9810  611680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell83         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 611680p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9810
-------------------------------------   ---- 
End-of-path arrival time (ps)           9810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41    1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell101   8560   9810  611680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell101        0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 611730p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9760
-------------------------------------   ---- 
End-of-path arrival time (ps)           9760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell56   8510   9760  611730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell56         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 611730p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9760
-------------------------------------   ---- 
End-of-path arrival time (ps)           9760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell57   8510   9760  611730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell57         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 611730p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9760
-------------------------------------   ---- 
End-of-path arrival time (ps)           9760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell80   8510   9760  611730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell80         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611730p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9760
-------------------------------------   ---- 
End-of-path arrival time (ps)           9760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell82   8510   9760  611730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell82         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611737p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9753
-------------------------------------   ---- 
End-of-path arrival time (ps)           9753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell52   8503   9753  611737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell52         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611737p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9753
-------------------------------------   ---- 
End-of-path arrival time (ps)           9753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell84   8503   9753  611737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell84         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 611737p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9753
-------------------------------------   ---- 
End-of-path arrival time (ps)           9753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell92   8503   9753  611737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell92         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 611752p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9738
-------------------------------------   ---- 
End-of-path arrival time (ps)           9738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell65   8488   9738  611752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell65         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 611752p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9738
-------------------------------------   ---- 
End-of-path arrival time (ps)           9738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell77   8488   9738  611752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell77         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 611752p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9738
-------------------------------------   ---- 
End-of-path arrival time (ps)           9738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42    1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell102   8488   9738  611752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell102        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611763p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9727
-------------------------------------   ---- 
End-of-path arrival time (ps)           9727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell61   8477   9727  611763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell61         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 611763p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9727
-------------------------------------   ---- 
End-of-path arrival time (ps)           9727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell71   8477   9727  611763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell71         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 611763p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9727
-------------------------------------   ---- 
End-of-path arrival time (ps)           9727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell93   8477   9727  611763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell93         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 611813p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9677
-------------------------------------   ---- 
End-of-path arrival time (ps)           9677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell62   8427   9677  611813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell62         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 611813p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9677
-------------------------------------   ---- 
End-of-path arrival time (ps)           9677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell94   8427   9677  611813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell94         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 611833p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9657
-------------------------------------   ---- 
End-of-path arrival time (ps)           9657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell51   8407   9657  611833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell51         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611833p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9657
-------------------------------------   ---- 
End-of-path arrival time (ps)           9657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39    1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell100   8407   9657  611833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell100        0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 611833p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9657
-------------------------------------   ---- 
End-of-path arrival time (ps)           9657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39    1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell107   8407   9657  611833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell107        0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 611967p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9523
-------------------------------------   ---- 
End-of-path arrival time (ps)           9523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell68   8273   9523  611967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell68         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 611967p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9523
-------------------------------------   ---- 
End-of-path arrival time (ps)           9523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40    1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell103   8273   9523  611967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell103        0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 611975p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9515
-------------------------------------   ---- 
End-of-path arrival time (ps)           9515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell54   8265   9515  611975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell54         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 611975p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9515
-------------------------------------   ---- 
End-of-path arrival time (ps)           9515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40    1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell104   8265   9515  611975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell104        0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 611975p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9515
-------------------------------------   ---- 
End-of-path arrival time (ps)           9515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40    1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell105   8265   9515  611975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell105        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 612019p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9471
-------------------------------------   ---- 
End-of-path arrival time (ps)           9471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell76   8221   9471  612019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell76         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612019p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9471
-------------------------------------   ---- 
End-of-path arrival time (ps)           9471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell88   8221   9471  612019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell88         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612020p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9470
-------------------------------------   ---- 
End-of-path arrival time (ps)           9470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell63   8220   9470  612020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell63         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 612020p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9470
-------------------------------------   ---- 
End-of-path arrival time (ps)           9470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell67   8220   9470  612020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell67         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612020p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9470
-------------------------------------   ---- 
End-of-path arrival time (ps)           9470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell69   8220   9470  612020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell69         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 612206p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9284
-------------------------------------   ---- 
End-of-path arrival time (ps)           9284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell74   8034   9284  612206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell74         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 612206p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9284
-------------------------------------   ---- 
End-of-path arrival time (ps)           9284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell85   8034   9284  612206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell85         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 612219p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9271
-------------------------------------   ---- 
End-of-path arrival time (ps)           9271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell59   8021   9271  612219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell59         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 612219p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9271
-------------------------------------   ---- 
End-of-path arrival time (ps)           9271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell90   8021   9271  612219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell90         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 612283p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9207
-------------------------------------   ---- 
End-of-path arrival time (ps)           9207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell63   7957   9207  612283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell63         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 612283p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9207
-------------------------------------   ---- 
End-of-path arrival time (ps)           9207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell67   7957   9207  612283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell67         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 612283p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9207
-------------------------------------   ---- 
End-of-path arrival time (ps)           9207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell69   7957   9207  612283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell69         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 612356p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9134
-------------------------------------   ---- 
End-of-path arrival time (ps)           9134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell44   7884   9134  612356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell44         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 612356p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9134
-------------------------------------   ---- 
End-of-path arrival time (ps)           9134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell46   7884   9134  612356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell46         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 612356p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9134
-------------------------------------   ---- 
End-of-path arrival time (ps)           9134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell66   7884   9134  612356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell66         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612356p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9134
-------------------------------------   ---- 
End-of-path arrival time (ps)           9134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell95   7884   9134  612356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell95         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 612396p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9094
-------------------------------------   ---- 
End-of-path arrival time (ps)           9094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell72   7844   9094  612396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell72         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 612396p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9094
-------------------------------------   ---- 
End-of-path arrival time (ps)           9094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell79   7844   9094  612396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell79         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 612396p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9094
-------------------------------------   ---- 
End-of-path arrival time (ps)           9094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell83   7844   9094  612396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell83         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 612396p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9094
-------------------------------------   ---- 
End-of-path arrival time (ps)           9094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43    1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell101   7844   9094  612396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell101        0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 612646p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8844
-------------------------------------   ---- 
End-of-path arrival time (ps)           8844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell56   7594   8844  612646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell56         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 612646p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8844
-------------------------------------   ---- 
End-of-path arrival time (ps)           8844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell57   7594   8844  612646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell57         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 612646p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8844
-------------------------------------   ---- 
End-of-path arrival time (ps)           8844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell80   7594   8844  612646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell80         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 612646p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8844
-------------------------------------   ---- 
End-of-path arrival time (ps)           8844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell82   7594   8844  612646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell82         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 612653p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8837
-------------------------------------   ---- 
End-of-path arrival time (ps)           8837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell68   7587   8837  612653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell68         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 612653p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8837
-------------------------------------   ---- 
End-of-path arrival time (ps)           8837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42    1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell103   7587   8837  612653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell103        0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 612679p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8811
-------------------------------------   ---- 
End-of-path arrival time (ps)           8811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell52   7561   8811  612679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell52         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 612679p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8811
-------------------------------------   ---- 
End-of-path arrival time (ps)           8811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell84   7561   8811  612679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell84         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612679p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8811
-------------------------------------   ---- 
End-of-path arrival time (ps)           8811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell92   7561   8811  612679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell92         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 612681p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8809
-------------------------------------   ---- 
End-of-path arrival time (ps)           8809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell52   7559   8809  612681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell52         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 612681p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8809
-------------------------------------   ---- 
End-of-path arrival time (ps)           8809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell84   7559   8809  612681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell84         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 612681p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8809
-------------------------------------   ---- 
End-of-path arrival time (ps)           8809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell92   7559   8809  612681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell92         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 612695p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8795
-------------------------------------   ---- 
End-of-path arrival time (ps)           8795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell76   7545   8795  612695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell76         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612695p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8795
-------------------------------------   ---- 
End-of-path arrival time (ps)           8795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell88   7545   8795  612695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell88         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 612732p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8758
-------------------------------------   ---- 
End-of-path arrival time (ps)           8758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  590805  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell41   6818   8758  612732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 612774p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8716
-------------------------------------   ---- 
End-of-path arrival time (ps)           8716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell65   7466   8716  612774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell65         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 612774p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8716
-------------------------------------   ---- 
End-of-path arrival time (ps)           8716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell77   7466   8716  612774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell77         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 612774p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8716
-------------------------------------   ---- 
End-of-path arrival time (ps)           8716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40    1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell102   7466   8716  612774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell102        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612922p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8568
-------------------------------------   ---- 
End-of-path arrival time (ps)           8568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell45   7318   8568  612922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell45         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 612922p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8568
-------------------------------------   ---- 
End-of-path arrival time (ps)           8568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell47   7318   8568  612922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell47         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612922p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8568
-------------------------------------   ---- 
End-of-path arrival time (ps)           8568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell53   7318   8568  612922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell53         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612922p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8568
-------------------------------------   ---- 
End-of-path arrival time (ps)           8568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell58   7318   8568  612922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell58         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 613083p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8407
-------------------------------------   ---- 
End-of-path arrival time (ps)           8407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell48   7157   8407  613083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell48         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 613083p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8407
-------------------------------------   ---- 
End-of-path arrival time (ps)           8407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell50   7157   8407  613083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell50         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 613083p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8407
-------------------------------------   ---- 
End-of-path arrival time (ps)           8407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell70   7157   8407  613083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell70         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 613129p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8361
-------------------------------------   ---- 
End-of-path arrival time (ps)           8361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell59   7111   8361  613129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell59         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 613129p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8361
-------------------------------------   ---- 
End-of-path arrival time (ps)           8361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell90   7111   8361  613129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell90         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 613202p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8288
-------------------------------------   ---- 
End-of-path arrival time (ps)           8288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell76   7038   8288  613202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell76         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 613202p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8288
-------------------------------------   ---- 
End-of-path arrival time (ps)           8288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell88   7038   8288  613202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell88         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 613311p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8179
-------------------------------------   ---- 
End-of-path arrival time (ps)           8179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell61   6929   8179  613311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell61         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 613311p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8179
-------------------------------------   ---- 
End-of-path arrival time (ps)           8179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell71   6929   8179  613311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell71         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 613311p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8179
-------------------------------------   ---- 
End-of-path arrival time (ps)           8179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell93   6929   8179  613311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell93         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 613322p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8168
-------------------------------------   ---- 
End-of-path arrival time (ps)           8168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell73   6918   8168  613322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell73         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 613428p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8062
-------------------------------------   ---- 
End-of-path arrival time (ps)           8062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell44   6812   8062  613428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell44         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 613428p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8062
-------------------------------------   ---- 
End-of-path arrival time (ps)           8062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell46   6812   8062  613428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell46         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 613428p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8062
-------------------------------------   ---- 
End-of-path arrival time (ps)           8062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell66   6812   8062  613428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell66         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 613428p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8062
-------------------------------------   ---- 
End-of-path arrival time (ps)           8062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell95   6812   8062  613428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell95         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 613480p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8010
-------------------------------------   ---- 
End-of-path arrival time (ps)           8010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell62   6760   8010  613480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell62         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 613480p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8010
-------------------------------------   ---- 
End-of-path arrival time (ps)           8010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell94   6760   8010  613480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell94         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 613510p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  589408  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell43   6040   7980  613510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 613619p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7871
-------------------------------------   ---- 
End-of-path arrival time (ps)           7871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell63   6621   7871  613619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell63         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 613619p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7871
-------------------------------------   ---- 
End-of-path arrival time (ps)           7871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell67   6621   7871  613619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell67         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 613619p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7871
-------------------------------------   ---- 
End-of-path arrival time (ps)           7871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell69   6621   7871  613619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell69         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 613645p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7845
-------------------------------------   ---- 
End-of-path arrival time (ps)           7845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell59   6595   7845  613645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell59         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 613645p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7845
-------------------------------------   ---- 
End-of-path arrival time (ps)           7845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell90   6595   7845  613645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell90         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 613838p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7652
-------------------------------------   ---- 
End-of-path arrival time (ps)           7652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell87   6402   7652  613838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell87         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 613838p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7652
-------------------------------------   ---- 
End-of-path arrival time (ps)           7652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell91   6402   7652  613838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell91         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 613838p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7652
-------------------------------------   ---- 
End-of-path arrival time (ps)           7652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell98   6402   7652  613838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell98         0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 613919p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7571
-------------------------------------   ---- 
End-of-path arrival time (ps)           7571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell55   6321   7571  613919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell55         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 613919p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7571
-------------------------------------   ---- 
End-of-path arrival time (ps)           7571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell75   6321   7571  613919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell75         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 613919p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7571
-------------------------------------   ---- 
End-of-path arrival time (ps)           7571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell78   6321   7571  613919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell78         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 613919p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7571
-------------------------------------   ---- 
End-of-path arrival time (ps)           7571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell96   6321   7571  613919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell96         0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 613980p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7510
-------------------------------------   ---- 
End-of-path arrival time (ps)           7510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell73   6260   7510  613980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell73         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 614044p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7446
-------------------------------------   ---- 
End-of-path arrival time (ps)           7446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell51   6196   7446  614044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell51         0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 614044p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7446
-------------------------------------   ---- 
End-of-path arrival time (ps)           7446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41    1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell100   6196   7446  614044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell100        0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 614044p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7446
-------------------------------------   ---- 
End-of-path arrival time (ps)           7446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41    1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell107   6196   7446  614044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell107        0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 614052p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -5360
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             619640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5588
-------------------------------------   ---- 
End-of-path arrival time (ps)           5588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  610257  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/load  count7cell     4378   5588  614052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 614109p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7381
-------------------------------------   ---- 
End-of-path arrival time (ps)           7381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell76   6131   7381  614109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell76         0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 614109p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7381
-------------------------------------   ---- 
End-of-path arrival time (ps)           7381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell88   6131   7381  614109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell88         0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_12630/clk_en
Capture Clock  : Net_12630/clock_0
Path slack     : 614213p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8687
-------------------------------------   ---- 
End-of-path arrival time (ps)           8687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  614213  RISE       1
Net_12630/clk_en                          macrocell108   7477   8687  614213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_12630/clock_0                                          macrocell108        0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 614213p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8687
-------------------------------------   ---- 
End-of-path arrival time (ps)           8687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  614213  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clk_en     macrocell110   7477   8687  614213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clock_0                     macrocell110        0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 614216p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7274
-------------------------------------   ---- 
End-of-path arrival time (ps)           7274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell74   6024   7274  614216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell74         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614216p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7274
-------------------------------------   ---- 
End-of-path arrival time (ps)           7274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell85   6024   7274  614216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell85         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 614310p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7180
-------------------------------------   ---- 
End-of-path arrival time (ps)           7180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell48   5930   7180  614310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell48         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 614310p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7180
-------------------------------------   ---- 
End-of-path arrival time (ps)           7180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell50   5930   7180  614310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell50         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 614310p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7180
-------------------------------------   ---- 
End-of-path arrival time (ps)           7180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell70   5930   7180  614310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell70         0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 614314p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7176
-------------------------------------   ---- 
End-of-path arrival time (ps)           7176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell87   5926   7176  614314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell87         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 614314p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7176
-------------------------------------   ---- 
End-of-path arrival time (ps)           7176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell91   5926   7176  614314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell91         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 614314p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7176
-------------------------------------   ---- 
End-of-path arrival time (ps)           7176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell98   5926   7176  614314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell98         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 614354p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7136
-------------------------------------   ---- 
End-of-path arrival time (ps)           7136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  590558  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell40   5196   7136  614354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614406p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7084
-------------------------------------   ---- 
End-of-path arrival time (ps)           7084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell45   5834   7084  614406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell45         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 614406p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7084
-------------------------------------   ---- 
End-of-path arrival time (ps)           7084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell47   5834   7084  614406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell47         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 614406p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7084
-------------------------------------   ---- 
End-of-path arrival time (ps)           7084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell53   5834   7084  614406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell53         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 614406p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7084
-------------------------------------   ---- 
End-of-path arrival time (ps)           7084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell58   5834   7084  614406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell58         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 614418p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7072
-------------------------------------   ---- 
End-of-path arrival time (ps)           7072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell44   5822   7072  614418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell44         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 614418p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7072
-------------------------------------   ---- 
End-of-path arrival time (ps)           7072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q        macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell46   5822   7072  614418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell46         0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 614418p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7072
-------------------------------------   ---- 
End-of-path arrival time (ps)           7072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell66   5822   7072  614418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell66         0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 614418p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7072
-------------------------------------   ---- 
End-of-path arrival time (ps)           7072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell95   5822   7072  614418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell95         0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614425p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7065
-------------------------------------   ---- 
End-of-path arrival time (ps)           7065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell45   5815   7065  614425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell45         0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 614425p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7065
-------------------------------------   ---- 
End-of-path arrival time (ps)           7065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell47   5815   7065  614425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell47         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 614425p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7065
-------------------------------------   ---- 
End-of-path arrival time (ps)           7065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q        macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell53   5815   7065  614425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell53         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 614425p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7065
-------------------------------------   ---- 
End-of-path arrival time (ps)           7065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell58   5815   7065  614425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell58         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 614479p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7011
-------------------------------------   ---- 
End-of-path arrival time (ps)           7011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell89   5761   7011  614479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell89         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 614479p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7011
-------------------------------------   ---- 
End-of-path arrival time (ps)           7011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell99   5761   7011  614479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell99         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 614661p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6829
-------------------------------------   ---- 
End-of-path arrival time (ps)           6829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell63   5579   6829  614661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell63         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 614661p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6829
-------------------------------------   ---- 
End-of-path arrival time (ps)           6829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell67   5579   6829  614661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell67         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 614661p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6829
-------------------------------------   ---- 
End-of-path arrival time (ps)           6829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell69   5579   6829  614661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell69         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 614752p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6738
-------------------------------------   ---- 
End-of-path arrival time (ps)           6738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell74   5488   6738  614752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell74         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614752p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6738
-------------------------------------   ---- 
End-of-path arrival time (ps)           6738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell85   5488   6738  614752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell85         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 614844p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6646
-------------------------------------   ---- 
End-of-path arrival time (ps)           6646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell74   5396   6646  614844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell74         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 614844p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6646
-------------------------------------   ---- 
End-of-path arrival time (ps)           6646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell85   5396   6646  614844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell85         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 614895p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6595
-------------------------------------   ---- 
End-of-path arrival time (ps)           6595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell45   5345   6595  614895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell45         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 614895p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6595
-------------------------------------   ---- 
End-of-path arrival time (ps)           6595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell47   5345   6595  614895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell47         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 614895p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6595
-------------------------------------   ---- 
End-of-path arrival time (ps)           6595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell53   5345   6595  614895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell53         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 614895p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6595
-------------------------------------   ---- 
End-of-path arrival time (ps)           6595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell58   5345   6595  614895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell58         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 614930p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6560
-------------------------------------   ---- 
End-of-path arrival time (ps)           6560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell72   5310   6560  614930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell72         0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 614930p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6560
-------------------------------------   ---- 
End-of-path arrival time (ps)           6560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell79   5310   6560  614930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell79         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 614930p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6560
-------------------------------------   ---- 
End-of-path arrival time (ps)           6560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell83   5310   6560  614930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell83         0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 614930p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6560
-------------------------------------   ---- 
End-of-path arrival time (ps)           6560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42    1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell101   5310   6560  614930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell101        0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 615056p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6434
-------------------------------------   ---- 
End-of-path arrival time (ps)           6434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell56   5184   6434  615056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell56         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 615056p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6434
-------------------------------------   ---- 
End-of-path arrival time (ps)           6434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell57   5184   6434  615056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell57         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 615056p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6434
-------------------------------------   ---- 
End-of-path arrival time (ps)           6434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell80   5184   6434  615056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell80         0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 615056p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6434
-------------------------------------   ---- 
End-of-path arrival time (ps)           6434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell82   5184   6434  615056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell82         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 615101p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6389
-------------------------------------   ---- 
End-of-path arrival time (ps)           6389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell73   5139   6389  615101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell73         0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 615136p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6354
-------------------------------------   ---- 
End-of-path arrival time (ps)           6354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  590754  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell42   4414   6354  615136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 615232p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6258
-------------------------------------   ---- 
End-of-path arrival time (ps)           6258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell73   5008   6258  615232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell73         0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 615234p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6256
-------------------------------------   ---- 
End-of-path arrival time (ps)           6256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell87   5006   6256  615234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell87         0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 615234p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6256
-------------------------------------   ---- 
End-of-path arrival time (ps)           6256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell91   5006   6256  615234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell91         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 615234p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6256
-------------------------------------   ---- 
End-of-path arrival time (ps)           6256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell98   5006   6256  615234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell98         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 615235p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6255
-------------------------------------   ---- 
End-of-path arrival time (ps)           6255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell44   5005   6255  615235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell44         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 615235p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6255
-------------------------------------   ---- 
End-of-path arrival time (ps)           6255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q        macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell46   5005   6255  615235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell46         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 615235p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6255
-------------------------------------   ---- 
End-of-path arrival time (ps)           6255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell66   5005   6255  615235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell66         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 615235p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6255
-------------------------------------   ---- 
End-of-path arrival time (ps)           6255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell95   5005   6255  615235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell95         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 615235p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6255
-------------------------------------   ---- 
End-of-path arrival time (ps)           6255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell48   5005   6255  615235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell48         0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 615235p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6255
-------------------------------------   ---- 
End-of-path arrival time (ps)           6255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q        macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell50   5005   6255  615235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell50         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 615235p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6255
-------------------------------------   ---- 
End-of-path arrival time (ps)           6255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell70   5005   6255  615235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell70         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 615406p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6084
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell59   4834   6084  615406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell59         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615406p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6084
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell90   4834   6084  615406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell90         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 615548p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5942
-------------------------------------   ---- 
End-of-path arrival time (ps)           5942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q        macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell52   4692   5942  615548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell52         0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 615548p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5942
-------------------------------------   ---- 
End-of-path arrival time (ps)           5942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell84   4692   5942  615548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell84         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 615548p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5942
-------------------------------------   ---- 
End-of-path arrival time (ps)           5942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell92   4692   5942  615548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell92         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 615660p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell59   4580   5830  615660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell59         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 615660p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5830
-------------------------------------   ---- 
End-of-path arrival time (ps)           5830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell90   4580   5830  615660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell90         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 615754p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5736
-------------------------------------   ---- 
End-of-path arrival time (ps)           5736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  589503  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell38   3796   5736  615754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 615784p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5706
-------------------------------------   ---- 
End-of-path arrival time (ps)           5706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell72   4456   5706  615784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell72         0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 615784p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5706
-------------------------------------   ---- 
End-of-path arrival time (ps)           5706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell79   4456   5706  615784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell79         0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 615784p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5706
-------------------------------------   ---- 
End-of-path arrival time (ps)           5706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell83   4456   5706  615784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell83         0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 615784p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5706
-------------------------------------   ---- 
End-of-path arrival time (ps)           5706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39    1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell101   4456   5706  615784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell101        0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clock
Path slack     : 615830p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7070
-------------------------------------   ---- 
End-of-path arrival time (ps)           7070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  614213  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clk_en      statuscell1    5860   7070  615830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clock                        statuscell1         0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 615959p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell72   4281   5531  615959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell72         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 615959p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell79   4281   5531  615959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell79         0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 615959p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell83   4281   5531  615959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell83         0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 615959p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38    1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell101   4281   5531  615959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell101        0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 615977p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5513
-------------------------------------   ---- 
End-of-path arrival time (ps)           5513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell89   4263   5513  615977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell89         0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 615977p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5513
-------------------------------------   ---- 
End-of-path arrival time (ps)           5513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell99   4263   5513  615977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell99         0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 616000p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5490
-------------------------------------   ---- 
End-of-path arrival time (ps)           5490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell87   4240   5490  616000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell87         0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 616000p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5490
-------------------------------------   ---- 
End-of-path arrival time (ps)           5490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell91   4240   5490  616000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell91         0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 616000p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5490
-------------------------------------   ---- 
End-of-path arrival time (ps)           5490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell98   4240   5490  616000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell98         0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 616247p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5243
-------------------------------------   ---- 
End-of-path arrival time (ps)           5243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  589506  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell39   3303   5243  616247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 616314p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell89   3926   5176  616314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell89         0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 616314p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell99   3926   5176  616314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell99         0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 616317p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell55   3923   5173  616317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell55         0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 616317p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell75   3923   5173  616317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell75         0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 616317p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell78   3923   5173  616317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell78         0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 616317p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\/q         macrocell39   1250   1250  588891  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell96   3923   5173  616317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell96         0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 616323p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell74   3917   5167  616323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell74         0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 616323p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell42         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\/q         macrocell42   1250   1250  590755  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell85   3917   5167  616323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell85         0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_12630/q
Path End       : \ADC_SAR_Seq:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clock
Path slack     : 616463p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             624500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8037
-------------------------------------   ---- 
End-of-path arrival time (ps)           8037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_12630/clock_0                                          macrocell108        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
Net_12630/q                             macrocell108   1250   1250  616463  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:EOCSts\/status_0  statuscell1    6787   8037  616463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:EOCSts\/clock                        statuscell1         0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 616465p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41   1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell68   3775   5025  616465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell68         0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 616465p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5025
-------------------------------------   ---- 
End-of-path arrival time (ps)           5025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell41         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\/q         macrocell41    1250   1250  594023  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell103   3775   5025  616465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell103        0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 616644p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell55   3596   4846  616644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell55         0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 616644p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell75   3596   4846  616644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell75         0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 616644p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell78   3596   4846  616644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell78         0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 616644p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\/q         macrocell38   1250   1250  587429  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell96   3596   4846  616644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell96         0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 616668p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell48   3572   4822  616668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell48         0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 616668p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q        macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell50   3572   4822  616668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell50         0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 616668p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\/q         macrocell40   1250   1250  590087  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell70   3572   4822  616668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell70         0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 617123p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell55   3117   4367  617123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell55         0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 617123p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell75   3117   4367  617123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell75         0      0  RISE       1



++++ Path 698 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 617123p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell78   3117   4367  617123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell78         0      0  RISE       1



++++ Path 699 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 617123p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell96   3117   4367  617123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell96         0      0  RISE       1



++++ Path 700 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 617134p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell89   3106   4356  617134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell89         0      0  RISE       1



++++ Path 701 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 617134p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\/q         macrocell43   1250   1250  588309  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell99   3106   4356  617134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell99         0      0  RISE       1



++++ Path 702 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/q
Path End       : Net_12630/main_1
Capture Clock  : Net_12630/clock_0
Path slack     : 617943p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/clock_0                     macrocell110        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\/q  macrocell110   1250   1250  617943  RISE       1
Net_12630/main_1                  macrocell108   2297   3547  617943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_12630/clock_0                                          macrocell108        0      0  RISE       1



++++ Path 703 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 618433p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (ADC_REG_CLOCK:R#1 vs. ADC_REG_CLOCK:R#2)   625000
- Setup time                                                -2100
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             622900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  614213  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     3257   4467  618433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

