

================================================================
== Vivado HLS Report for 'inverse'
================================================================
* Date:           Wed Jul 31 03:12:10 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        inver_aug
* Solution:       solution2
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.925 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     8465|    14565| 84.650 us | 0.146 ms |  8465|  14565|   none  |
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- Ini_Aug_loop          |       10|       10|           2|          1|          1|    10|    yes   |
        |- Row_Operation         |     8440|    14540| 844 ~ 1454 |          -|          -|    10|    no    |
        | + Row_Operation.1      |      820|      820|          41|          -|          -|    20|    no    |
        | + Row_Operation.2      |       20|      630|   2 ~ 63   |          -|          -|    10|    no    |
        |  ++ Row_Operation.2.1  |       60|       60|           3|          -|          -|    20|    no    |
        |- Extract_loop          |       10|       10|           2|          1|          1|    10|    yes   |
        +------------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 55
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 53 54 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 53 
6 --> 7 
7 --> 8 48 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 7 
48 --> 49 50 5 
49 --> 50 
50 --> 51 48 
51 --> 52 
52 --> 50 
53 --> 55 54 
54 --> 53 
55 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i22]* %B_9_V), !map !88"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i22]* %B_8_V), !map !95"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i22]* %B_7_V), !map !101"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i22]* %B_6_V), !map !107"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i22]* %B_5_V), !map !113"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i22]* %B_4_V), !map !119"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i22]* %B_3_V), !map !125"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i22]* %B_2_V), !map !131"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i22]* %B_1_V), !map !137"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i22]* %B_0_V), !map !143"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %A_9), !map !149"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %A_8), !map !153"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %A_7), !map !157"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %A_6), !map !161"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %A_5), !map !165"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %A_4), !map !169"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %A_3), !map !173"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %A_2), !map !177"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %A_1), !map !181"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i32]* %A_0), !map !185"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @inverse_str) nounwind"   --->   Operation 76 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%aug_0_V = alloca [10 x i22], align 4" [inver_aug.cpp:30]   --->   Operation 77 'alloca' 'aug_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%aug_1_V = alloca [10 x i22], align 4" [inver_aug.cpp:30]   --->   Operation 78 'alloca' 'aug_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%aug_2_V = alloca [10 x i22], align 4" [inver_aug.cpp:30]   --->   Operation 79 'alloca' 'aug_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%aug_3_V = alloca [10 x i22], align 4" [inver_aug.cpp:30]   --->   Operation 80 'alloca' 'aug_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%aug_4_V = alloca [10 x i22], align 4" [inver_aug.cpp:30]   --->   Operation 81 'alloca' 'aug_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%aug_5_V = alloca [10 x i22], align 4" [inver_aug.cpp:30]   --->   Operation 82 'alloca' 'aug_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%aug_6_V = alloca [10 x i22], align 4" [inver_aug.cpp:30]   --->   Operation 83 'alloca' 'aug_6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%aug_7_V = alloca [10 x i22], align 4" [inver_aug.cpp:30]   --->   Operation 84 'alloca' 'aug_7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%aug_8_V = alloca [10 x i22], align 4" [inver_aug.cpp:30]   --->   Operation 85 'alloca' 'aug_8_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%aug_9_V = alloca [10 x i22], align 4" [inver_aug.cpp:30]   --->   Operation 86 'alloca' 'aug_9_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%aug_10_V = alloca [10 x i22], align 4" [inver_aug.cpp:30]   --->   Operation 87 'alloca' 'aug_10_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%aug_11_V = alloca [10 x i22], align 4" [inver_aug.cpp:30]   --->   Operation 88 'alloca' 'aug_11_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%aug_12_V = alloca [10 x i22], align 4" [inver_aug.cpp:30]   --->   Operation 89 'alloca' 'aug_12_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%aug_13_V = alloca [10 x i22], align 4" [inver_aug.cpp:30]   --->   Operation 90 'alloca' 'aug_13_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%aug_14_V = alloca [10 x i22], align 4" [inver_aug.cpp:30]   --->   Operation 91 'alloca' 'aug_14_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%aug_15_V = alloca [10 x i22], align 4" [inver_aug.cpp:30]   --->   Operation 92 'alloca' 'aug_15_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%aug_16_V = alloca [10 x i22], align 4" [inver_aug.cpp:30]   --->   Operation 93 'alloca' 'aug_16_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%aug_17_V = alloca [10 x i22], align 4" [inver_aug.cpp:30]   --->   Operation 94 'alloca' 'aug_17_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%aug_18_V = alloca [10 x i22], align 4" [inver_aug.cpp:30]   --->   Operation 95 'alloca' 'aug_18_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%aug_19_V = alloca [10 x i22], align 4" [inver_aug.cpp:30]   --->   Operation 96 'alloca' 'aug_19_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_1 : Operation 97 [1/1] (0.75ns)   --->   "br label %1" [inver_aug.cpp:34]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %Ini_Aug_loop ]"   --->   Operation 98 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.88ns)   --->   "%icmp_ln34 = icmp eq i4 %i_0, -6" [inver_aug.cpp:34]   --->   Operation 99 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 100 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.86ns)   --->   "%i = add i4 %i_0, 1" [inver_aug.cpp:34]   --->   Operation 101 'add' 'i' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %.preheader182.preheader, label %Ini_Aug_loop" [inver_aug.cpp:34]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %i_0 to i64" [inver_aug.cpp:37]   --->   Operation 103 'zext' 'zext_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr [10 x i32]* %A_0, i64 0, i64 %zext_ln37" [inver_aug.cpp:37]   --->   Operation 104 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (0.79ns)   --->   "%A_0_load = load i32* %A_0_addr, align 4" [inver_aug.cpp:37]   --->   Operation 105 'load' 'A_0_load' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr [10 x i32]* %A_1, i64 0, i64 %zext_ln37" [inver_aug.cpp:37]   --->   Operation 106 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (0.79ns)   --->   "%A_1_load = load i32* %A_1_addr, align 4" [inver_aug.cpp:37]   --->   Operation 107 'load' 'A_1_load' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr [10 x i32]* %A_2, i64 0, i64 %zext_ln37" [inver_aug.cpp:37]   --->   Operation 108 'getelementptr' 'A_2_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 109 [2/2] (0.79ns)   --->   "%A_2_load = load i32* %A_2_addr, align 4" [inver_aug.cpp:37]   --->   Operation 109 'load' 'A_2_load' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr [10 x i32]* %A_3, i64 0, i64 %zext_ln37" [inver_aug.cpp:37]   --->   Operation 110 'getelementptr' 'A_3_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 111 [2/2] (0.79ns)   --->   "%A_3_load = load i32* %A_3_addr, align 4" [inver_aug.cpp:37]   --->   Operation 111 'load' 'A_3_load' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr [10 x i32]* %A_4, i64 0, i64 %zext_ln37" [inver_aug.cpp:37]   --->   Operation 112 'getelementptr' 'A_4_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 113 [2/2] (0.79ns)   --->   "%A_4_load = load i32* %A_4_addr, align 4" [inver_aug.cpp:37]   --->   Operation 113 'load' 'A_4_load' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr [10 x i32]* %A_5, i64 0, i64 %zext_ln37" [inver_aug.cpp:37]   --->   Operation 114 'getelementptr' 'A_5_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 115 [2/2] (0.79ns)   --->   "%A_5_load = load i32* %A_5_addr, align 4" [inver_aug.cpp:37]   --->   Operation 115 'load' 'A_5_load' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr [10 x i32]* %A_6, i64 0, i64 %zext_ln37" [inver_aug.cpp:37]   --->   Operation 116 'getelementptr' 'A_6_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 117 [2/2] (0.79ns)   --->   "%A_6_load = load i32* %A_6_addr, align 4" [inver_aug.cpp:37]   --->   Operation 117 'load' 'A_6_load' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr [10 x i32]* %A_7, i64 0, i64 %zext_ln37" [inver_aug.cpp:37]   --->   Operation 118 'getelementptr' 'A_7_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 119 [2/2] (0.79ns)   --->   "%A_7_load = load i32* %A_7_addr, align 4" [inver_aug.cpp:37]   --->   Operation 119 'load' 'A_7_load' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%A_8_addr = getelementptr [10 x i32]* %A_8, i64 0, i64 %zext_ln37" [inver_aug.cpp:37]   --->   Operation 120 'getelementptr' 'A_8_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 121 [2/2] (0.79ns)   --->   "%A_8_load = load i32* %A_8_addr, align 4" [inver_aug.cpp:37]   --->   Operation 121 'load' 'A_8_load' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%A_9_addr = getelementptr [10 x i32]* %A_9, i64 0, i64 %zext_ln37" [inver_aug.cpp:37]   --->   Operation 122 'getelementptr' 'A_9_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 123 [2/2] (0.79ns)   --->   "%A_9_load = load i32* %A_9_addr, align 4" [inver_aug.cpp:37]   --->   Operation 123 'load' 'A_9_load' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_2 : Operation 124 [1/1] (0.88ns)   --->   "%icmp_ln41 = icmp eq i4 %i_0, 0" [inver_aug.cpp:41]   --->   Operation 124 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln34)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.42ns)   --->   "%select_ln41 = select i1 %icmp_ln41, i22 16384, i22 0" [inver_aug.cpp:41]   --->   Operation 125 'select' 'select_ln41' <Predicate = (!icmp_ln34)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%aug_10_V_addr = getelementptr [10 x i22]* %aug_10_V, i64 0, i64 %zext_ln37" [inver_aug.cpp:41]   --->   Operation 126 'getelementptr' 'aug_10_V_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.79ns)   --->   "store i22 %select_ln41, i22* %aug_10_V_addr, align 4" [inver_aug.cpp:41]   --->   Operation 127 'store' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_2 : Operation 128 [1/1] (0.88ns)   --->   "%icmp_ln41_1 = icmp eq i4 %i_0, 1" [inver_aug.cpp:41]   --->   Operation 128 'icmp' 'icmp_ln41_1' <Predicate = (!icmp_ln34)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.42ns)   --->   "%select_ln41_1 = select i1 %icmp_ln41_1, i22 16384, i22 0" [inver_aug.cpp:41]   --->   Operation 129 'select' 'select_ln41_1' <Predicate = (!icmp_ln34)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%aug_11_V_addr_1 = getelementptr [10 x i22]* %aug_11_V, i64 0, i64 %zext_ln37" [inver_aug.cpp:41]   --->   Operation 130 'getelementptr' 'aug_11_V_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.79ns)   --->   "store i22 %select_ln41_1, i22* %aug_11_V_addr_1, align 4" [inver_aug.cpp:41]   --->   Operation 131 'store' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_2 : Operation 132 [1/1] (0.88ns)   --->   "%icmp_ln41_2 = icmp eq i4 %i_0, 2" [inver_aug.cpp:41]   --->   Operation 132 'icmp' 'icmp_ln41_2' <Predicate = (!icmp_ln34)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.42ns)   --->   "%select_ln41_2 = select i1 %icmp_ln41_2, i22 16384, i22 0" [inver_aug.cpp:41]   --->   Operation 133 'select' 'select_ln41_2' <Predicate = (!icmp_ln34)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%aug_12_V_addr_1 = getelementptr [10 x i22]* %aug_12_V, i64 0, i64 %zext_ln37" [inver_aug.cpp:41]   --->   Operation 134 'getelementptr' 'aug_12_V_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.79ns)   --->   "store i22 %select_ln41_2, i22* %aug_12_V_addr_1, align 4" [inver_aug.cpp:41]   --->   Operation 135 'store' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_2 : Operation 136 [1/1] (0.88ns)   --->   "%icmp_ln41_3 = icmp eq i4 %i_0, 3" [inver_aug.cpp:41]   --->   Operation 136 'icmp' 'icmp_ln41_3' <Predicate = (!icmp_ln34)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.42ns)   --->   "%select_ln41_3 = select i1 %icmp_ln41_3, i22 16384, i22 0" [inver_aug.cpp:41]   --->   Operation 137 'select' 'select_ln41_3' <Predicate = (!icmp_ln34)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%aug_13_V_addr_1 = getelementptr [10 x i22]* %aug_13_V, i64 0, i64 %zext_ln37" [inver_aug.cpp:41]   --->   Operation 138 'getelementptr' 'aug_13_V_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.79ns)   --->   "store i22 %select_ln41_3, i22* %aug_13_V_addr_1, align 4" [inver_aug.cpp:41]   --->   Operation 139 'store' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_2 : Operation 140 [1/1] (0.88ns)   --->   "%icmp_ln41_4 = icmp eq i4 %i_0, 4" [inver_aug.cpp:41]   --->   Operation 140 'icmp' 'icmp_ln41_4' <Predicate = (!icmp_ln34)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.42ns)   --->   "%select_ln41_4 = select i1 %icmp_ln41_4, i22 16384, i22 0" [inver_aug.cpp:41]   --->   Operation 141 'select' 'select_ln41_4' <Predicate = (!icmp_ln34)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%aug_14_V_addr_2 = getelementptr [10 x i22]* %aug_14_V, i64 0, i64 %zext_ln37" [inver_aug.cpp:41]   --->   Operation 142 'getelementptr' 'aug_14_V_addr_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.79ns)   --->   "store i22 %select_ln41_4, i22* %aug_14_V_addr_2, align 4" [inver_aug.cpp:41]   --->   Operation 143 'store' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_2 : Operation 144 [1/1] (0.88ns)   --->   "%icmp_ln41_5 = icmp eq i4 %i_0, 5" [inver_aug.cpp:41]   --->   Operation 144 'icmp' 'icmp_ln41_5' <Predicate = (!icmp_ln34)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.42ns)   --->   "%select_ln41_5 = select i1 %icmp_ln41_5, i22 16384, i22 0" [inver_aug.cpp:41]   --->   Operation 145 'select' 'select_ln41_5' <Predicate = (!icmp_ln34)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%aug_15_V_addr_2 = getelementptr [10 x i22]* %aug_15_V, i64 0, i64 %zext_ln37" [inver_aug.cpp:41]   --->   Operation 146 'getelementptr' 'aug_15_V_addr_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.79ns)   --->   "store i22 %select_ln41_5, i22* %aug_15_V_addr_2, align 4" [inver_aug.cpp:41]   --->   Operation 147 'store' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_2 : Operation 148 [1/1] (0.88ns)   --->   "%icmp_ln41_6 = icmp eq i4 %i_0, 6" [inver_aug.cpp:41]   --->   Operation 148 'icmp' 'icmp_ln41_6' <Predicate = (!icmp_ln34)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.42ns)   --->   "%select_ln41_6 = select i1 %icmp_ln41_6, i22 16384, i22 0" [inver_aug.cpp:41]   --->   Operation 149 'select' 'select_ln41_6' <Predicate = (!icmp_ln34)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%aug_16_V_addr_2 = getelementptr [10 x i22]* %aug_16_V, i64 0, i64 %zext_ln37" [inver_aug.cpp:41]   --->   Operation 150 'getelementptr' 'aug_16_V_addr_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.79ns)   --->   "store i22 %select_ln41_6, i22* %aug_16_V_addr_2, align 4" [inver_aug.cpp:41]   --->   Operation 151 'store' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_2 : Operation 152 [1/1] (0.88ns)   --->   "%icmp_ln41_7 = icmp eq i4 %i_0, 7" [inver_aug.cpp:41]   --->   Operation 152 'icmp' 'icmp_ln41_7' <Predicate = (!icmp_ln34)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.42ns)   --->   "%select_ln41_7 = select i1 %icmp_ln41_7, i22 16384, i22 0" [inver_aug.cpp:41]   --->   Operation 153 'select' 'select_ln41_7' <Predicate = (!icmp_ln34)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%aug_17_V_addr_2 = getelementptr [10 x i22]* %aug_17_V, i64 0, i64 %zext_ln37" [inver_aug.cpp:41]   --->   Operation 154 'getelementptr' 'aug_17_V_addr_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.79ns)   --->   "store i22 %select_ln41_7, i22* %aug_17_V_addr_2, align 4" [inver_aug.cpp:41]   --->   Operation 155 'store' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_2 : Operation 156 [1/1] (0.88ns)   --->   "%icmp_ln41_8 = icmp eq i4 %i_0, -8" [inver_aug.cpp:41]   --->   Operation 156 'icmp' 'icmp_ln41_8' <Predicate = (!icmp_ln34)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.42ns)   --->   "%select_ln41_8 = select i1 %icmp_ln41_8, i22 16384, i22 0" [inver_aug.cpp:41]   --->   Operation 157 'select' 'select_ln41_8' <Predicate = (!icmp_ln34)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%aug_18_V_addr_2 = getelementptr [10 x i22]* %aug_18_V, i64 0, i64 %zext_ln37" [inver_aug.cpp:41]   --->   Operation 158 'getelementptr' 'aug_18_V_addr_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.79ns)   --->   "store i22 %select_ln41_8, i22* %aug_18_V_addr_2, align 4" [inver_aug.cpp:41]   --->   Operation 159 'store' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_2 : Operation 160 [1/1] (0.88ns)   --->   "%icmp_ln41_9 = icmp eq i4 %i_0, -7" [inver_aug.cpp:41]   --->   Operation 160 'icmp' 'icmp_ln41_9' <Predicate = (!icmp_ln34)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.42ns)   --->   "%select_ln41_9 = select i1 %icmp_ln41_9, i22 16384, i22 0" [inver_aug.cpp:41]   --->   Operation 161 'select' 'select_ln41_9' <Predicate = (!icmp_ln34)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%aug_19_V_addr_2 = getelementptr [10 x i22]* %aug_19_V, i64 0, i64 %zext_ln37" [inver_aug.cpp:41]   --->   Operation 162 'getelementptr' 'aug_19_V_addr_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.79ns)   --->   "store i22 %select_ln41_9, i22* %aug_19_V_addr_2, align 4" [inver_aug.cpp:41]   --->   Operation 163 'store' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [inver_aug.cpp:34]   --->   Operation 164 'specloopname' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2)" [inver_aug.cpp:34]   --->   Operation 165 'specregionbegin' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [inver_aug.cpp:35]   --->   Operation 166 'specpipeline' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 167 [1/2] (0.79ns)   --->   "%A_0_load = load i32* %A_0_addr, align 4" [inver_aug.cpp:37]   --->   Operation 167 'load' 'A_0_load' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln731 = trunc i32 %A_0_load to i8" [inver_aug.cpp:37]   --->   Operation 168 'trunc' 'trunc_ln731' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %trunc_ln731, i14 0)" [inver_aug.cpp:37]   --->   Operation 169 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%aug_0_V_addr = getelementptr [10 x i22]* %aug_0_V, i64 0, i64 %zext_ln37" [inver_aug.cpp:37]   --->   Operation 170 'getelementptr' 'aug_0_V_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.79ns)   --->   "store i22 %shl_ln, i22* %aug_0_V_addr, align 4" [inver_aug.cpp:37]   --->   Operation 171 'store' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_3 : Operation 172 [1/2] (0.79ns)   --->   "%A_1_load = load i32* %A_1_addr, align 4" [inver_aug.cpp:37]   --->   Operation 172 'load' 'A_1_load' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln731_1 = trunc i32 %A_1_load to i8" [inver_aug.cpp:37]   --->   Operation 173 'trunc' 'trunc_ln731_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln731_1 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %trunc_ln731_1, i14 0)" [inver_aug.cpp:37]   --->   Operation 174 'bitconcatenate' 'shl_ln731_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%aug_1_V_addr = getelementptr [10 x i22]* %aug_1_V, i64 0, i64 %zext_ln37" [inver_aug.cpp:37]   --->   Operation 175 'getelementptr' 'aug_1_V_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.79ns)   --->   "store i22 %shl_ln731_1, i22* %aug_1_V_addr, align 4" [inver_aug.cpp:37]   --->   Operation 176 'store' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_3 : Operation 177 [1/2] (0.79ns)   --->   "%A_2_load = load i32* %A_2_addr, align 4" [inver_aug.cpp:37]   --->   Operation 177 'load' 'A_2_load' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln731_2 = trunc i32 %A_2_load to i8" [inver_aug.cpp:37]   --->   Operation 178 'trunc' 'trunc_ln731_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln731_2 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %trunc_ln731_2, i14 0)" [inver_aug.cpp:37]   --->   Operation 179 'bitconcatenate' 'shl_ln731_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%aug_2_V_addr = getelementptr [10 x i22]* %aug_2_V, i64 0, i64 %zext_ln37" [inver_aug.cpp:37]   --->   Operation 180 'getelementptr' 'aug_2_V_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.79ns)   --->   "store i22 %shl_ln731_2, i22* %aug_2_V_addr, align 4" [inver_aug.cpp:37]   --->   Operation 181 'store' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_3 : Operation 182 [1/2] (0.79ns)   --->   "%A_3_load = load i32* %A_3_addr, align 4" [inver_aug.cpp:37]   --->   Operation 182 'load' 'A_3_load' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln731_3 = trunc i32 %A_3_load to i8" [inver_aug.cpp:37]   --->   Operation 183 'trunc' 'trunc_ln731_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%shl_ln731_3 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %trunc_ln731_3, i14 0)" [inver_aug.cpp:37]   --->   Operation 184 'bitconcatenate' 'shl_ln731_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%aug_3_V_addr = getelementptr [10 x i22]* %aug_3_V, i64 0, i64 %zext_ln37" [inver_aug.cpp:37]   --->   Operation 185 'getelementptr' 'aug_3_V_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.79ns)   --->   "store i22 %shl_ln731_3, i22* %aug_3_V_addr, align 4" [inver_aug.cpp:37]   --->   Operation 186 'store' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_3 : Operation 187 [1/2] (0.79ns)   --->   "%A_4_load = load i32* %A_4_addr, align 4" [inver_aug.cpp:37]   --->   Operation 187 'load' 'A_4_load' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln731_4 = trunc i32 %A_4_load to i8" [inver_aug.cpp:37]   --->   Operation 188 'trunc' 'trunc_ln731_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln731_4 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %trunc_ln731_4, i14 0)" [inver_aug.cpp:37]   --->   Operation 189 'bitconcatenate' 'shl_ln731_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%aug_4_V_addr = getelementptr [10 x i22]* %aug_4_V, i64 0, i64 %zext_ln37" [inver_aug.cpp:37]   --->   Operation 190 'getelementptr' 'aug_4_V_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.79ns)   --->   "store i22 %shl_ln731_4, i22* %aug_4_V_addr, align 4" [inver_aug.cpp:37]   --->   Operation 191 'store' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_3 : Operation 192 [1/2] (0.79ns)   --->   "%A_5_load = load i32* %A_5_addr, align 4" [inver_aug.cpp:37]   --->   Operation 192 'load' 'A_5_load' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln731_5 = trunc i32 %A_5_load to i8" [inver_aug.cpp:37]   --->   Operation 193 'trunc' 'trunc_ln731_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%shl_ln731_5 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %trunc_ln731_5, i14 0)" [inver_aug.cpp:37]   --->   Operation 194 'bitconcatenate' 'shl_ln731_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%aug_5_V_addr = getelementptr [10 x i22]* %aug_5_V, i64 0, i64 %zext_ln37" [inver_aug.cpp:37]   --->   Operation 195 'getelementptr' 'aug_5_V_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.79ns)   --->   "store i22 %shl_ln731_5, i22* %aug_5_V_addr, align 4" [inver_aug.cpp:37]   --->   Operation 196 'store' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_3 : Operation 197 [1/2] (0.79ns)   --->   "%A_6_load = load i32* %A_6_addr, align 4" [inver_aug.cpp:37]   --->   Operation 197 'load' 'A_6_load' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln731_6 = trunc i32 %A_6_load to i8" [inver_aug.cpp:37]   --->   Operation 198 'trunc' 'trunc_ln731_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln731_6 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %trunc_ln731_6, i14 0)" [inver_aug.cpp:37]   --->   Operation 199 'bitconcatenate' 'shl_ln731_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%aug_6_V_addr = getelementptr [10 x i22]* %aug_6_V, i64 0, i64 %zext_ln37" [inver_aug.cpp:37]   --->   Operation 200 'getelementptr' 'aug_6_V_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.79ns)   --->   "store i22 %shl_ln731_6, i22* %aug_6_V_addr, align 4" [inver_aug.cpp:37]   --->   Operation 201 'store' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_3 : Operation 202 [1/2] (0.79ns)   --->   "%A_7_load = load i32* %A_7_addr, align 4" [inver_aug.cpp:37]   --->   Operation 202 'load' 'A_7_load' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln731_7 = trunc i32 %A_7_load to i8" [inver_aug.cpp:37]   --->   Operation 203 'trunc' 'trunc_ln731_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%shl_ln731_7 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %trunc_ln731_7, i14 0)" [inver_aug.cpp:37]   --->   Operation 204 'bitconcatenate' 'shl_ln731_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%aug_7_V_addr = getelementptr [10 x i22]* %aug_7_V, i64 0, i64 %zext_ln37" [inver_aug.cpp:37]   --->   Operation 205 'getelementptr' 'aug_7_V_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.79ns)   --->   "store i22 %shl_ln731_7, i22* %aug_7_V_addr, align 4" [inver_aug.cpp:37]   --->   Operation 206 'store' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_3 : Operation 207 [1/2] (0.79ns)   --->   "%A_8_load = load i32* %A_8_addr, align 4" [inver_aug.cpp:37]   --->   Operation 207 'load' 'A_8_load' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln731_8 = trunc i32 %A_8_load to i8" [inver_aug.cpp:37]   --->   Operation 208 'trunc' 'trunc_ln731_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%shl_ln731_8 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %trunc_ln731_8, i14 0)" [inver_aug.cpp:37]   --->   Operation 209 'bitconcatenate' 'shl_ln731_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%aug_8_V_addr = getelementptr [10 x i22]* %aug_8_V, i64 0, i64 %zext_ln37" [inver_aug.cpp:37]   --->   Operation 210 'getelementptr' 'aug_8_V_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.79ns)   --->   "store i22 %shl_ln731_8, i22* %aug_8_V_addr, align 4" [inver_aug.cpp:37]   --->   Operation 211 'store' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_3 : Operation 212 [1/2] (0.79ns)   --->   "%A_9_load = load i32* %A_9_addr, align 4" [inver_aug.cpp:37]   --->   Operation 212 'load' 'A_9_load' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln731_9 = trunc i32 %A_9_load to i8" [inver_aug.cpp:37]   --->   Operation 213 'trunc' 'trunc_ln731_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%shl_ln731_9 = call i22 @_ssdm_op_BitConcatenate.i22.i8.i14(i8 %trunc_ln731_9, i14 0)" [inver_aug.cpp:37]   --->   Operation 214 'bitconcatenate' 'shl_ln731_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%aug_9_V_addr = getelementptr [10 x i22]* %aug_9_V, i64 0, i64 %zext_ln37" [inver_aug.cpp:37]   --->   Operation 215 'getelementptr' 'aug_9_V_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.79ns)   --->   "store i22 %shl_ln731_9, i22* %aug_9_V_addr, align 4" [inver_aug.cpp:37]   --->   Operation 216 'store' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp)" [inver_aug.cpp:43]   --->   Operation 217 'specregionend' 'empty_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "br label %1" [inver_aug.cpp:34]   --->   Operation 218 'br' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.75>
ST_4 : Operation 219 [1/1] (0.75ns)   --->   "br label %.preheader182" [inver_aug.cpp:47]   --->   Operation 219 'br' <Predicate = true> <Delay = 0.75>

State 5 <SV = 3> <Delay = 0.88>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%i_1 = phi i4 [ %i_4, %Row_Operation_end ], [ 0, %.preheader182.preheader ]"   --->   Operation 220 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.88ns)   --->   "%icmp_ln47 = icmp eq i4 %i_1, -6" [inver_aug.cpp:47]   --->   Operation 221 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 222 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.86ns)   --->   "%i_4 = add i4 %i_1, 1" [inver_aug.cpp:47]   --->   Operation 223 'add' 'i_4' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %.preheader.preheader, label %Row_Operation_begin" [inver_aug.cpp:47]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [inver_aug.cpp:47]   --->   Operation 225 'specloopname' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str5)" [inver_aug.cpp:47]   --->   Operation 226 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i4 %i_1 to i64" [inver_aug.cpp:51]   --->   Operation 227 'zext' 'zext_ln51' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%aug_0_V_addr_1 = getelementptr [10 x i22]* %aug_0_V, i64 0, i64 %zext_ln51" [inver_aug.cpp:51]   --->   Operation 228 'getelementptr' 'aug_0_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%aug_1_V_addr_1 = getelementptr [10 x i22]* %aug_1_V, i64 0, i64 %zext_ln51" [inver_aug.cpp:51]   --->   Operation 229 'getelementptr' 'aug_1_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%aug_2_V_addr_1 = getelementptr [10 x i22]* %aug_2_V, i64 0, i64 %zext_ln51" [inver_aug.cpp:51]   --->   Operation 230 'getelementptr' 'aug_2_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%aug_3_V_addr_1 = getelementptr [10 x i22]* %aug_3_V, i64 0, i64 %zext_ln51" [inver_aug.cpp:51]   --->   Operation 231 'getelementptr' 'aug_3_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%aug_4_V_addr_1 = getelementptr [10 x i22]* %aug_4_V, i64 0, i64 %zext_ln51" [inver_aug.cpp:51]   --->   Operation 232 'getelementptr' 'aug_4_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%aug_5_V_addr_1 = getelementptr [10 x i22]* %aug_5_V, i64 0, i64 %zext_ln51" [inver_aug.cpp:51]   --->   Operation 233 'getelementptr' 'aug_5_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%aug_6_V_addr_1 = getelementptr [10 x i22]* %aug_6_V, i64 0, i64 %zext_ln51" [inver_aug.cpp:51]   --->   Operation 234 'getelementptr' 'aug_6_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%aug_7_V_addr_1 = getelementptr [10 x i22]* %aug_7_V, i64 0, i64 %zext_ln51" [inver_aug.cpp:51]   --->   Operation 235 'getelementptr' 'aug_7_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%aug_8_V_addr_1 = getelementptr [10 x i22]* %aug_8_V, i64 0, i64 %zext_ln51" [inver_aug.cpp:51]   --->   Operation 236 'getelementptr' 'aug_8_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%aug_9_V_addr_1 = getelementptr [10 x i22]* %aug_9_V, i64 0, i64 %zext_ln51" [inver_aug.cpp:51]   --->   Operation 237 'getelementptr' 'aug_9_V_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.87ns)   --->   "switch i4 %i_1, label %branch69 [
    i4 0, label %branch60
    i4 1, label %branch61
    i4 2, label %branch62
    i4 3, label %branch63
    i4 4, label %branch64
    i4 5, label %branch65
    i4 6, label %branch66
    i4 7, label %branch67
    i4 -8, label %branch68
  ]" [inver_aug.cpp:51]   --->   Operation 238 'switch' <Predicate = (!icmp_ln47)> <Delay = 0.87>
ST_5 : Operation 239 [2/2] (0.79ns)   --->   "%aug_8_V_load = load i22* %aug_8_V_addr_1, align 4" [inver_aug.cpp:51]   --->   Operation 239 'load' 'aug_8_V_load' <Predicate = (!icmp_ln47 & i_1 == 8)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_5 : Operation 240 [2/2] (0.79ns)   --->   "%aug_7_V_load = load i22* %aug_7_V_addr_1, align 4" [inver_aug.cpp:51]   --->   Operation 240 'load' 'aug_7_V_load' <Predicate = (!icmp_ln47 & i_1 == 7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_5 : Operation 241 [2/2] (0.79ns)   --->   "%aug_6_V_load = load i22* %aug_6_V_addr_1, align 4" [inver_aug.cpp:51]   --->   Operation 241 'load' 'aug_6_V_load' <Predicate = (!icmp_ln47 & i_1 == 6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_5 : Operation 242 [2/2] (0.79ns)   --->   "%aug_5_V_load = load i22* %aug_5_V_addr_1, align 4" [inver_aug.cpp:51]   --->   Operation 242 'load' 'aug_5_V_load' <Predicate = (!icmp_ln47 & i_1 == 5)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_5 : Operation 243 [2/2] (0.79ns)   --->   "%aug_4_V_load = load i22* %aug_4_V_addr_1, align 4" [inver_aug.cpp:51]   --->   Operation 243 'load' 'aug_4_V_load' <Predicate = (!icmp_ln47 & i_1 == 4)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_5 : Operation 244 [2/2] (0.79ns)   --->   "%aug_3_V_load = load i22* %aug_3_V_addr_1, align 4" [inver_aug.cpp:51]   --->   Operation 244 'load' 'aug_3_V_load' <Predicate = (!icmp_ln47 & i_1 == 3)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_5 : Operation 245 [2/2] (0.79ns)   --->   "%aug_2_V_load = load i22* %aug_2_V_addr_1, align 4" [inver_aug.cpp:51]   --->   Operation 245 'load' 'aug_2_V_load' <Predicate = (!icmp_ln47 & i_1 == 2)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_5 : Operation 246 [2/2] (0.79ns)   --->   "%aug_1_V_load = load i22* %aug_1_V_addr_1, align 4" [inver_aug.cpp:51]   --->   Operation 246 'load' 'aug_1_V_load' <Predicate = (!icmp_ln47 & i_1 == 1)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_5 : Operation 247 [2/2] (0.79ns)   --->   "%aug_0_V_load = load i22* %aug_0_V_addr_1, align 4" [inver_aug.cpp:51]   --->   Operation 247 'load' 'aug_0_V_load' <Predicate = (!icmp_ln47 & i_1 == 0)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_5 : Operation 248 [2/2] (0.79ns)   --->   "%aug_9_V_load = load i22* %aug_9_V_addr_1, align 4" [inver_aug.cpp:51]   --->   Operation 248 'load' 'aug_9_V_load' <Predicate = (!icmp_ln47 & i_1 != 0 & i_1 != 1 & i_1 != 2 & i_1 != 3 & i_1 != 4 & i_1 != 5 & i_1 != 6 & i_1 != 7 & i_1 != 8)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_5 : Operation 249 [1/1] (0.75ns)   --->   "br label %.preheader" [inver_aug.cpp:69]   --->   Operation 249 'br' <Predicate = (icmp_ln47)> <Delay = 0.75>

State 6 <SV = 4> <Delay = 2.77>
ST_6 : Operation 250 [1/2] (0.79ns)   --->   "%aug_8_V_load = load i22* %aug_8_V_addr_1, align 4" [inver_aug.cpp:51]   --->   Operation 250 'load' 'aug_8_V_load' <Predicate = (i_1 == 8)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_6 : Operation 251 [1/1] (1.98ns)   --->   "br label %2" [inver_aug.cpp:51]   --->   Operation 251 'br' <Predicate = (i_1 == 8)> <Delay = 1.98>
ST_6 : Operation 252 [1/2] (0.79ns)   --->   "%aug_7_V_load = load i22* %aug_7_V_addr_1, align 4" [inver_aug.cpp:51]   --->   Operation 252 'load' 'aug_7_V_load' <Predicate = (i_1 == 7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_6 : Operation 253 [1/1] (1.98ns)   --->   "br label %2" [inver_aug.cpp:51]   --->   Operation 253 'br' <Predicate = (i_1 == 7)> <Delay = 1.98>
ST_6 : Operation 254 [1/2] (0.79ns)   --->   "%aug_6_V_load = load i22* %aug_6_V_addr_1, align 4" [inver_aug.cpp:51]   --->   Operation 254 'load' 'aug_6_V_load' <Predicate = (i_1 == 6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_6 : Operation 255 [1/1] (1.98ns)   --->   "br label %2" [inver_aug.cpp:51]   --->   Operation 255 'br' <Predicate = (i_1 == 6)> <Delay = 1.98>
ST_6 : Operation 256 [1/2] (0.79ns)   --->   "%aug_5_V_load = load i22* %aug_5_V_addr_1, align 4" [inver_aug.cpp:51]   --->   Operation 256 'load' 'aug_5_V_load' <Predicate = (i_1 == 5)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_6 : Operation 257 [1/1] (1.98ns)   --->   "br label %2" [inver_aug.cpp:51]   --->   Operation 257 'br' <Predicate = (i_1 == 5)> <Delay = 1.98>
ST_6 : Operation 258 [1/2] (0.79ns)   --->   "%aug_4_V_load = load i22* %aug_4_V_addr_1, align 4" [inver_aug.cpp:51]   --->   Operation 258 'load' 'aug_4_V_load' <Predicate = (i_1 == 4)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_6 : Operation 259 [1/1] (1.98ns)   --->   "br label %2" [inver_aug.cpp:51]   --->   Operation 259 'br' <Predicate = (i_1 == 4)> <Delay = 1.98>
ST_6 : Operation 260 [1/2] (0.79ns)   --->   "%aug_3_V_load = load i22* %aug_3_V_addr_1, align 4" [inver_aug.cpp:51]   --->   Operation 260 'load' 'aug_3_V_load' <Predicate = (i_1 == 3)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_6 : Operation 261 [1/1] (1.98ns)   --->   "br label %2" [inver_aug.cpp:51]   --->   Operation 261 'br' <Predicate = (i_1 == 3)> <Delay = 1.98>
ST_6 : Operation 262 [1/2] (0.79ns)   --->   "%aug_2_V_load = load i22* %aug_2_V_addr_1, align 4" [inver_aug.cpp:51]   --->   Operation 262 'load' 'aug_2_V_load' <Predicate = (i_1 == 2)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_6 : Operation 263 [1/1] (1.98ns)   --->   "br label %2" [inver_aug.cpp:51]   --->   Operation 263 'br' <Predicate = (i_1 == 2)> <Delay = 1.98>
ST_6 : Operation 264 [1/2] (0.79ns)   --->   "%aug_1_V_load = load i22* %aug_1_V_addr_1, align 4" [inver_aug.cpp:51]   --->   Operation 264 'load' 'aug_1_V_load' <Predicate = (i_1 == 1)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_6 : Operation 265 [1/1] (1.98ns)   --->   "br label %2" [inver_aug.cpp:51]   --->   Operation 265 'br' <Predicate = (i_1 == 1)> <Delay = 1.98>
ST_6 : Operation 266 [1/2] (0.79ns)   --->   "%aug_0_V_load = load i22* %aug_0_V_addr_1, align 4" [inver_aug.cpp:51]   --->   Operation 266 'load' 'aug_0_V_load' <Predicate = (i_1 == 0)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_6 : Operation 267 [1/1] (1.98ns)   --->   "br label %2" [inver_aug.cpp:51]   --->   Operation 267 'br' <Predicate = (i_1 == 0)> <Delay = 1.98>
ST_6 : Operation 268 [1/2] (0.79ns)   --->   "%aug_9_V_load = load i22* %aug_9_V_addr_1, align 4" [inver_aug.cpp:51]   --->   Operation 268 'load' 'aug_9_V_load' <Predicate = (i_1 == 15) | (i_1 == 14) | (i_1 == 13) | (i_1 == 12) | (i_1 == 11) | (i_1 == 10) | (i_1 == 9)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_6 : Operation 269 [1/1] (1.98ns)   --->   "br label %2" [inver_aug.cpp:51]   --->   Operation 269 'br' <Predicate = (i_1 == 15) | (i_1 == 14) | (i_1 == 13) | (i_1 == 12) | (i_1 == 11) | (i_1 == 10) | (i_1 == 9)> <Delay = 1.98>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%temp_V = phi i22 [ %aug_0_V_load, %branch60 ], [ %aug_1_V_load, %branch61 ], [ %aug_2_V_load, %branch62 ], [ %aug_3_V_load, %branch63 ], [ %aug_4_V_load, %branch64 ], [ %aug_5_V_load, %branch65 ], [ %aug_6_V_load, %branch66 ], [ %aug_7_V_load, %branch67 ], [ %aug_8_V_load, %branch68 ], [ %aug_9_V_load, %branch69 ]" [inver_aug.cpp:51]   --->   Operation 270 'phi' 'temp_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i22 %temp_V to i36" [inver_aug.cpp:53]   --->   Operation 271 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%aug_10_V_addr_2 = getelementptr [10 x i22]* %aug_10_V, i64 0, i64 %zext_ln51" [inver_aug.cpp:53]   --->   Operation 272 'getelementptr' 'aug_10_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%aug_11_V_addr_2 = getelementptr [10 x i22]* %aug_11_V, i64 0, i64 %zext_ln51" [inver_aug.cpp:53]   --->   Operation 273 'getelementptr' 'aug_11_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%aug_12_V_addr_2 = getelementptr [10 x i22]* %aug_12_V, i64 0, i64 %zext_ln51" [inver_aug.cpp:53]   --->   Operation 274 'getelementptr' 'aug_12_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "%aug_13_V_addr_2 = getelementptr [10 x i22]* %aug_13_V, i64 0, i64 %zext_ln51" [inver_aug.cpp:53]   --->   Operation 275 'getelementptr' 'aug_13_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%aug_14_V_addr_1 = getelementptr [10 x i22]* %aug_14_V, i64 0, i64 %zext_ln51" [inver_aug.cpp:53]   --->   Operation 276 'getelementptr' 'aug_14_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 277 [1/1] (0.00ns)   --->   "%aug_15_V_addr_1 = getelementptr [10 x i22]* %aug_15_V, i64 0, i64 %zext_ln51" [inver_aug.cpp:53]   --->   Operation 277 'getelementptr' 'aug_15_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "%aug_16_V_addr_1 = getelementptr [10 x i22]* %aug_16_V, i64 0, i64 %zext_ln51" [inver_aug.cpp:53]   --->   Operation 278 'getelementptr' 'aug_16_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%aug_17_V_addr_1 = getelementptr [10 x i22]* %aug_17_V, i64 0, i64 %zext_ln51" [inver_aug.cpp:53]   --->   Operation 279 'getelementptr' 'aug_17_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%aug_18_V_addr_1 = getelementptr [10 x i22]* %aug_18_V, i64 0, i64 %zext_ln51" [inver_aug.cpp:53]   --->   Operation 280 'getelementptr' 'aug_18_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "%aug_19_V_addr_1 = getelementptr [10 x i22]* %aug_19_V, i64 0, i64 %zext_ln51" [inver_aug.cpp:53]   --->   Operation 281 'getelementptr' 'aug_19_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 282 [1/1] (0.75ns)   --->   "br label %3" [inver_aug.cpp:52]   --->   Operation 282 'br' <Predicate = true> <Delay = 0.75>

State 7 <SV = 5> <Delay = 1.87>
ST_7 : Operation 283 [1/1] (0.00ns)   --->   "%j_2 = phi i5 [ 0, %2 ], [ %j, %_ZNK13ap_fixed_baseILi22ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i952 ]"   --->   Operation 283 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 284 [1/1] (0.87ns)   --->   "%icmp_ln52 = icmp eq i5 %j_2, -12" [inver_aug.cpp:52]   --->   Operation 284 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 285 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 285 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 286 [1/1] (0.87ns)   --->   "%j = add i5 %j_2, 1" [inver_aug.cpp:52]   --->   Operation 286 'add' 'j' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 287 [1/1] (0.00ns)   --->   "br i1 %icmp_ln52, label %.preheader181.preheader, label %_ZNK13ap_fixed_baseILi22ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [inver_aug.cpp:52]   --->   Operation 287 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 288 [2/2] (0.79ns)   --->   "%aug_0_V_load_2 = load i22* %aug_0_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 288 'load' 'aug_0_V_load_2' <Predicate = (!icmp_ln52)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_7 : Operation 289 [2/2] (0.79ns)   --->   "%aug_1_V_load_2 = load i22* %aug_1_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 289 'load' 'aug_1_V_load_2' <Predicate = (!icmp_ln52)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_7 : Operation 290 [2/2] (0.79ns)   --->   "%aug_2_V_load_2 = load i22* %aug_2_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 290 'load' 'aug_2_V_load_2' <Predicate = (!icmp_ln52)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_7 : Operation 291 [2/2] (0.79ns)   --->   "%aug_3_V_load_2 = load i22* %aug_3_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 291 'load' 'aug_3_V_load_2' <Predicate = (!icmp_ln52)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_7 : Operation 292 [2/2] (0.79ns)   --->   "%aug_4_V_load_2 = load i22* %aug_4_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 292 'load' 'aug_4_V_load_2' <Predicate = (!icmp_ln52)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_7 : Operation 293 [2/2] (0.79ns)   --->   "%aug_5_V_load_2 = load i22* %aug_5_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 293 'load' 'aug_5_V_load_2' <Predicate = (!icmp_ln52)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_7 : Operation 294 [2/2] (0.79ns)   --->   "%aug_6_V_load_2 = load i22* %aug_6_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 294 'load' 'aug_6_V_load_2' <Predicate = (!icmp_ln52)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_7 : Operation 295 [2/2] (0.79ns)   --->   "%aug_7_V_load_2 = load i22* %aug_7_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 295 'load' 'aug_7_V_load_2' <Predicate = (!icmp_ln52)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_7 : Operation 296 [2/2] (0.79ns)   --->   "%aug_8_V_load_2 = load i22* %aug_8_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 296 'load' 'aug_8_V_load_2' <Predicate = (!icmp_ln52)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_7 : Operation 297 [2/2] (0.79ns)   --->   "%aug_9_V_load_2 = load i22* %aug_9_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 297 'load' 'aug_9_V_load_2' <Predicate = (!icmp_ln52)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_7 : Operation 298 [2/2] (0.79ns)   --->   "%aug_10_V_load_1 = load i22* %aug_10_V_addr_2, align 4" [inver_aug.cpp:53]   --->   Operation 298 'load' 'aug_10_V_load_1' <Predicate = (!icmp_ln52)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_7 : Operation 299 [2/2] (0.79ns)   --->   "%aug_11_V_load_1 = load i22* %aug_11_V_addr_2, align 4" [inver_aug.cpp:53]   --->   Operation 299 'load' 'aug_11_V_load_1' <Predicate = (!icmp_ln52)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_7 : Operation 300 [2/2] (0.79ns)   --->   "%aug_12_V_load_1 = load i22* %aug_12_V_addr_2, align 4" [inver_aug.cpp:53]   --->   Operation 300 'load' 'aug_12_V_load_1' <Predicate = (!icmp_ln52)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_7 : Operation 301 [2/2] (0.79ns)   --->   "%aug_13_V_load_1 = load i22* %aug_13_V_addr_2, align 4" [inver_aug.cpp:53]   --->   Operation 301 'load' 'aug_13_V_load_1' <Predicate = (!icmp_ln52)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_7 : Operation 302 [2/2] (0.79ns)   --->   "%aug_14_V_load_1 = load i22* %aug_14_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 302 'load' 'aug_14_V_load_1' <Predicate = (!icmp_ln52)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_7 : Operation 303 [2/2] (0.79ns)   --->   "%aug_15_V_load_1 = load i22* %aug_15_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 303 'load' 'aug_15_V_load_1' <Predicate = (!icmp_ln52)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_7 : Operation 304 [2/2] (0.79ns)   --->   "%aug_16_V_load_1 = load i22* %aug_16_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 304 'load' 'aug_16_V_load_1' <Predicate = (!icmp_ln52)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_7 : Operation 305 [2/2] (0.79ns)   --->   "%aug_17_V_load_1 = load i22* %aug_17_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 305 'load' 'aug_17_V_load_1' <Predicate = (!icmp_ln52)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_7 : Operation 306 [2/2] (0.79ns)   --->   "%aug_18_V_load_1 = load i22* %aug_18_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 306 'load' 'aug_18_V_load_1' <Predicate = (!icmp_ln52)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_7 : Operation 307 [2/2] (0.79ns)   --->   "%aug_19_V_load_1 = load i22* %aug_19_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 307 'load' 'aug_19_V_load_1' <Predicate = (!icmp_ln52)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_7 : Operation 308 [1/1] (0.88ns)   --->   "%icmp_ln203 = icmp eq i4 %i_1, 0" [inver_aug.cpp:59]   --->   Operation 308 'icmp' 'icmp_ln203' <Predicate = (icmp_ln52)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 309 [1/1] (0.88ns)   --->   "%icmp_ln203_1 = icmp eq i4 %i_1, 1" [inver_aug.cpp:59]   --->   Operation 309 'icmp' 'icmp_ln203_1' <Predicate = (icmp_ln52)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 310 [1/1] (0.88ns)   --->   "%icmp_ln203_2 = icmp eq i4 %i_1, 2" [inver_aug.cpp:59]   --->   Operation 310 'icmp' 'icmp_ln203_2' <Predicate = (icmp_ln52)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 311 [1/1] (0.88ns)   --->   "%icmp_ln203_3 = icmp eq i4 %i_1, 3" [inver_aug.cpp:59]   --->   Operation 311 'icmp' 'icmp_ln203_3' <Predicate = (icmp_ln52)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 312 [1/1] (0.88ns)   --->   "%icmp_ln203_4 = icmp eq i4 %i_1, 4" [inver_aug.cpp:59]   --->   Operation 312 'icmp' 'icmp_ln203_4' <Predicate = (icmp_ln52)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 313 [1/1] (0.88ns)   --->   "%icmp_ln203_5 = icmp eq i4 %i_1, 5" [inver_aug.cpp:59]   --->   Operation 313 'icmp' 'icmp_ln203_5' <Predicate = (icmp_ln52)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 314 [1/1] (0.88ns)   --->   "%icmp_ln203_6 = icmp eq i4 %i_1, 6" [inver_aug.cpp:59]   --->   Operation 314 'icmp' 'icmp_ln203_6' <Predicate = (icmp_ln52)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 315 [1/1] (0.88ns)   --->   "%icmp_ln203_7 = icmp eq i4 %i_1, 7" [inver_aug.cpp:59]   --->   Operation 315 'icmp' 'icmp_ln203_7' <Predicate = (icmp_ln52)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 316 [1/1] (0.88ns)   --->   "%icmp_ln203_8 = icmp eq i4 %i_1, -8" [inver_aug.cpp:59]   --->   Operation 316 'icmp' 'icmp_ln203_8' <Predicate = (icmp_ln52)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 317 [1/1] (0.33ns)   --->   "%or_ln203 = or i1 %icmp_ln203_8, %icmp_ln203_7" [inver_aug.cpp:59]   --->   Operation 317 'or' 'or_ln203' <Predicate = (icmp_ln52)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_4)   --->   "%or_ln203_1 = or i1 %icmp_ln203_6, %icmp_ln203_5" [inver_aug.cpp:59]   --->   Operation 318 'or' 'or_ln203_1' <Predicate = (icmp_ln52)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 319 [1/1] (0.33ns)   --->   "%or_ln203_2 = or i1 %icmp_ln203_4, %icmp_ln203_3" [inver_aug.cpp:59]   --->   Operation 319 'or' 'or_ln203_2' <Predicate = (icmp_ln52)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_6)   --->   "%or_ln203_3 = or i1 %icmp_ln203_2, %icmp_ln203_1" [inver_aug.cpp:59]   --->   Operation 320 'or' 'or_ln203_3' <Predicate = (icmp_ln52)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 321 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln203_4 = or i1 %or_ln203, %or_ln203_1" [inver_aug.cpp:59]   --->   Operation 321 'or' 'or_ln203_4' <Predicate = (icmp_ln52)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node or_ln203_6)   --->   "%or_ln203_5 = or i1 %or_ln203_2, %or_ln203_3" [inver_aug.cpp:59]   --->   Operation 322 'or' 'or_ln203_5' <Predicate = (icmp_ln52)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 323 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln203_6 = or i1 %or_ln203_4, %or_ln203_5" [inver_aug.cpp:59]   --->   Operation 323 'or' 'or_ln203_6' <Predicate = (icmp_ln52)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 324 [1/1] (0.75ns)   --->   "br label %.preheader181" [inver_aug.cpp:57]   --->   Operation 324 'br' <Predicate = (icmp_ln52)> <Delay = 0.75>

State 8 <SV = 6> <Delay = 3.38>
ST_8 : Operation 325 [1/2] (0.79ns)   --->   "%aug_0_V_load_2 = load i22* %aug_0_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 325 'load' 'aug_0_V_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_8 : Operation 326 [1/2] (0.79ns)   --->   "%aug_1_V_load_2 = load i22* %aug_1_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 326 'load' 'aug_1_V_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_8 : Operation 327 [1/2] (0.79ns)   --->   "%aug_2_V_load_2 = load i22* %aug_2_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 327 'load' 'aug_2_V_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_8 : Operation 328 [1/2] (0.79ns)   --->   "%aug_3_V_load_2 = load i22* %aug_3_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 328 'load' 'aug_3_V_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_8 : Operation 329 [1/2] (0.79ns)   --->   "%aug_4_V_load_2 = load i22* %aug_4_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 329 'load' 'aug_4_V_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_8 : Operation 330 [1/2] (0.79ns)   --->   "%aug_5_V_load_2 = load i22* %aug_5_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 330 'load' 'aug_5_V_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_8 : Operation 331 [1/2] (0.79ns)   --->   "%aug_6_V_load_2 = load i22* %aug_6_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 331 'load' 'aug_6_V_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_8 : Operation 332 [1/2] (0.79ns)   --->   "%aug_7_V_load_2 = load i22* %aug_7_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 332 'load' 'aug_7_V_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_8 : Operation 333 [1/2] (0.79ns)   --->   "%aug_8_V_load_2 = load i22* %aug_8_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 333 'load' 'aug_8_V_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_8 : Operation 334 [1/2] (0.79ns)   --->   "%aug_9_V_load_2 = load i22* %aug_9_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 334 'load' 'aug_9_V_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_8 : Operation 335 [1/2] (0.79ns)   --->   "%aug_10_V_load_1 = load i22* %aug_10_V_addr_2, align 4" [inver_aug.cpp:53]   --->   Operation 335 'load' 'aug_10_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_8 : Operation 336 [1/2] (0.79ns)   --->   "%aug_11_V_load_1 = load i22* %aug_11_V_addr_2, align 4" [inver_aug.cpp:53]   --->   Operation 336 'load' 'aug_11_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_8 : Operation 337 [1/2] (0.79ns)   --->   "%aug_12_V_load_1 = load i22* %aug_12_V_addr_2, align 4" [inver_aug.cpp:53]   --->   Operation 337 'load' 'aug_12_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_8 : Operation 338 [1/2] (0.79ns)   --->   "%aug_13_V_load_1 = load i22* %aug_13_V_addr_2, align 4" [inver_aug.cpp:53]   --->   Operation 338 'load' 'aug_13_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_8 : Operation 339 [1/2] (0.79ns)   --->   "%aug_14_V_load_1 = load i22* %aug_14_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 339 'load' 'aug_14_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_8 : Operation 340 [1/2] (0.79ns)   --->   "%aug_15_V_load_1 = load i22* %aug_15_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 340 'load' 'aug_15_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_8 : Operation 341 [1/2] (0.79ns)   --->   "%aug_16_V_load_1 = load i22* %aug_16_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 341 'load' 'aug_16_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_8 : Operation 342 [1/2] (0.79ns)   --->   "%aug_17_V_load_1 = load i22* %aug_17_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 342 'load' 'aug_17_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_8 : Operation 343 [1/2] (0.79ns)   --->   "%aug_18_V_load_1 = load i22* %aug_18_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 343 'load' 'aug_18_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_8 : Operation 344 [1/2] (0.79ns)   --->   "%aug_19_V_load_1 = load i22* %aug_19_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 344 'load' 'aug_19_V_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_8 : Operation 345 [1/1] (0.88ns)   --->   "%p_Val2_s = call i22 @_ssdm_op_Mux.ap_auto.20i22.i5(i22 %aug_0_V_load_2, i22 %aug_1_V_load_2, i22 %aug_2_V_load_2, i22 %aug_3_V_load_2, i22 %aug_4_V_load_2, i22 %aug_5_V_load_2, i22 %aug_6_V_load_2, i22 %aug_7_V_load_2, i22 %aug_8_V_load_2, i22 %aug_9_V_load_2, i22 %aug_10_V_load_1, i22 %aug_11_V_load_1, i22 %aug_12_V_load_1, i22 %aug_13_V_load_1, i22 %aug_14_V_load_1, i22 %aug_15_V_load_1, i22 %aug_16_V_load_1, i22 %aug_17_V_load_1, i22 %aug_18_V_load_1, i22 %aug_19_V_load_1, i5 %j_2)" [inver_aug.cpp:53]   --->   Operation 345 'mux' 'p_Val2_s' <Predicate = true> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 346 [1/1] (0.00ns)   --->   "%t_V = call i36 @_ssdm_op_BitConcatenate.i36.i22.i14(i22 %p_Val2_s, i14 0)" [inver_aug.cpp:53]   --->   Operation 346 'bitconcatenate' 't_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 347 [40/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 347 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 1.71>
ST_9 : Operation 348 [39/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 348 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 1.71>
ST_10 : Operation 349 [38/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 349 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 1.71>
ST_11 : Operation 350 [37/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 350 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 1.71>
ST_12 : Operation 351 [36/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 351 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 1.71>
ST_13 : Operation 352 [35/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 352 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 1.71>
ST_14 : Operation 353 [34/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 353 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 1.71>
ST_15 : Operation 354 [33/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 354 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 1.71>
ST_16 : Operation 355 [32/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 355 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 1.71>
ST_17 : Operation 356 [31/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 356 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 1.71>
ST_18 : Operation 357 [30/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 357 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 1.71>
ST_19 : Operation 358 [29/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 358 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 1.71>
ST_20 : Operation 359 [28/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 359 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 1.71>
ST_21 : Operation 360 [27/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 360 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 1.71>
ST_22 : Operation 361 [26/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 361 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 1.71>
ST_23 : Operation 362 [25/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 362 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 22> <Delay = 1.71>
ST_24 : Operation 363 [24/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 363 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 23> <Delay = 1.71>
ST_25 : Operation 364 [23/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 364 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 24> <Delay = 1.71>
ST_26 : Operation 365 [22/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 365 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 25> <Delay = 1.71>
ST_27 : Operation 366 [21/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 366 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 26> <Delay = 1.71>
ST_28 : Operation 367 [20/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 367 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 1.71>
ST_29 : Operation 368 [19/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 368 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 1.71>
ST_30 : Operation 369 [18/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 369 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 1.71>
ST_31 : Operation 370 [17/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 370 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 1.71>
ST_32 : Operation 371 [16/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 371 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 1.71>
ST_33 : Operation 372 [15/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 372 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 1.71>
ST_34 : Operation 373 [14/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 373 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 33> <Delay = 1.71>
ST_35 : Operation 374 [13/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 374 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 34> <Delay = 1.71>
ST_36 : Operation 375 [12/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 375 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 35> <Delay = 1.71>
ST_37 : Operation 376 [11/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 376 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 36> <Delay = 1.71>
ST_38 : Operation 377 [10/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 377 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 37> <Delay = 1.71>
ST_39 : Operation 378 [9/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 378 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 38> <Delay = 1.71>
ST_40 : Operation 379 [8/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 379 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 39> <Delay = 1.71>
ST_41 : Operation 380 [7/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 380 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 40> <Delay = 1.71>
ST_42 : Operation 381 [6/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 381 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 41> <Delay = 1.71>
ST_43 : Operation 382 [5/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 382 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 42> <Delay = 1.71>
ST_44 : Operation 383 [4/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 383 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 43> <Delay = 1.71>
ST_45 : Operation 384 [3/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 384 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 44> <Delay = 1.71>
ST_46 : Operation 385 [2/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 385 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 45> <Delay = 2.50>
ST_47 : Operation 386 [1/40] (1.71ns)   --->   "%sdiv_ln1148 = sdiv i36 %t_V, %sext_ln1148" [inver_aug.cpp:53]   --->   Operation 386 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 1.71> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 39> <II = 22> <Delay = 1.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i36 %sdiv_ln1148 to i22" [inver_aug.cpp:53]   --->   Operation 387 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 388 [1/1] (0.87ns)   --->   "switch i5 %j_2, label %branch59 [
    i5 0, label %branch40
    i5 1, label %branch41
    i5 2, label %branch42
    i5 3, label %branch43
    i5 4, label %branch44
    i5 5, label %branch45
    i5 6, label %branch46
    i5 7, label %branch47
    i5 8, label %branch48
    i5 9, label %branch49
    i5 10, label %branch50
    i5 11, label %branch51
    i5 12, label %branch52
    i5 13, label %branch53
    i5 14, label %branch54
    i5 15, label %branch55
    i5 -16, label %branch56
    i5 -15, label %branch57
    i5 -14, label %branch58
  ]" [inver_aug.cpp:53]   --->   Operation 388 'switch' <Predicate = true> <Delay = 0.87>
ST_47 : Operation 389 [1/1] (0.79ns)   --->   "store i22 %trunc_ln703, i22* %aug_18_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 389 'store' <Predicate = (j_2 == 18)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_47 : Operation 390 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi22ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i952" [inver_aug.cpp:53]   --->   Operation 390 'br' <Predicate = (j_2 == 18)> <Delay = 0.00>
ST_47 : Operation 391 [1/1] (0.79ns)   --->   "store i22 %trunc_ln703, i22* %aug_17_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 391 'store' <Predicate = (j_2 == 17)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_47 : Operation 392 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi22ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i952" [inver_aug.cpp:53]   --->   Operation 392 'br' <Predicate = (j_2 == 17)> <Delay = 0.00>
ST_47 : Operation 393 [1/1] (0.79ns)   --->   "store i22 %trunc_ln703, i22* %aug_16_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 393 'store' <Predicate = (j_2 == 16)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_47 : Operation 394 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi22ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i952" [inver_aug.cpp:53]   --->   Operation 394 'br' <Predicate = (j_2 == 16)> <Delay = 0.00>
ST_47 : Operation 395 [1/1] (0.79ns)   --->   "store i22 %trunc_ln703, i22* %aug_15_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 395 'store' <Predicate = (j_2 == 15)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_47 : Operation 396 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi22ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i952" [inver_aug.cpp:53]   --->   Operation 396 'br' <Predicate = (j_2 == 15)> <Delay = 0.00>
ST_47 : Operation 397 [1/1] (0.79ns)   --->   "store i22 %trunc_ln703, i22* %aug_14_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 397 'store' <Predicate = (j_2 == 14)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_47 : Operation 398 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi22ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i952" [inver_aug.cpp:53]   --->   Operation 398 'br' <Predicate = (j_2 == 14)> <Delay = 0.00>
ST_47 : Operation 399 [1/1] (0.79ns)   --->   "store i22 %trunc_ln703, i22* %aug_13_V_addr_2, align 4" [inver_aug.cpp:53]   --->   Operation 399 'store' <Predicate = (j_2 == 13)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_47 : Operation 400 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi22ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i952" [inver_aug.cpp:53]   --->   Operation 400 'br' <Predicate = (j_2 == 13)> <Delay = 0.00>
ST_47 : Operation 401 [1/1] (0.79ns)   --->   "store i22 %trunc_ln703, i22* %aug_12_V_addr_2, align 4" [inver_aug.cpp:53]   --->   Operation 401 'store' <Predicate = (j_2 == 12)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_47 : Operation 402 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi22ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i952" [inver_aug.cpp:53]   --->   Operation 402 'br' <Predicate = (j_2 == 12)> <Delay = 0.00>
ST_47 : Operation 403 [1/1] (0.79ns)   --->   "store i22 %trunc_ln703, i22* %aug_11_V_addr_2, align 4" [inver_aug.cpp:53]   --->   Operation 403 'store' <Predicate = (j_2 == 11)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_47 : Operation 404 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi22ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i952" [inver_aug.cpp:53]   --->   Operation 404 'br' <Predicate = (j_2 == 11)> <Delay = 0.00>
ST_47 : Operation 405 [1/1] (0.79ns)   --->   "store i22 %trunc_ln703, i22* %aug_10_V_addr_2, align 4" [inver_aug.cpp:53]   --->   Operation 405 'store' <Predicate = (j_2 == 10)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_47 : Operation 406 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi22ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i952" [inver_aug.cpp:53]   --->   Operation 406 'br' <Predicate = (j_2 == 10)> <Delay = 0.00>
ST_47 : Operation 407 [1/1] (0.79ns)   --->   "store i22 %trunc_ln703, i22* %aug_9_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 407 'store' <Predicate = (j_2 == 9)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_47 : Operation 408 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi22ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i952" [inver_aug.cpp:53]   --->   Operation 408 'br' <Predicate = (j_2 == 9)> <Delay = 0.00>
ST_47 : Operation 409 [1/1] (0.79ns)   --->   "store i22 %trunc_ln703, i22* %aug_8_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 409 'store' <Predicate = (j_2 == 8)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_47 : Operation 410 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi22ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i952" [inver_aug.cpp:53]   --->   Operation 410 'br' <Predicate = (j_2 == 8)> <Delay = 0.00>
ST_47 : Operation 411 [1/1] (0.79ns)   --->   "store i22 %trunc_ln703, i22* %aug_7_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 411 'store' <Predicate = (j_2 == 7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_47 : Operation 412 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi22ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i952" [inver_aug.cpp:53]   --->   Operation 412 'br' <Predicate = (j_2 == 7)> <Delay = 0.00>
ST_47 : Operation 413 [1/1] (0.79ns)   --->   "store i22 %trunc_ln703, i22* %aug_6_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 413 'store' <Predicate = (j_2 == 6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_47 : Operation 414 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi22ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i952" [inver_aug.cpp:53]   --->   Operation 414 'br' <Predicate = (j_2 == 6)> <Delay = 0.00>
ST_47 : Operation 415 [1/1] (0.79ns)   --->   "store i22 %trunc_ln703, i22* %aug_5_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 415 'store' <Predicate = (j_2 == 5)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_47 : Operation 416 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi22ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i952" [inver_aug.cpp:53]   --->   Operation 416 'br' <Predicate = (j_2 == 5)> <Delay = 0.00>
ST_47 : Operation 417 [1/1] (0.79ns)   --->   "store i22 %trunc_ln703, i22* %aug_4_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 417 'store' <Predicate = (j_2 == 4)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_47 : Operation 418 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi22ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i952" [inver_aug.cpp:53]   --->   Operation 418 'br' <Predicate = (j_2 == 4)> <Delay = 0.00>
ST_47 : Operation 419 [1/1] (0.79ns)   --->   "store i22 %trunc_ln703, i22* %aug_3_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 419 'store' <Predicate = (j_2 == 3)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_47 : Operation 420 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi22ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i952" [inver_aug.cpp:53]   --->   Operation 420 'br' <Predicate = (j_2 == 3)> <Delay = 0.00>
ST_47 : Operation 421 [1/1] (0.79ns)   --->   "store i22 %trunc_ln703, i22* %aug_2_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 421 'store' <Predicate = (j_2 == 2)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_47 : Operation 422 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi22ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i952" [inver_aug.cpp:53]   --->   Operation 422 'br' <Predicate = (j_2 == 2)> <Delay = 0.00>
ST_47 : Operation 423 [1/1] (0.79ns)   --->   "store i22 %trunc_ln703, i22* %aug_1_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 423 'store' <Predicate = (j_2 == 1)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_47 : Operation 424 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi22ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i952" [inver_aug.cpp:53]   --->   Operation 424 'br' <Predicate = (j_2 == 1)> <Delay = 0.00>
ST_47 : Operation 425 [1/1] (0.79ns)   --->   "store i22 %trunc_ln703, i22* %aug_0_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 425 'store' <Predicate = (j_2 == 0)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_47 : Operation 426 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi22ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i952" [inver_aug.cpp:53]   --->   Operation 426 'br' <Predicate = (j_2 == 0)> <Delay = 0.00>
ST_47 : Operation 427 [1/1] (0.79ns)   --->   "store i22 %trunc_ln703, i22* %aug_19_V_addr_1, align 4" [inver_aug.cpp:53]   --->   Operation 427 'store' <Predicate = (j_2 == 31) | (j_2 == 30) | (j_2 == 29) | (j_2 == 28) | (j_2 == 27) | (j_2 == 26) | (j_2 == 25) | (j_2 == 24) | (j_2 == 23) | (j_2 == 22) | (j_2 == 21) | (j_2 == 20) | (j_2 == 19)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_47 : Operation 428 [1/1] (0.00ns)   --->   "br label %_ZNK13ap_fixed_baseILi22ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi22ELi8ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i952" [inver_aug.cpp:53]   --->   Operation 428 'br' <Predicate = (j_2 == 31) | (j_2 == 30) | (j_2 == 29) | (j_2 == 28) | (j_2 == 27) | (j_2 == 26) | (j_2 == 25) | (j_2 == 24) | (j_2 == 23) | (j_2 == 22) | (j_2 == 21) | (j_2 == 20) | (j_2 == 19)> <Delay = 0.00>
ST_47 : Operation 429 [1/1] (0.00ns)   --->   "br label %3" [inver_aug.cpp:52]   --->   Operation 429 'br' <Predicate = true> <Delay = 0.00>

State 48 <SV = 6> <Delay = 0.88>
ST_48 : Operation 430 [1/1] (0.00ns)   --->   "%j_3 = phi i4 [ %j_1, %.loopexit ], [ 0, %.preheader181.preheader ]"   --->   Operation 430 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 431 [1/1] (0.88ns)   --->   "%icmp_ln57 = icmp eq i4 %j_3, -6" [inver_aug.cpp:57]   --->   Operation 431 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 432 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 432 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 433 [1/1] (0.86ns)   --->   "%j_1 = add i4 %j_3, 1" [inver_aug.cpp:57]   --->   Operation 433 'add' 'j_1' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 434 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %Row_Operation_end, label %4" [inver_aug.cpp:57]   --->   Operation 434 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 435 [1/1] (0.88ns)   --->   "%icmp_ln58 = icmp eq i4 %i_1, %j_3" [inver_aug.cpp:58]   --->   Operation 435 'icmp' 'icmp_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 436 [1/1] (0.00ns)   --->   "br i1 %icmp_ln58, label %.loopexit, label %_ifconv" [inver_aug.cpp:58]   --->   Operation 436 'br' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_48 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i4 %j_3 to i64" [inver_aug.cpp:59]   --->   Operation 437 'zext' 'zext_ln59' <Predicate = (!icmp_ln57 & !icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 438 [1/1] (0.00ns)   --->   "%aug_0_V_addr_2 = getelementptr [10 x i22]* %aug_0_V, i64 0, i64 %zext_ln59" [inver_aug.cpp:59]   --->   Operation 438 'getelementptr' 'aug_0_V_addr_2' <Predicate = (!icmp_ln57 & !icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 439 [1/1] (0.00ns)   --->   "%aug_1_V_addr_2 = getelementptr [10 x i22]* %aug_1_V, i64 0, i64 %zext_ln59" [inver_aug.cpp:59]   --->   Operation 439 'getelementptr' 'aug_1_V_addr_2' <Predicate = (!icmp_ln57 & !icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 440 [1/1] (0.00ns)   --->   "%aug_2_V_addr_2 = getelementptr [10 x i22]* %aug_2_V, i64 0, i64 %zext_ln59" [inver_aug.cpp:59]   --->   Operation 440 'getelementptr' 'aug_2_V_addr_2' <Predicate = (!icmp_ln57 & !icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 441 [1/1] (0.00ns)   --->   "%aug_3_V_addr_2 = getelementptr [10 x i22]* %aug_3_V, i64 0, i64 %zext_ln59" [inver_aug.cpp:59]   --->   Operation 441 'getelementptr' 'aug_3_V_addr_2' <Predicate = (!icmp_ln57 & !icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 442 [1/1] (0.00ns)   --->   "%aug_4_V_addr_2 = getelementptr [10 x i22]* %aug_4_V, i64 0, i64 %zext_ln59" [inver_aug.cpp:59]   --->   Operation 442 'getelementptr' 'aug_4_V_addr_2' <Predicate = (!icmp_ln57 & !icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 443 [1/1] (0.00ns)   --->   "%aug_5_V_addr_2 = getelementptr [10 x i22]* %aug_5_V, i64 0, i64 %zext_ln59" [inver_aug.cpp:59]   --->   Operation 443 'getelementptr' 'aug_5_V_addr_2' <Predicate = (!icmp_ln57 & !icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 444 [1/1] (0.00ns)   --->   "%aug_6_V_addr_2 = getelementptr [10 x i22]* %aug_6_V, i64 0, i64 %zext_ln59" [inver_aug.cpp:59]   --->   Operation 444 'getelementptr' 'aug_6_V_addr_2' <Predicate = (!icmp_ln57 & !icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 445 [1/1] (0.00ns)   --->   "%aug_7_V_addr_2 = getelementptr [10 x i22]* %aug_7_V, i64 0, i64 %zext_ln59" [inver_aug.cpp:59]   --->   Operation 445 'getelementptr' 'aug_7_V_addr_2' <Predicate = (!icmp_ln57 & !icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 446 [1/1] (0.00ns)   --->   "%aug_8_V_addr_2 = getelementptr [10 x i22]* %aug_8_V, i64 0, i64 %zext_ln59" [inver_aug.cpp:59]   --->   Operation 446 'getelementptr' 'aug_8_V_addr_2' <Predicate = (!icmp_ln57 & !icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 447 [1/1] (0.00ns)   --->   "%aug_9_V_addr_2 = getelementptr [10 x i22]* %aug_9_V, i64 0, i64 %zext_ln59" [inver_aug.cpp:59]   --->   Operation 447 'getelementptr' 'aug_9_V_addr_2' <Predicate = (!icmp_ln57 & !icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 448 [2/2] (0.79ns)   --->   "%aug_9_V_load_1 = load i22* %aug_9_V_addr_2, align 4" [inver_aug.cpp:59]   --->   Operation 448 'load' 'aug_9_V_load_1' <Predicate = (!icmp_ln57 & !icmp_ln58 & !icmp_ln203 & !or_ln203_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_48 : Operation 449 [2/2] (0.79ns)   --->   "%aug_0_V_load_1 = load i22* %aug_0_V_addr_2, align 4" [inver_aug.cpp:59]   --->   Operation 449 'load' 'aug_0_V_load_1' <Predicate = (!icmp_ln57 & !icmp_ln58 & icmp_ln203 & !or_ln203_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_48 : Operation 450 [2/2] (0.79ns)   --->   "%aug_1_V_load_1 = load i22* %aug_1_V_addr_2, align 4" [inver_aug.cpp:59]   --->   Operation 450 'load' 'aug_1_V_load_1' <Predicate = (!icmp_ln57 & !icmp_ln58 & !icmp_ln203_2 & !or_ln203_2 & !or_ln203_4 & or_ln203_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_48 : Operation 451 [2/2] (0.79ns)   --->   "%aug_2_V_load_1 = load i22* %aug_2_V_addr_2, align 4" [inver_aug.cpp:59]   --->   Operation 451 'load' 'aug_2_V_load_1' <Predicate = (!icmp_ln57 & !icmp_ln58 & icmp_ln203_2 & !or_ln203_2 & !or_ln203_4 & or_ln203_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_48 : Operation 452 [2/2] (0.79ns)   --->   "%aug_3_V_load_1 = load i22* %aug_3_V_addr_2, align 4" [inver_aug.cpp:59]   --->   Operation 452 'load' 'aug_3_V_load_1' <Predicate = (!icmp_ln57 & !icmp_ln58 & !icmp_ln203_4 & or_ln203_2 & !or_ln203_4 & or_ln203_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_48 : Operation 453 [2/2] (0.79ns)   --->   "%aug_4_V_load_1 = load i22* %aug_4_V_addr_2, align 4" [inver_aug.cpp:59]   --->   Operation 453 'load' 'aug_4_V_load_1' <Predicate = (!icmp_ln57 & !icmp_ln58 & icmp_ln203_4 & or_ln203_2 & !or_ln203_4 & or_ln203_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_48 : Operation 454 [2/2] (0.79ns)   --->   "%aug_5_V_load_1 = load i22* %aug_5_V_addr_2, align 4" [inver_aug.cpp:59]   --->   Operation 454 'load' 'aug_5_V_load_1' <Predicate = (!icmp_ln57 & !icmp_ln58 & !icmp_ln203_6 & !or_ln203 & or_ln203_4 & or_ln203_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_48 : Operation 455 [2/2] (0.79ns)   --->   "%aug_6_V_load_1 = load i22* %aug_6_V_addr_2, align 4" [inver_aug.cpp:59]   --->   Operation 455 'load' 'aug_6_V_load_1' <Predicate = (!icmp_ln57 & !icmp_ln58 & icmp_ln203_6 & !or_ln203 & or_ln203_4 & or_ln203_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_48 : Operation 456 [2/2] (0.79ns)   --->   "%aug_7_V_load_1 = load i22* %aug_7_V_addr_2, align 4" [inver_aug.cpp:59]   --->   Operation 456 'load' 'aug_7_V_load_1' <Predicate = (!icmp_ln57 & !icmp_ln58 & !icmp_ln203_8 & or_ln203 & or_ln203_4 & or_ln203_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_48 : Operation 457 [2/2] (0.79ns)   --->   "%aug_8_V_load_1 = load i22* %aug_8_V_addr_2, align 4" [inver_aug.cpp:59]   --->   Operation 457 'load' 'aug_8_V_load_1' <Predicate = (!icmp_ln57 & !icmp_ln58 & icmp_ln203_8 & or_ln203 & or_ln203_4 & or_ln203_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_48 : Operation 458 [1/1] (0.00ns)   --->   "%aug_10_V_addr_3 = getelementptr [10 x i22]* %aug_10_V, i64 0, i64 %zext_ln59" [inver_aug.cpp:61]   --->   Operation 458 'getelementptr' 'aug_10_V_addr_3' <Predicate = (!icmp_ln57 & !icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 459 [1/1] (0.00ns)   --->   "%aug_11_V_addr_3 = getelementptr [10 x i22]* %aug_11_V, i64 0, i64 %zext_ln59" [inver_aug.cpp:61]   --->   Operation 459 'getelementptr' 'aug_11_V_addr_3' <Predicate = (!icmp_ln57 & !icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 460 [1/1] (0.00ns)   --->   "%aug_12_V_addr_3 = getelementptr [10 x i22]* %aug_12_V, i64 0, i64 %zext_ln59" [inver_aug.cpp:61]   --->   Operation 460 'getelementptr' 'aug_12_V_addr_3' <Predicate = (!icmp_ln57 & !icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 461 [1/1] (0.00ns)   --->   "%aug_13_V_addr_3 = getelementptr [10 x i22]* %aug_13_V, i64 0, i64 %zext_ln59" [inver_aug.cpp:61]   --->   Operation 461 'getelementptr' 'aug_13_V_addr_3' <Predicate = (!icmp_ln57 & !icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 462 [1/1] (0.00ns)   --->   "%aug_14_V_addr_3 = getelementptr [10 x i22]* %aug_14_V, i64 0, i64 %zext_ln59" [inver_aug.cpp:61]   --->   Operation 462 'getelementptr' 'aug_14_V_addr_3' <Predicate = (!icmp_ln57 & !icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 463 [1/1] (0.00ns)   --->   "%aug_15_V_addr_3 = getelementptr [10 x i22]* %aug_15_V, i64 0, i64 %zext_ln59" [inver_aug.cpp:61]   --->   Operation 463 'getelementptr' 'aug_15_V_addr_3' <Predicate = (!icmp_ln57 & !icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 464 [1/1] (0.00ns)   --->   "%aug_16_V_addr_3 = getelementptr [10 x i22]* %aug_16_V, i64 0, i64 %zext_ln59" [inver_aug.cpp:61]   --->   Operation 464 'getelementptr' 'aug_16_V_addr_3' <Predicate = (!icmp_ln57 & !icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 465 [1/1] (0.00ns)   --->   "%aug_17_V_addr_3 = getelementptr [10 x i22]* %aug_17_V, i64 0, i64 %zext_ln59" [inver_aug.cpp:61]   --->   Operation 465 'getelementptr' 'aug_17_V_addr_3' <Predicate = (!icmp_ln57 & !icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 466 [1/1] (0.00ns)   --->   "%aug_18_V_addr_3 = getelementptr [10 x i22]* %aug_18_V, i64 0, i64 %zext_ln59" [inver_aug.cpp:61]   --->   Operation 466 'getelementptr' 'aug_18_V_addr_3' <Predicate = (!icmp_ln57 & !icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 467 [1/1] (0.00ns)   --->   "%aug_19_V_addr_3 = getelementptr [10 x i22]* %aug_19_V, i64 0, i64 %zext_ln59" [inver_aug.cpp:61]   --->   Operation 467 'getelementptr' 'aug_19_V_addr_3' <Predicate = (!icmp_ln57 & !icmp_ln58)> <Delay = 0.00>
ST_48 : Operation 468 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str5, i32 %tmp_2)" [inver_aug.cpp:65]   --->   Operation 468 'specregionend' 'empty_12' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_48 : Operation 469 [1/1] (0.00ns)   --->   "br label %.preheader182" [inver_aug.cpp:47]   --->   Operation 469 'br' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 49 <SV = 7> <Delay = 2.53>
ST_49 : Operation 470 [1/2] (0.79ns)   --->   "%aug_9_V_load_1 = load i22* %aug_9_V_addr_2, align 4" [inver_aug.cpp:59]   --->   Operation 470 'load' 'aug_9_V_load_1' <Predicate = (!icmp_ln203 & !or_ln203_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_49 : Operation 471 [1/2] (0.79ns)   --->   "%aug_0_V_load_1 = load i22* %aug_0_V_addr_2, align 4" [inver_aug.cpp:59]   --->   Operation 471 'load' 'aug_0_V_load_1' <Predicate = (icmp_ln203 & !or_ln203_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_49 : Operation 472 [1/2] (0.79ns)   --->   "%aug_1_V_load_1 = load i22* %aug_1_V_addr_2, align 4" [inver_aug.cpp:59]   --->   Operation 472 'load' 'aug_1_V_load_1' <Predicate = (!icmp_ln203_2 & !or_ln203_2 & !or_ln203_4 & or_ln203_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_49 : Operation 473 [1/2] (0.79ns)   --->   "%aug_2_V_load_1 = load i22* %aug_2_V_addr_2, align 4" [inver_aug.cpp:59]   --->   Operation 473 'load' 'aug_2_V_load_1' <Predicate = (icmp_ln203_2 & !or_ln203_2 & !or_ln203_4 & or_ln203_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_49 : Operation 474 [1/2] (0.79ns)   --->   "%aug_3_V_load_1 = load i22* %aug_3_V_addr_2, align 4" [inver_aug.cpp:59]   --->   Operation 474 'load' 'aug_3_V_load_1' <Predicate = (!icmp_ln203_4 & or_ln203_2 & !or_ln203_4 & or_ln203_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_49 : Operation 475 [1/2] (0.79ns)   --->   "%aug_4_V_load_1 = load i22* %aug_4_V_addr_2, align 4" [inver_aug.cpp:59]   --->   Operation 475 'load' 'aug_4_V_load_1' <Predicate = (icmp_ln203_4 & or_ln203_2 & !or_ln203_4 & or_ln203_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_49 : Operation 476 [1/2] (0.79ns)   --->   "%aug_5_V_load_1 = load i22* %aug_5_V_addr_2, align 4" [inver_aug.cpp:59]   --->   Operation 476 'load' 'aug_5_V_load_1' <Predicate = (!icmp_ln203_6 & !or_ln203 & or_ln203_4 & or_ln203_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_49 : Operation 477 [1/2] (0.79ns)   --->   "%aug_6_V_load_1 = load i22* %aug_6_V_addr_2, align 4" [inver_aug.cpp:59]   --->   Operation 477 'load' 'aug_6_V_load_1' <Predicate = (icmp_ln203_6 & !or_ln203 & or_ln203_4 & or_ln203_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_49 : Operation 478 [1/2] (0.79ns)   --->   "%aug_7_V_load_1 = load i22* %aug_7_V_addr_2, align 4" [inver_aug.cpp:59]   --->   Operation 478 'load' 'aug_7_V_load_1' <Predicate = (!icmp_ln203_8 & or_ln203 & or_ln203_4 & or_ln203_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_49 : Operation 479 [1/2] (0.79ns)   --->   "%aug_8_V_load_1 = load i22* %aug_8_V_addr_2, align 4" [inver_aug.cpp:59]   --->   Operation 479 'load' 'aug_8_V_load_1' <Predicate = (icmp_ln203_8 & or_ln203 & or_ln203_4 & or_ln203_6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_49 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node select_ln203_5)   --->   "%select_ln203 = select i1 %icmp_ln203_8, i22 %aug_8_V_load_1, i22 %aug_7_V_load_1" [inver_aug.cpp:59]   --->   Operation 480 'select' 'select_ln203' <Predicate = (or_ln203 & or_ln203_4 & or_ln203_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 481 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln203_1 = select i1 %icmp_ln203_6, i22 %aug_6_V_load_1, i22 %aug_5_V_load_1" [inver_aug.cpp:59]   --->   Operation 481 'select' 'select_ln203_1' <Predicate = (!or_ln203 & or_ln203_4 & or_ln203_6)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node select_ln203_6)   --->   "%select_ln203_2 = select i1 %icmp_ln203_4, i22 %aug_4_V_load_1, i22 %aug_3_V_load_1" [inver_aug.cpp:59]   --->   Operation 482 'select' 'select_ln203_2' <Predicate = (or_ln203_2 & !or_ln203_4 & or_ln203_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 483 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln203_3 = select i1 %icmp_ln203_2, i22 %aug_2_V_load_1, i22 %aug_1_V_load_1" [inver_aug.cpp:59]   --->   Operation 483 'select' 'select_ln203_3' <Predicate = (!or_ln203_2 & !or_ln203_4 & or_ln203_6)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node temp_V_1)   --->   "%select_ln203_4 = select i1 %icmp_ln203, i22 %aug_0_V_load_1, i22 %aug_9_V_load_1" [inver_aug.cpp:59]   --->   Operation 484 'select' 'select_ln203_4' <Predicate = (!or_ln203_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 485 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln203_5 = select i1 %or_ln203, i22 %select_ln203, i22 %select_ln203_1" [inver_aug.cpp:59]   --->   Operation 485 'select' 'select_ln203_5' <Predicate = (or_ln203_4 & or_ln203_6)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 486 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln203_6 = select i1 %or_ln203_2, i22 %select_ln203_2, i22 %select_ln203_3" [inver_aug.cpp:59]   --->   Operation 486 'select' 'select_ln203_6' <Predicate = (!or_ln203_4 & or_ln203_6)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 487 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln203_7 = select i1 %or_ln203_4, i22 %select_ln203_5, i22 %select_ln203_6" [inver_aug.cpp:59]   --->   Operation 487 'select' 'select_ln203_7' <Predicate = (or_ln203_6)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 488 [1/1] (0.43ns) (out node of the LUT)   --->   "%temp_V_1 = select i1 %or_ln203_6, i22 %select_ln203_7, i22 %select_ln203_4" [inver_aug.cpp:59]   --->   Operation 488 'select' 'temp_V_1' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln1193 = sext i22 %temp_V_1 to i36" [inver_aug.cpp:61]   --->   Operation 489 'sext' 'sext_ln1193' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 490 [1/1] (0.75ns)   --->   "br label %5" [inver_aug.cpp:60]   --->   Operation 490 'br' <Predicate = true> <Delay = 0.75>

State 50 <SV = 8> <Delay = 0.87>
ST_50 : Operation 491 [1/1] (0.00ns)   --->   "%k_0 = phi i5 [ 0, %_ifconv ], [ %k, %_ZN13ap_fixed_baseILi45ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi22ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i870 ]"   --->   Operation 491 'phi' 'k_0' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_50 : Operation 492 [1/1] (0.87ns)   --->   "%icmp_ln60 = icmp eq i5 %k_0, -12" [inver_aug.cpp:60]   --->   Operation 492 'icmp' 'icmp_ln60' <Predicate = (!icmp_ln58)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 493 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 493 'speclooptripcount' 'empty_11' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_50 : Operation 494 [1/1] (0.87ns)   --->   "%k = add i5 %k_0, 1" [inver_aug.cpp:60]   --->   Operation 494 'add' 'k' <Predicate = (!icmp_ln58)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 495 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %.loopexit.loopexit, label %_ZN13ap_fixed_baseILi45ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi22ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [inver_aug.cpp:60]   --->   Operation 495 'br' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_50 : Operation 496 [2/2] (0.79ns)   --->   "%aug_0_V_load_3 = load i22* %aug_0_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 496 'load' 'aug_0_V_load_3' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 497 [2/2] (0.79ns)   --->   "%aug_1_V_load_3 = load i22* %aug_1_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 497 'load' 'aug_1_V_load_3' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 498 [2/2] (0.79ns)   --->   "%aug_2_V_load_3 = load i22* %aug_2_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 498 'load' 'aug_2_V_load_3' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 499 [2/2] (0.79ns)   --->   "%aug_3_V_load_3 = load i22* %aug_3_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 499 'load' 'aug_3_V_load_3' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 500 [2/2] (0.79ns)   --->   "%aug_4_V_load_3 = load i22* %aug_4_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 500 'load' 'aug_4_V_load_3' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 501 [2/2] (0.79ns)   --->   "%aug_5_V_load_3 = load i22* %aug_5_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 501 'load' 'aug_5_V_load_3' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 502 [2/2] (0.79ns)   --->   "%aug_6_V_load_3 = load i22* %aug_6_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 502 'load' 'aug_6_V_load_3' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 503 [2/2] (0.79ns)   --->   "%aug_7_V_load_3 = load i22* %aug_7_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 503 'load' 'aug_7_V_load_3' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 504 [2/2] (0.79ns)   --->   "%aug_8_V_load_3 = load i22* %aug_8_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 504 'load' 'aug_8_V_load_3' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 505 [2/2] (0.79ns)   --->   "%aug_9_V_load_3 = load i22* %aug_9_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 505 'load' 'aug_9_V_load_3' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 506 [2/2] (0.79ns)   --->   "%aug_10_V_load_2 = load i22* %aug_10_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 506 'load' 'aug_10_V_load_2' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 507 [2/2] (0.79ns)   --->   "%aug_11_V_load_2 = load i22* %aug_11_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 507 'load' 'aug_11_V_load_2' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 508 [2/2] (0.79ns)   --->   "%aug_12_V_load_2 = load i22* %aug_12_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 508 'load' 'aug_12_V_load_2' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 509 [2/2] (0.79ns)   --->   "%aug_13_V_load_2 = load i22* %aug_13_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 509 'load' 'aug_13_V_load_2' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 510 [2/2] (0.79ns)   --->   "%aug_14_V_load_2 = load i22* %aug_14_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 510 'load' 'aug_14_V_load_2' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 511 [2/2] (0.79ns)   --->   "%aug_15_V_load_2 = load i22* %aug_15_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 511 'load' 'aug_15_V_load_2' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 512 [2/2] (0.79ns)   --->   "%aug_16_V_load_2 = load i22* %aug_16_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 512 'load' 'aug_16_V_load_2' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 513 [2/2] (0.79ns)   --->   "%aug_17_V_load_2 = load i22* %aug_17_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 513 'load' 'aug_17_V_load_2' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 514 [2/2] (0.79ns)   --->   "%aug_18_V_load_2 = load i22* %aug_18_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 514 'load' 'aug_18_V_load_2' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 515 [2/2] (0.79ns)   --->   "%aug_19_V_load_2 = load i22* %aug_19_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 515 'load' 'aug_19_V_load_2' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 516 [2/2] (0.79ns)   --->   "%aug_0_V_load_4 = load i22* %aug_0_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 516 'load' 'aug_0_V_load_4' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 517 [2/2] (0.79ns)   --->   "%aug_1_V_load_4 = load i22* %aug_1_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 517 'load' 'aug_1_V_load_4' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 518 [2/2] (0.79ns)   --->   "%aug_2_V_load_4 = load i22* %aug_2_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 518 'load' 'aug_2_V_load_4' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 519 [2/2] (0.79ns)   --->   "%aug_3_V_load_4 = load i22* %aug_3_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 519 'load' 'aug_3_V_load_4' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 520 [2/2] (0.79ns)   --->   "%aug_4_V_load_4 = load i22* %aug_4_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 520 'load' 'aug_4_V_load_4' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 521 [2/2] (0.79ns)   --->   "%aug_5_V_load_4 = load i22* %aug_5_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 521 'load' 'aug_5_V_load_4' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 522 [2/2] (0.79ns)   --->   "%aug_6_V_load_4 = load i22* %aug_6_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 522 'load' 'aug_6_V_load_4' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 523 [2/2] (0.79ns)   --->   "%aug_7_V_load_4 = load i22* %aug_7_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 523 'load' 'aug_7_V_load_4' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 524 [2/2] (0.79ns)   --->   "%aug_8_V_load_4 = load i22* %aug_8_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 524 'load' 'aug_8_V_load_4' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 525 [2/2] (0.79ns)   --->   "%aug_9_V_load_4 = load i22* %aug_9_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 525 'load' 'aug_9_V_load_4' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 526 [2/2] (0.79ns)   --->   "%aug_10_V_load_3 = load i22* %aug_10_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 526 'load' 'aug_10_V_load_3' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 527 [2/2] (0.79ns)   --->   "%aug_11_V_load_3 = load i22* %aug_11_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 527 'load' 'aug_11_V_load_3' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 528 [2/2] (0.79ns)   --->   "%aug_12_V_load_3 = load i22* %aug_12_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 528 'load' 'aug_12_V_load_3' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 529 [2/2] (0.79ns)   --->   "%aug_13_V_load_3 = load i22* %aug_13_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 529 'load' 'aug_13_V_load_3' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 530 [2/2] (0.79ns)   --->   "%aug_14_V_load_3 = load i22* %aug_14_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 530 'load' 'aug_14_V_load_3' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 531 [2/2] (0.79ns)   --->   "%aug_15_V_load_3 = load i22* %aug_15_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 531 'load' 'aug_15_V_load_3' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 532 [2/2] (0.79ns)   --->   "%aug_16_V_load_3 = load i22* %aug_16_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 532 'load' 'aug_16_V_load_3' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 533 [2/2] (0.79ns)   --->   "%aug_17_V_load_3 = load i22* %aug_17_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 533 'load' 'aug_17_V_load_3' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 534 [2/2] (0.79ns)   --->   "%aug_18_V_load_3 = load i22* %aug_18_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 534 'load' 'aug_18_V_load_3' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 535 [2/2] (0.79ns)   --->   "%aug_19_V_load_3 = load i22* %aug_19_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 535 'load' 'aug_19_V_load_3' <Predicate = (!icmp_ln58 & !icmp_ln60)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_50 : Operation 536 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 536 'br' <Predicate = (!icmp_ln58 & icmp_ln60)> <Delay = 0.00>
ST_50 : Operation 537 [1/1] (0.00ns)   --->   "br label %.preheader181" [inver_aug.cpp:57]   --->   Operation 537 'br' <Predicate = (icmp_ln60) | (icmp_ln58)> <Delay = 0.00>

State 51 <SV = 9> <Delay = 6.92>
ST_51 : Operation 538 [1/2] (0.79ns)   --->   "%aug_0_V_load_3 = load i22* %aug_0_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 538 'load' 'aug_0_V_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 539 [1/2] (0.79ns)   --->   "%aug_1_V_load_3 = load i22* %aug_1_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 539 'load' 'aug_1_V_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 540 [1/2] (0.79ns)   --->   "%aug_2_V_load_3 = load i22* %aug_2_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 540 'load' 'aug_2_V_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 541 [1/2] (0.79ns)   --->   "%aug_3_V_load_3 = load i22* %aug_3_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 541 'load' 'aug_3_V_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 542 [1/2] (0.79ns)   --->   "%aug_4_V_load_3 = load i22* %aug_4_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 542 'load' 'aug_4_V_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 543 [1/2] (0.79ns)   --->   "%aug_5_V_load_3 = load i22* %aug_5_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 543 'load' 'aug_5_V_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 544 [1/2] (0.79ns)   --->   "%aug_6_V_load_3 = load i22* %aug_6_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 544 'load' 'aug_6_V_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 545 [1/2] (0.79ns)   --->   "%aug_7_V_load_3 = load i22* %aug_7_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 545 'load' 'aug_7_V_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 546 [1/2] (0.79ns)   --->   "%aug_8_V_load_3 = load i22* %aug_8_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 546 'load' 'aug_8_V_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 547 [1/2] (0.79ns)   --->   "%aug_9_V_load_3 = load i22* %aug_9_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 547 'load' 'aug_9_V_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 548 [1/2] (0.79ns)   --->   "%aug_10_V_load_2 = load i22* %aug_10_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 548 'load' 'aug_10_V_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 549 [1/2] (0.79ns)   --->   "%aug_11_V_load_2 = load i22* %aug_11_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 549 'load' 'aug_11_V_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 550 [1/2] (0.79ns)   --->   "%aug_12_V_load_2 = load i22* %aug_12_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 550 'load' 'aug_12_V_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 551 [1/2] (0.79ns)   --->   "%aug_13_V_load_2 = load i22* %aug_13_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 551 'load' 'aug_13_V_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 552 [1/2] (0.79ns)   --->   "%aug_14_V_load_2 = load i22* %aug_14_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 552 'load' 'aug_14_V_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 553 [1/2] (0.79ns)   --->   "%aug_15_V_load_2 = load i22* %aug_15_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 553 'load' 'aug_15_V_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 554 [1/2] (0.79ns)   --->   "%aug_16_V_load_2 = load i22* %aug_16_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 554 'load' 'aug_16_V_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 555 [1/2] (0.79ns)   --->   "%aug_17_V_load_2 = load i22* %aug_17_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 555 'load' 'aug_17_V_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 556 [1/2] (0.79ns)   --->   "%aug_18_V_load_2 = load i22* %aug_18_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 556 'load' 'aug_18_V_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 557 [1/2] (0.79ns)   --->   "%aug_19_V_load_2 = load i22* %aug_19_V_addr_1, align 4" [inver_aug.cpp:61]   --->   Operation 557 'load' 'aug_19_V_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 558 [1/1] (0.88ns)   --->   "%tmp_s = call i22 @_ssdm_op_Mux.ap_auto.20i22.i5(i22 %aug_0_V_load_3, i22 %aug_1_V_load_3, i22 %aug_2_V_load_3, i22 %aug_3_V_load_3, i22 %aug_4_V_load_3, i22 %aug_5_V_load_3, i22 %aug_6_V_load_3, i22 %aug_7_V_load_3, i22 %aug_8_V_load_3, i22 %aug_9_V_load_3, i22 %aug_10_V_load_2, i22 %aug_11_V_load_2, i22 %aug_12_V_load_2, i22 %aug_13_V_load_2, i22 %aug_14_V_load_2, i22 %aug_15_V_load_2, i22 %aug_16_V_load_2, i22 %aug_17_V_load_2, i22 %aug_18_V_load_2, i22 %aug_19_V_load_2, i5 %k_0)" [inver_aug.cpp:61]   --->   Operation 558 'mux' 'tmp_s' <Predicate = true> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i22 %tmp_s to i36" [inver_aug.cpp:61]   --->   Operation 559 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 560 [1/1] (3.24ns)   --->   "%mul_ln1193 = mul i36 %sext_ln1193_1, %sext_ln1193" [inver_aug.cpp:61]   --->   Operation 560 'mul' 'mul_ln1193' <Predicate = true> <Delay = 3.24> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 561 [1/2] (0.79ns)   --->   "%aug_0_V_load_4 = load i22* %aug_0_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 561 'load' 'aug_0_V_load_4' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 562 [1/2] (0.79ns)   --->   "%aug_1_V_load_4 = load i22* %aug_1_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 562 'load' 'aug_1_V_load_4' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 563 [1/2] (0.79ns)   --->   "%aug_2_V_load_4 = load i22* %aug_2_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 563 'load' 'aug_2_V_load_4' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 564 [1/2] (0.79ns)   --->   "%aug_3_V_load_4 = load i22* %aug_3_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 564 'load' 'aug_3_V_load_4' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 565 [1/2] (0.79ns)   --->   "%aug_4_V_load_4 = load i22* %aug_4_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 565 'load' 'aug_4_V_load_4' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 566 [1/2] (0.79ns)   --->   "%aug_5_V_load_4 = load i22* %aug_5_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 566 'load' 'aug_5_V_load_4' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 567 [1/2] (0.79ns)   --->   "%aug_6_V_load_4 = load i22* %aug_6_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 567 'load' 'aug_6_V_load_4' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 568 [1/2] (0.79ns)   --->   "%aug_7_V_load_4 = load i22* %aug_7_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 568 'load' 'aug_7_V_load_4' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 569 [1/2] (0.79ns)   --->   "%aug_8_V_load_4 = load i22* %aug_8_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 569 'load' 'aug_8_V_load_4' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 570 [1/2] (0.79ns)   --->   "%aug_9_V_load_4 = load i22* %aug_9_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 570 'load' 'aug_9_V_load_4' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 571 [1/2] (0.79ns)   --->   "%aug_10_V_load_3 = load i22* %aug_10_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 571 'load' 'aug_10_V_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 572 [1/2] (0.79ns)   --->   "%aug_11_V_load_3 = load i22* %aug_11_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 572 'load' 'aug_11_V_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 573 [1/2] (0.79ns)   --->   "%aug_12_V_load_3 = load i22* %aug_12_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 573 'load' 'aug_12_V_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 574 [1/2] (0.79ns)   --->   "%aug_13_V_load_3 = load i22* %aug_13_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 574 'load' 'aug_13_V_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 575 [1/2] (0.79ns)   --->   "%aug_14_V_load_3 = load i22* %aug_14_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 575 'load' 'aug_14_V_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 576 [1/2] (0.79ns)   --->   "%aug_15_V_load_3 = load i22* %aug_15_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 576 'load' 'aug_15_V_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 577 [1/2] (0.79ns)   --->   "%aug_16_V_load_3 = load i22* %aug_16_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 577 'load' 'aug_16_V_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 578 [1/2] (0.79ns)   --->   "%aug_17_V_load_3 = load i22* %aug_17_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 578 'load' 'aug_17_V_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 579 [1/2] (0.79ns)   --->   "%aug_18_V_load_3 = load i22* %aug_18_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 579 'load' 'aug_18_V_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 580 [1/2] (0.79ns)   --->   "%aug_19_V_load_3 = load i22* %aug_19_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 580 'load' 'aug_19_V_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 581 [1/1] (0.88ns)   --->   "%p_Val2_1 = call i22 @_ssdm_op_Mux.ap_auto.20i22.i5(i22 %aug_0_V_load_4, i22 %aug_1_V_load_4, i22 %aug_2_V_load_4, i22 %aug_3_V_load_4, i22 %aug_4_V_load_4, i22 %aug_5_V_load_4, i22 %aug_6_V_load_4, i22 %aug_7_V_load_4, i22 %aug_8_V_load_4, i22 %aug_9_V_load_4, i22 %aug_10_V_load_3, i22 %aug_11_V_load_3, i22 %aug_12_V_load_3, i22 %aug_13_V_load_3, i22 %aug_14_V_load_3, i22 %aug_15_V_load_3, i22 %aug_16_V_load_3, i22 %aug_17_V_load_3, i22 %aug_18_V_load_3, i22 %aug_19_V_load_3, i5 %k_0)" [inver_aug.cpp:61]   --->   Operation 581 'mux' 'p_Val2_1' <Predicate = true> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 582 [1/1] (0.00ns)   --->   "%lhs_V = call i36 @_ssdm_op_BitConcatenate.i36.i22.i14(i22 %p_Val2_1, i14 0)" [inver_aug.cpp:61]   --->   Operation 582 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 583 [1/1] (1.21ns)   --->   "%ret_V = sub i36 %lhs_V, %mul_ln1193" [inver_aug.cpp:61]   --->   Operation 583 'sub' 'ret_V' <Predicate = true> <Delay = 1.21> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i22 @_ssdm_op_PartSelect.i22.i36.i32.i32(i36 %ret_V, i32 14, i32 35)" [inver_aug.cpp:61]   --->   Operation 584 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 585 [1/1] (0.87ns)   --->   "switch i5 %k_0, label %branch19 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
  ]" [inver_aug.cpp:61]   --->   Operation 585 'switch' <Predicate = true> <Delay = 0.87>
ST_51 : Operation 586 [1/1] (0.79ns)   --->   "store i22 %trunc_ln2, i22* %aug_18_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 586 'store' <Predicate = (k_0 == 18)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 587 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi45ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi22ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i870" [inver_aug.cpp:61]   --->   Operation 587 'br' <Predicate = (k_0 == 18)> <Delay = 0.00>
ST_51 : Operation 588 [1/1] (0.79ns)   --->   "store i22 %trunc_ln2, i22* %aug_17_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 588 'store' <Predicate = (k_0 == 17)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 589 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi45ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi22ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i870" [inver_aug.cpp:61]   --->   Operation 589 'br' <Predicate = (k_0 == 17)> <Delay = 0.00>
ST_51 : Operation 590 [1/1] (0.79ns)   --->   "store i22 %trunc_ln2, i22* %aug_16_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 590 'store' <Predicate = (k_0 == 16)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 591 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi45ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi22ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i870" [inver_aug.cpp:61]   --->   Operation 591 'br' <Predicate = (k_0 == 16)> <Delay = 0.00>
ST_51 : Operation 592 [1/1] (0.79ns)   --->   "store i22 %trunc_ln2, i22* %aug_15_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 592 'store' <Predicate = (k_0 == 15)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 593 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi45ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi22ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i870" [inver_aug.cpp:61]   --->   Operation 593 'br' <Predicate = (k_0 == 15)> <Delay = 0.00>
ST_51 : Operation 594 [1/1] (0.79ns)   --->   "store i22 %trunc_ln2, i22* %aug_14_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 594 'store' <Predicate = (k_0 == 14)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 595 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi45ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi22ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i870" [inver_aug.cpp:61]   --->   Operation 595 'br' <Predicate = (k_0 == 14)> <Delay = 0.00>
ST_51 : Operation 596 [1/1] (0.79ns)   --->   "store i22 %trunc_ln2, i22* %aug_13_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 596 'store' <Predicate = (k_0 == 13)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 597 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi45ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi22ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i870" [inver_aug.cpp:61]   --->   Operation 597 'br' <Predicate = (k_0 == 13)> <Delay = 0.00>
ST_51 : Operation 598 [1/1] (0.79ns)   --->   "store i22 %trunc_ln2, i22* %aug_12_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 598 'store' <Predicate = (k_0 == 12)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 599 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi45ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi22ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i870" [inver_aug.cpp:61]   --->   Operation 599 'br' <Predicate = (k_0 == 12)> <Delay = 0.00>
ST_51 : Operation 600 [1/1] (0.79ns)   --->   "store i22 %trunc_ln2, i22* %aug_11_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 600 'store' <Predicate = (k_0 == 11)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 601 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi45ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi22ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i870" [inver_aug.cpp:61]   --->   Operation 601 'br' <Predicate = (k_0 == 11)> <Delay = 0.00>
ST_51 : Operation 602 [1/1] (0.79ns)   --->   "store i22 %trunc_ln2, i22* %aug_10_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 602 'store' <Predicate = (k_0 == 10)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 603 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi45ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi22ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i870" [inver_aug.cpp:61]   --->   Operation 603 'br' <Predicate = (k_0 == 10)> <Delay = 0.00>
ST_51 : Operation 604 [1/1] (0.79ns)   --->   "store i22 %trunc_ln2, i22* %aug_9_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 604 'store' <Predicate = (k_0 == 9)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 605 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi45ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi22ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i870" [inver_aug.cpp:61]   --->   Operation 605 'br' <Predicate = (k_0 == 9)> <Delay = 0.00>
ST_51 : Operation 606 [1/1] (0.79ns)   --->   "store i22 %trunc_ln2, i22* %aug_8_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 606 'store' <Predicate = (k_0 == 8)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 607 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi45ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi22ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i870" [inver_aug.cpp:61]   --->   Operation 607 'br' <Predicate = (k_0 == 8)> <Delay = 0.00>
ST_51 : Operation 608 [1/1] (0.79ns)   --->   "store i22 %trunc_ln2, i22* %aug_7_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 608 'store' <Predicate = (k_0 == 7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 609 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi45ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi22ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i870" [inver_aug.cpp:61]   --->   Operation 609 'br' <Predicate = (k_0 == 7)> <Delay = 0.00>
ST_51 : Operation 610 [1/1] (0.79ns)   --->   "store i22 %trunc_ln2, i22* %aug_6_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 610 'store' <Predicate = (k_0 == 6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 611 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi45ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi22ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i870" [inver_aug.cpp:61]   --->   Operation 611 'br' <Predicate = (k_0 == 6)> <Delay = 0.00>
ST_51 : Operation 612 [1/1] (0.79ns)   --->   "store i22 %trunc_ln2, i22* %aug_5_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 612 'store' <Predicate = (k_0 == 5)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 613 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi45ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi22ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i870" [inver_aug.cpp:61]   --->   Operation 613 'br' <Predicate = (k_0 == 5)> <Delay = 0.00>
ST_51 : Operation 614 [1/1] (0.79ns)   --->   "store i22 %trunc_ln2, i22* %aug_4_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 614 'store' <Predicate = (k_0 == 4)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 615 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi45ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi22ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i870" [inver_aug.cpp:61]   --->   Operation 615 'br' <Predicate = (k_0 == 4)> <Delay = 0.00>
ST_51 : Operation 616 [1/1] (0.79ns)   --->   "store i22 %trunc_ln2, i22* %aug_3_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 616 'store' <Predicate = (k_0 == 3)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 617 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi45ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi22ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i870" [inver_aug.cpp:61]   --->   Operation 617 'br' <Predicate = (k_0 == 3)> <Delay = 0.00>
ST_51 : Operation 618 [1/1] (0.79ns)   --->   "store i22 %trunc_ln2, i22* %aug_2_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 618 'store' <Predicate = (k_0 == 2)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 619 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi45ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi22ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i870" [inver_aug.cpp:61]   --->   Operation 619 'br' <Predicate = (k_0 == 2)> <Delay = 0.00>
ST_51 : Operation 620 [1/1] (0.79ns)   --->   "store i22 %trunc_ln2, i22* %aug_1_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 620 'store' <Predicate = (k_0 == 1)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 621 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi45ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi22ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i870" [inver_aug.cpp:61]   --->   Operation 621 'br' <Predicate = (k_0 == 1)> <Delay = 0.00>
ST_51 : Operation 622 [1/1] (0.79ns)   --->   "store i22 %trunc_ln2, i22* %aug_0_V_addr_2, align 4" [inver_aug.cpp:61]   --->   Operation 622 'store' <Predicate = (k_0 == 0)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 623 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi45ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi22ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i870" [inver_aug.cpp:61]   --->   Operation 623 'br' <Predicate = (k_0 == 0)> <Delay = 0.00>
ST_51 : Operation 624 [1/1] (0.79ns)   --->   "store i22 %trunc_ln2, i22* %aug_19_V_addr_3, align 4" [inver_aug.cpp:61]   --->   Operation 624 'store' <Predicate = (k_0 == 31) | (k_0 == 30) | (k_0 == 29) | (k_0 == 28) | (k_0 == 27) | (k_0 == 26) | (k_0 == 25) | (k_0 == 24) | (k_0 == 23) | (k_0 == 22) | (k_0 == 21) | (k_0 == 20) | (k_0 == 19)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_51 : Operation 625 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi45ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi22ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i870" [inver_aug.cpp:61]   --->   Operation 625 'br' <Predicate = (k_0 == 31) | (k_0 == 30) | (k_0 == 29) | (k_0 == 28) | (k_0 == 27) | (k_0 == 26) | (k_0 == 25) | (k_0 == 24) | (k_0 == 23) | (k_0 == 22) | (k_0 == 21) | (k_0 == 20) | (k_0 == 19)> <Delay = 0.00>

State 52 <SV = 10> <Delay = 0.00>
ST_52 : Operation 626 [1/1] (0.00ns)   --->   "br label %5" [inver_aug.cpp:60]   --->   Operation 626 'br' <Predicate = true> <Delay = 0.00>

State 53 <SV = 4> <Delay = 0.88>
ST_53 : Operation 627 [1/1] (0.00ns)   --->   "%i_2 = phi i4 [ %i_3, %Extract_loop ], [ 0, %.preheader.preheader ]"   --->   Operation 627 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 628 [1/1] (0.88ns)   --->   "%icmp_ln69 = icmp eq i4 %i_2, -6" [inver_aug.cpp:69]   --->   Operation 628 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 629 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 629 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 630 [1/1] (0.86ns)   --->   "%i_3 = add i4 %i_2, 1" [inver_aug.cpp:69]   --->   Operation 630 'add' 'i_3' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 631 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %6, label %Extract_loop" [inver_aug.cpp:69]   --->   Operation 631 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i4 %i_2 to i64" [inver_aug.cpp:72]   --->   Operation 632 'zext' 'zext_ln72' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_53 : Operation 633 [1/1] (0.00ns)   --->   "%aug_10_V_addr_1 = getelementptr [10 x i22]* %aug_10_V, i64 0, i64 %zext_ln72" [inver_aug.cpp:72]   --->   Operation 633 'getelementptr' 'aug_10_V_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_53 : Operation 634 [2/2] (0.79ns)   --->   "%aug_10_V_load = load i22* %aug_10_V_addr_1, align 4" [inver_aug.cpp:72]   --->   Operation 634 'load' 'aug_10_V_load' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_53 : Operation 635 [1/1] (0.00ns)   --->   "%aug_11_V_addr = getelementptr [10 x i22]* %aug_11_V, i64 0, i64 %zext_ln72" [inver_aug.cpp:72]   --->   Operation 635 'getelementptr' 'aug_11_V_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_53 : Operation 636 [2/2] (0.79ns)   --->   "%aug_11_V_load = load i22* %aug_11_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 636 'load' 'aug_11_V_load' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_53 : Operation 637 [1/1] (0.00ns)   --->   "%aug_12_V_addr = getelementptr [10 x i22]* %aug_12_V, i64 0, i64 %zext_ln72" [inver_aug.cpp:72]   --->   Operation 637 'getelementptr' 'aug_12_V_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_53 : Operation 638 [2/2] (0.79ns)   --->   "%aug_12_V_load = load i22* %aug_12_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 638 'load' 'aug_12_V_load' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_53 : Operation 639 [1/1] (0.00ns)   --->   "%aug_13_V_addr = getelementptr [10 x i22]* %aug_13_V, i64 0, i64 %zext_ln72" [inver_aug.cpp:72]   --->   Operation 639 'getelementptr' 'aug_13_V_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_53 : Operation 640 [2/2] (0.79ns)   --->   "%aug_13_V_load = load i22* %aug_13_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 640 'load' 'aug_13_V_load' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_53 : Operation 641 [1/1] (0.00ns)   --->   "%aug_14_V_addr = getelementptr [10 x i22]* %aug_14_V, i64 0, i64 %zext_ln72" [inver_aug.cpp:72]   --->   Operation 641 'getelementptr' 'aug_14_V_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_53 : Operation 642 [2/2] (0.79ns)   --->   "%aug_14_V_load = load i22* %aug_14_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 642 'load' 'aug_14_V_load' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_53 : Operation 643 [1/1] (0.00ns)   --->   "%aug_15_V_addr = getelementptr [10 x i22]* %aug_15_V, i64 0, i64 %zext_ln72" [inver_aug.cpp:72]   --->   Operation 643 'getelementptr' 'aug_15_V_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_53 : Operation 644 [2/2] (0.79ns)   --->   "%aug_15_V_load = load i22* %aug_15_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 644 'load' 'aug_15_V_load' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_53 : Operation 645 [1/1] (0.00ns)   --->   "%aug_16_V_addr = getelementptr [10 x i22]* %aug_16_V, i64 0, i64 %zext_ln72" [inver_aug.cpp:72]   --->   Operation 645 'getelementptr' 'aug_16_V_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_53 : Operation 646 [2/2] (0.79ns)   --->   "%aug_16_V_load = load i22* %aug_16_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 646 'load' 'aug_16_V_load' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_53 : Operation 647 [1/1] (0.00ns)   --->   "%aug_17_V_addr = getelementptr [10 x i22]* %aug_17_V, i64 0, i64 %zext_ln72" [inver_aug.cpp:72]   --->   Operation 647 'getelementptr' 'aug_17_V_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_53 : Operation 648 [2/2] (0.79ns)   --->   "%aug_17_V_load = load i22* %aug_17_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 648 'load' 'aug_17_V_load' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_53 : Operation 649 [1/1] (0.00ns)   --->   "%aug_18_V_addr = getelementptr [10 x i22]* %aug_18_V, i64 0, i64 %zext_ln72" [inver_aug.cpp:72]   --->   Operation 649 'getelementptr' 'aug_18_V_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_53 : Operation 650 [2/2] (0.79ns)   --->   "%aug_18_V_load = load i22* %aug_18_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 650 'load' 'aug_18_V_load' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_53 : Operation 651 [1/1] (0.00ns)   --->   "%aug_19_V_addr = getelementptr [10 x i22]* %aug_19_V, i64 0, i64 %zext_ln72" [inver_aug.cpp:72]   --->   Operation 651 'getelementptr' 'aug_19_V_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_53 : Operation 652 [2/2] (0.79ns)   --->   "%aug_19_V_load = load i22* %aug_19_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 652 'load' 'aug_19_V_load' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>

State 54 <SV = 5> <Delay = 1.58>
ST_54 : Operation 653 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [inver_aug.cpp:69]   --->   Operation 653 'specloopname' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_54 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str6)" [inver_aug.cpp:69]   --->   Operation 654 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_54 : Operation 655 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [inver_aug.cpp:70]   --->   Operation 655 'specpipeline' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_54 : Operation 656 [1/2] (0.79ns)   --->   "%aug_10_V_load = load i22* %aug_10_V_addr_1, align 4" [inver_aug.cpp:72]   --->   Operation 656 'load' 'aug_10_V_load' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_54 : Operation 657 [1/1] (0.00ns)   --->   "%B_0_V_addr = getelementptr [10 x i22]* %B_0_V, i64 0, i64 %zext_ln72" [inver_aug.cpp:72]   --->   Operation 657 'getelementptr' 'B_0_V_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_54 : Operation 658 [1/1] (0.79ns)   --->   "store i22 %aug_10_V_load, i22* %B_0_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 658 'store' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_54 : Operation 659 [1/2] (0.79ns)   --->   "%aug_11_V_load = load i22* %aug_11_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 659 'load' 'aug_11_V_load' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_54 : Operation 660 [1/1] (0.00ns)   --->   "%B_1_V_addr = getelementptr [10 x i22]* %B_1_V, i64 0, i64 %zext_ln72" [inver_aug.cpp:72]   --->   Operation 660 'getelementptr' 'B_1_V_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_54 : Operation 661 [1/1] (0.79ns)   --->   "store i22 %aug_11_V_load, i22* %B_1_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 661 'store' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_54 : Operation 662 [1/2] (0.79ns)   --->   "%aug_12_V_load = load i22* %aug_12_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 662 'load' 'aug_12_V_load' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_54 : Operation 663 [1/1] (0.00ns)   --->   "%B_2_V_addr = getelementptr [10 x i22]* %B_2_V, i64 0, i64 %zext_ln72" [inver_aug.cpp:72]   --->   Operation 663 'getelementptr' 'B_2_V_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_54 : Operation 664 [1/1] (0.79ns)   --->   "store i22 %aug_12_V_load, i22* %B_2_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 664 'store' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_54 : Operation 665 [1/2] (0.79ns)   --->   "%aug_13_V_load = load i22* %aug_13_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 665 'load' 'aug_13_V_load' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_54 : Operation 666 [1/1] (0.00ns)   --->   "%B_3_V_addr = getelementptr [10 x i22]* %B_3_V, i64 0, i64 %zext_ln72" [inver_aug.cpp:72]   --->   Operation 666 'getelementptr' 'B_3_V_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_54 : Operation 667 [1/1] (0.79ns)   --->   "store i22 %aug_13_V_load, i22* %B_3_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 667 'store' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_54 : Operation 668 [1/2] (0.79ns)   --->   "%aug_14_V_load = load i22* %aug_14_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 668 'load' 'aug_14_V_load' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_54 : Operation 669 [1/1] (0.00ns)   --->   "%B_4_V_addr = getelementptr [10 x i22]* %B_4_V, i64 0, i64 %zext_ln72" [inver_aug.cpp:72]   --->   Operation 669 'getelementptr' 'B_4_V_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_54 : Operation 670 [1/1] (0.79ns)   --->   "store i22 %aug_14_V_load, i22* %B_4_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 670 'store' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_54 : Operation 671 [1/2] (0.79ns)   --->   "%aug_15_V_load = load i22* %aug_15_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 671 'load' 'aug_15_V_load' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_54 : Operation 672 [1/1] (0.00ns)   --->   "%B_5_V_addr = getelementptr [10 x i22]* %B_5_V, i64 0, i64 %zext_ln72" [inver_aug.cpp:72]   --->   Operation 672 'getelementptr' 'B_5_V_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_54 : Operation 673 [1/1] (0.79ns)   --->   "store i22 %aug_15_V_load, i22* %B_5_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 673 'store' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_54 : Operation 674 [1/2] (0.79ns)   --->   "%aug_16_V_load = load i22* %aug_16_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 674 'load' 'aug_16_V_load' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_54 : Operation 675 [1/1] (0.00ns)   --->   "%B_6_V_addr = getelementptr [10 x i22]* %B_6_V, i64 0, i64 %zext_ln72" [inver_aug.cpp:72]   --->   Operation 675 'getelementptr' 'B_6_V_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_54 : Operation 676 [1/1] (0.79ns)   --->   "store i22 %aug_16_V_load, i22* %B_6_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 676 'store' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_54 : Operation 677 [1/2] (0.79ns)   --->   "%aug_17_V_load = load i22* %aug_17_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 677 'load' 'aug_17_V_load' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_54 : Operation 678 [1/1] (0.00ns)   --->   "%B_7_V_addr = getelementptr [10 x i22]* %B_7_V, i64 0, i64 %zext_ln72" [inver_aug.cpp:72]   --->   Operation 678 'getelementptr' 'B_7_V_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_54 : Operation 679 [1/1] (0.79ns)   --->   "store i22 %aug_17_V_load, i22* %B_7_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 679 'store' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_54 : Operation 680 [1/2] (0.79ns)   --->   "%aug_18_V_load = load i22* %aug_18_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 680 'load' 'aug_18_V_load' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_54 : Operation 681 [1/1] (0.00ns)   --->   "%B_8_V_addr = getelementptr [10 x i22]* %B_8_V, i64 0, i64 %zext_ln72" [inver_aug.cpp:72]   --->   Operation 681 'getelementptr' 'B_8_V_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_54 : Operation 682 [1/1] (0.79ns)   --->   "store i22 %aug_18_V_load, i22* %B_8_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 682 'store' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_54 : Operation 683 [1/2] (0.79ns)   --->   "%aug_19_V_load = load i22* %aug_19_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 683 'load' 'aug_19_V_load' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_54 : Operation 684 [1/1] (0.00ns)   --->   "%B_9_V_addr = getelementptr [10 x i22]* %B_9_V, i64 0, i64 %zext_ln72" [inver_aug.cpp:72]   --->   Operation 684 'getelementptr' 'B_9_V_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_54 : Operation 685 [1/1] (0.79ns)   --->   "store i22 %aug_19_V_load, i22* %B_9_V_addr, align 4" [inver_aug.cpp:72]   --->   Operation 685 'store' <Predicate = (!icmp_ln69)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 10> <RAM>
ST_54 : Operation 686 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str6, i32 %tmp_4)" [inver_aug.cpp:74]   --->   Operation 686 'specregionend' 'empty_14' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_54 : Operation 687 [1/1] (0.00ns)   --->   "br label %.preheader" [inver_aug.cpp:69]   --->   Operation 687 'br' <Predicate = (!icmp_ln69)> <Delay = 0.00>

State 55 <SV = 5> <Delay = 0.00>
ST_55 : Operation 688 [1/1] (0.00ns)   --->   "ret void" [inver_aug.cpp:75]   --->   Operation 688 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', inver_aug.cpp:34) [64]  (0.755 ns)

 <State 2>: 2.09ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', inver_aug.cpp:34) [64]  (0 ns)
	'icmp' operation ('icmp_ln41', inver_aug.cpp:41) [134]  (0.884 ns)
	'select' operation ('select_ln41', inver_aug.cpp:41) [135]  (0.42 ns)
	'store' operation ('store_ln41', inver_aug.cpp:41) of variable 'select_ln41', inver_aug.cpp:41 on array 'aug[10].V', inver_aug.cpp:30 [137]  (0.79 ns)

 <State 3>: 1.58ns
The critical path consists of the following:
	'load' operation ('A_0_load', inver_aug.cpp:37) on array 'A_0' [75]  (0.79 ns)
	'store' operation ('store_ln37', inver_aug.cpp:37) of variable 'shl_ln', inver_aug.cpp:37 on array 'aug[0].V', inver_aug.cpp:30 [79]  (0.79 ns)

 <State 4>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', inver_aug.cpp:47) [179]  (0.755 ns)

 <State 5>: 0.884ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', inver_aug.cpp:47) [179]  (0 ns)
	'icmp' operation ('icmp_ln47', inver_aug.cpp:47) [180]  (0.884 ns)

 <State 6>: 2.77ns
The critical path consists of the following:
	'load' operation ('aug_8_V_load', inver_aug.cpp:51) on array 'aug[8].V', inver_aug.cpp:30 [200]  (0.79 ns)
	multiplexor before 'phi' operation ('temp.V', inver_aug.cpp:51) with incoming values : ('aug_8_V_load', inver_aug.cpp:51) ('aug_7_V_load', inver_aug.cpp:51) ('aug_6_V_load', inver_aug.cpp:51) ('aug_5_V_load', inver_aug.cpp:51) ('aug_4_V_load', inver_aug.cpp:51) ('aug_3_V_load', inver_aug.cpp:51) ('aug_2_V_load', inver_aug.cpp:51) ('aug_1_V_load', inver_aug.cpp:51) ('aug_0_V_load', inver_aug.cpp:51) ('aug_9_V_load', inver_aug.cpp:51) [230]  (1.98 ns)
	'phi' operation ('temp.V', inver_aug.cpp:51) with incoming values : ('aug_8_V_load', inver_aug.cpp:51) ('aug_7_V_load', inver_aug.cpp:51) ('aug_6_V_load', inver_aug.cpp:51) ('aug_5_V_load', inver_aug.cpp:51) ('aug_4_V_load', inver_aug.cpp:51) ('aug_3_V_load', inver_aug.cpp:51) ('aug_2_V_load', inver_aug.cpp:51) ('aug_1_V_load', inver_aug.cpp:51) ('aug_0_V_load', inver_aug.cpp:51) ('aug_9_V_load', inver_aug.cpp:51) [230]  (0 ns)

 <State 7>: 1.88ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln203_7', inver_aug.cpp:59) [345]  (0.884 ns)
	'or' operation ('or_ln203', inver_aug.cpp:59) [347]  (0.331 ns)
	'or' operation ('or_ln203_4', inver_aug.cpp:59) [351]  (0.331 ns)
	'or' operation ('or_ln203_6', inver_aug.cpp:59) [353]  (0.331 ns)

 <State 8>: 3.39ns
The critical path consists of the following:
	'load' operation ('aug_0_V_load_2', inver_aug.cpp:53) on array 'aug[0].V', inver_aug.cpp:30 [250]  (0.79 ns)
	'mux' operation ('__Val2__', inver_aug.cpp:53) [270]  (0.886 ns)
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 9>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 10>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 11>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 12>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 13>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 14>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 15>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 16>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 17>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 18>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 19>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 20>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 21>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 22>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 23>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 24>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 25>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 26>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 27>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 28>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 29>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 30>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 31>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 32>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 33>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 34>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 35>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 36>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 37>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 38>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 39>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 40>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 41>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 42>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 43>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 44>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 45>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 46>: 1.71ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)

 <State 47>: 2.5ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', inver_aug.cpp:53) [272]  (1.71 ns)
	'store' operation ('store_ln53', inver_aug.cpp:53) of variable 'trunc_ln703', inver_aug.cpp:53 on array 'aug[10].V', inver_aug.cpp:30 [300]  (0.79 ns)

 <State 48>: 0.884ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', inver_aug.cpp:57) [356]  (0 ns)
	'icmp' operation ('icmp_ln58', inver_aug.cpp:58) [362]  (0.884 ns)

 <State 49>: 2.54ns
The critical path consists of the following:
	'load' operation ('aug_1_V_load_1', inver_aug.cpp:59) on array 'aug[1].V', inver_aug.cpp:30 [378]  (0.79 ns)
	'select' operation ('select_ln203_3', inver_aug.cpp:59) [389]  (0.437 ns)
	'select' operation ('select_ln203_6', inver_aug.cpp:59) [392]  (0.437 ns)
	'select' operation ('select_ln203_7', inver_aug.cpp:59) [393]  (0.437 ns)
	'select' operation ('temp.V', inver_aug.cpp:59) [394]  (0.437 ns)

 <State 50>: 0.878ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', inver_aug.cpp:60) [408]  (0 ns)
	'add' operation ('k', inver_aug.cpp:60) [411]  (0.878 ns)

 <State 51>: 6.92ns
The critical path consists of the following:
	'load' operation ('aug_0_V_load_3', inver_aug.cpp:61) on array 'aug[0].V', inver_aug.cpp:30 [414]  (0.79 ns)
	'mux' operation ('tmp_s', inver_aug.cpp:61) [434]  (0.886 ns)
	'mul' operation ('mul_ln1193', inver_aug.cpp:61) [436]  (3.24 ns)
	'sub' operation ('ret.V', inver_aug.cpp:61) [459]  (1.22 ns)
	'store' operation ('store_ln61', inver_aug.cpp:61) of variable 'trunc_ln2', inver_aug.cpp:61 on array 'aug[18].V', inver_aug.cpp:30 [463]  (0.79 ns)

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 0.884ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', inver_aug.cpp:69) [534]  (0 ns)
	'icmp' operation ('icmp_ln69', inver_aug.cpp:69) [535]  (0.884 ns)

 <State 54>: 1.58ns
The critical path consists of the following:
	'load' operation ('aug_10_V_load', inver_aug.cpp:72) on array 'aug[10].V', inver_aug.cpp:30 [545]  (0.79 ns)
	'store' operation ('store_ln72', inver_aug.cpp:72) of variable 'aug_10_V_load', inver_aug.cpp:72 on array 'B_0_V' [547]  (0.79 ns)

 <State 55>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
