$date
  Tue Jun 11 23:00:03 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module andgate_tb $end
$var reg 1 ! x $end
$var reg 1 " y $end
$var reg 1 # z $end
$var reg 1 $ result_and $end
$var reg 1 % result_triple $end
$scope module uut_andgate $end
$var reg 1 & x $end
$var reg 1 ' y $end
$var reg 1 ( result $end
$upscope $end
$scope module uut_tripleand $end
$var reg 1 ) x $end
$var reg 1 * y $end
$var reg 1 + z $end
$var reg 1 , result $end
$var reg 1 - intermediate_result $end
$scope module and1 $end
$var reg 1 . x $end
$var reg 1 / y $end
$var reg 1 0 result $end
$upscope $end
$scope module and2 $end
$var reg 1 1 x $end
$var reg 1 2 y $end
$var reg 1 3 result $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
U$
U%
0&
0'
U(
0)
0*
0+
U,
U-
0.
0/
U0
U1
02
U3
#10000000
0$
0%
0(
0,
0-
00
01
03
#20000000
0,
03
#40000000
1#
1+
12
#50000000
0,
03
#80000000
1"
0#
1'
1*
0+
1/
02
#90000000
0(
0,
00
03
#120000000
1#
1+
12
#130000000
0,
03
#160000000
1!
0"
0#
1&
0'
1)
0*
0+
1.
0/
02
#170000000
0(
0,
00
03
#200000000
1#
1+
12
#210000000
0,
03
#240000000
1"
0#
1'
1*
0+
1/
02
#250000000
1$
1(
0,
1-
10
11
03
#260000000
0,
03
#280000000
1#
1+
12
#290000000
1%
1,
13
#320000000
