ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"main_cm4.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.TimerInterruptHandler,"ax",%progbits
  21              		.align	2
  22              		.global	TimerInterruptHandler
  23              		.thumb
  24              		.thumb_func
  25              		.type	TimerInterruptHandler, %function
  26              	TimerInterruptHandler:
  27              	.LFB391:
  28              		.file 1 "main_cm4.c"
   1:main_cm4.c    **** /* ========================================
   2:main_cm4.c    ****  *
   3:main_cm4.c    ****  * Copyright YOUR COMPANY, THE YEAR
   4:main_cm4.c    ****  * All Rights Reserved
   5:main_cm4.c    ****  * UNPUBLISHED, LICENSED SOFTWARE.
   6:main_cm4.c    ****  *
   7:main_cm4.c    ****  * CONFIDENTIAL AND PROPRIETARY INFORMATION
   8:main_cm4.c    ****  * WHICH IS THE PROPERTY OF your company.
   9:main_cm4.c    ****  *
  10:main_cm4.c    ****  * ========================================
  11:main_cm4.c    **** */
  12:main_cm4.c    **** #include "project.h"
  13:main_cm4.c    **** 
  14:main_cm4.c    **** #define DELAY_SHORT (500)
  15:main_cm4.c    **** #define DELAY_LONG (1000)
  16:main_cm4.c    **** #define RED_LED_BLINK_COUNT (8)
  17:main_cm4.c    **** #define BLUE_LED_BLINK_COUNT (4)
  18:main_cm4.c    ****     
  19:main_cm4.c    **** #define LED_ON (0)
  20:main_cm4.c    **** #define LED_OFF (1)
  21:main_cm4.c    ****     
  22:main_cm4.c    **** #define SWITCH_INTR_PRIORITY (3u)
  23:main_cm4.c    ****     
  24:main_cm4.c    **** uint32_t interrupt_flag = false;
  25:main_cm4.c    **** 
  26:main_cm4.c    **** 
  27:main_cm4.c    **** #define TIMER_PERIOD_MSEC 1000U /* Період таймера в мсек */
  28:main_cm4.c    **** 
  29:main_cm4.c    **** void Isr_switch(void)
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 2


  30:main_cm4.c    **** {
  31:main_cm4.c    ****    /* Очищення спрацьованого переривання виводу */
  32:main_cm4.c    ****     Cy_GPIO_ClearInterrupt(KIT_BTN1_PORT, KIT_BTN1_NUM);
  33:main_cm4.c    ****     //NVIC_ClearPendingIRQ(SysInt_Switch_cfg.intrSrc);
  34:main_cm4.c    ****     /* Встановити прапорець переривання */
  35:main_cm4.c    ****     interrupt_flag = true;
  36:main_cm4.c    **** }
  37:main_cm4.c    **** 
  38:main_cm4.c    **** void TimerInterruptHandler(void)
  39:main_cm4.c    ****     {
  29              		.loc 1 39 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              	.LVL0:
  35              	.LBB20:
  36              	.LBB21:
  37              		.file 2 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \file cy_tcpwm.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \version 1.0.1
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * The header file of the TCPWM driver.
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \defgroup group_tcpwm Timer Counter PWM (TCPWM)
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \defgroup group_tcpwm_common  Common
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \defgroup group_tcpwm_counter Timer/Counter (TCPWM)
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \defgroup group_tcpwm_pwm     PWM (TCPWM)
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \defgroup group_tcpwm_quaddec Quadrature Decoder (TCPWM)
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \} */
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /**
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \addtogroup group_tcpwm
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \{
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * 
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * The TCPWM driver is a multifunction driver that implements Timer Counter, 
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * PWM, and Quadrature Decoder functionality using the TCPWM block.
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Each TCPWM block is a collection of counters that can all be triggered 
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * simultaneously. For each function call, the base register address of 
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * the TCPWM being used must be passed first, followed by the index of 
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * the counter you want to touch next. 
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * For some functions, you can manage multiple counters simultaneously. You 
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * provide a bit field representing each counter, rather than the single counter 
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * index). 
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 3


  39:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * The TCPWM supports three operating modes:
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Timer/Counter
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * PWM
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Quadrature Decoder
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \n
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \b Timer/Counter
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Use this mode whenever a specific timing interval or measurement is 
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * needed. Examples include:
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Creating a periodic interrupt for running other system tasks
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Measuring frequency of an input signal
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Measuring pulse width of an input signal
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Measuring time between two external events
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Counting events
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Triggering other system resources after x number events
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Capturing time stamps when events occur
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * The Timer/Counter has the following features:
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * 16- or 32-bit Timer/Counter
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Programmable Period Register
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Programmable Compare Register. Compare value can be swapped with a 
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * buffered compare value on comparison event
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Capture with buffer register
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Count Up, Count Down, or Count Up and Down Counting modes
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Continuous or One Shot Run modes
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Interrupt and Output on Overflow, Underflow, Capture, or Compare 
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Start, Reload, Stop, Capture, and Count Inputs
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \n
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \b PWM
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Use this mode when an output square wave is needed with a specific 
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * period and duty cycle, such as:
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Creating arbitrary square wave outputs
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Driving an LED (changing the brightness)
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Driving Motors (dead time assertion available)
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * The PWM has the following features:
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * 16- or 32-bit Counter
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Two Programmable Period registers that can be swapped
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Two Output Compare registers that can be swapped on overflow and/or 
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * underflow
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Left Aligned, Right Aligned, Center Aligned, and Asymmetric Aligned modes
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Continuous or One Shot run modes
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Pseudo Random mode
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Two PWM outputs with Dead Time insertion, and programmable polarity
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Interrupt and Output on Overflow, Underflow, or Compare 
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Start, Reload, Stop, Swap (Capture), and Count Inputs
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Multiple Components can be synchronized together for applications 
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * such as three phase motor control
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \n
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \b Quadrature \b Decoder
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * A quadrature decoder is used to decode the output of a quadrature encoder. 
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * A quadrature encoder senses the position, velocity, and direction of 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 4


  96:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * an object (for example a rotating axle, or a spinning mouse ball). 
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * A quadrature decoder can also be used for precision measurement of speed, 
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * acceleration, and position of a motor's rotor, or with a rotary switch to 
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * determine user input. \n
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * 
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * The Quadrature Decoder has the following features:
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * 16- or 32-bit Counter
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Counter Resolution of x1, x2, and x4 the frequency of the phiA (Count) and 
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * phiB (Start) inputs
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * Index Input to determine absolute position
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * A positive edge on phiA increments the counter when phiB is 0 and decrements
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * the counter when phiB is 1
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \section group_tcpwm_configuration Configuration Considerations
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * For each mode, the TCPWM driver has a configuration structure, an Init 
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * function, and an Enable function. 
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Provide the configuration parameters in the appropriate structure (see
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Counter \ref group_tcpwm_data_structures_counter, PWM 
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \ref group_tcpwm_data_structures_pwm, or QuadDec 
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \ref group_tcpwm_data_structures_quaddec). 
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Then call the appropriate Init function: 
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \ref Cy_TCPWM_Counter_Init, \ref Cy_TCPWM_PWM_Init, or 
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \ref Cy_TCPWM_QuadDec_Init. Provide the address of the filled structure as a 
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * parameter. To enable the counter, call the appropriate Enable function: 
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \ref Cy_TCPWM_Counter_Enable, \ref Cy_TCPWM_PWM_Enable, or 
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \ref Cy_TCPWM_QuadDec_Enable).
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Many functions work with an individual counter. You can also manage multiple 
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * counters simultaneously for certain functions. These are listed in the 
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \ref group_tcpwm_functions_common 
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * section of the TCPWM. You can enable, disable, or trigger (in various ways) 
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * multiple counters simultaneously. For these functions you provide a bit field 
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * representing each counter in the TCPWM you want to control. You can 
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * represent the bit field as an ORed mask of each counter, like 
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * ((1U << cntNumX) | (1U << cntNumX) | (1U << cntNumX)), where X is the counter 
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * number from 0 to 31.
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \note
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * If none of the input terminals (start, reload(index)) are used, the 
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * software event \ref Cy_TCPWM_TriggerStart or 
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \ref Cy_TCPWM_TriggerReloadOrIndex must be called to start the counting.
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * * If count input terminal is not used, the \ref CY_TCPWM_INPUT_LEVEL macro 
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * should be set for the countInputMode parameter and the \ref CY_TCPWM_INPUT_1 
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * macro should be set for the countInputMode parameter in the configuration 
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * structure of the appropriate mode(Counter 
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \ref group_tcpwm_data_structures_counter, PWM 
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \ref group_tcpwm_data_structures_pwm, or QuadDec 
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \ref group_tcpwm_data_structures_quaddec).
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \section group_tcpwm_more_information More Information
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * For more information on the TCPWM peripheral, refer to the technical 
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * reference manual (TRM).
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \section group_tcpwm_MISRA MISRA-C Compliance 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 5


 153:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * <table class="doxtable">
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *   <tr>
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *     <th>MISRA Rule</th>
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *     <th>Rule Class (Required/Advisory)</th>
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *     <th>Rule Description</th>
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *     <th>Description of Deviation(s)</th>
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *   </tr>
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *   <tr>
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *     <td>14.2</td>
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *     <td>R</td>
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *     <td>All non-null statements shall either: a) have at least one side-effect
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *         however executed, or b) cause control flow to change.</td>
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *     <td>The unused function parameters are cast to void. This statement
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *         has no side-effect and is used to suppress a compiler warning.</td>
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *   </tr>
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * </table>
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \section group_tcpwm_changelog Changelog
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * <table class="doxtable">
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *   <tr>
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *     <td>1.0.1</td>
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *     <td>Added a deviation to the MISRA Compliance section.
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *         Added function-level code snippets.</td>
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *     <td>Documentation update and clarification</td>
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *   </tr>
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *   <tr>
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *     <td>1.0</td>
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *     <td>Initial version</td>
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *     <td></td>
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *   </tr>
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * </table>
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** */
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /** \} group_tcpwm */
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /**
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \addtogroup group_tcpwm_common
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Common API for the Timer Counter PWM Block.
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \{
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \defgroup group_tcpwm_macros_common           Macros
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \defgroup group_tcpwm_functions_common        Functions
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \defgroup group_tcpwm_data_structures_common  Data Structures
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \defgroup group_tcpwm_enums Enumerated Types
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** */
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #if !defined(CY_TCPWM_H)
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_H
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #include <stdint.h>
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #include <stdbool.h>
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #include <stddef.h>
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #include "syslib/cy_syslib.h"
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #include "cy_device_headers.h"
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #ifndef CY_IP_MXTCPWM
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 6


 210:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h ****     #error "The TCPWM driver is not supported on this device"
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #endif
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #if defined(__cplusplus)
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** extern "C" {
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #endif
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /**
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \addtogroup group_tcpwm_macros_common
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \{
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** */
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /** Driver major version */
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_DRV_VERSION_MAJOR       1
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /** Driver minor version */
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_DRV_VERSION_MINOR       0
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /******************************************************************************
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * API Constants
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** ******************************************************************************/
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /** TCPWM driver identifier */
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_ID                     (CY_PDL_DRV_ID(0x2DU))
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /** \defgroup group_tcpwm_input_selection  TCPWM Input Selection
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \{
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Selects which input to use
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** */
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_INPUT_0                (0U)  /**< Input is tied to logic 0 */
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_INPUT_1                (1U)  /**< Input is tied to logic 1 */
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_INPUT_TRIG_0           (2U)  /**< Input is connected to the trigger input 0 */
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_INPUT_TRIG_1           (3U)  /**< Input is connected to the trigger input 1 */
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_INPUT_TRIG_2           (4U)  /**< Input is connected to the trigger input 2 */
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_INPUT_TRIG_3           (5U)  /**< Input is connected to the trigger input 3 */
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_INPUT_TRIG_4           (6U)  /**< Input is connected to the trigger input 4 */
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_INPUT_TRIG_5           (7U)  /**< Input is connected to the trigger input 5 */
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_INPUT_TRIG_6           (8U)  /**< Input is connected to the trigger input 6 */
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_INPUT_TRIG_7           (9U)  /**< Input is connected to the trigger input 7 */
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_INPUT_TRIG_8           (10U) /**< Input is connected to the trigger input 8 */
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_INPUT_TRIG_9           (11U) /**< Input is connected to the trigger input 9 */
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_INPUT_TRIG_10          (12U) /**< Input is connected to the trigger input 10 */
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_INPUT_TRIG_11          (13U) /**< Input is connected to the trigger input 11 */
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_INPUT_TRIG_12          (14U) /**< Input is connected to the trigger input 12 */
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_INPUT_TRIG_13          (15U) /**< Input is connected to the trigger input 13 */
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /** Input is defined by Creator, and Init() function does not need to configure input */
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_INPUT_CREATOR          (0xFFFFFFFFU)
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /** \} group_tcpwm_input_selection */
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /**
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \defgroup group_tcpwm_input_modes  Input Modes
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \{
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Configures how TCPWM inputs behave
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** */
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /** A rising edge triggers the event (Capture, Start, Reload, etc..) */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 7


 267:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_INPUT_RISINGEDGE       (0U)
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /** A falling edge triggers the event (Capture, Start, Reload, etc..) */
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_INPUT_FALLINGEDGE      (1U)
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /** A rising edge or falling edge triggers the event (Capture, Start, Reload, etc..) */
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_INPUT_EITHEREDGE       (2U)
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /** The event is triggered on each edge of the TCPWM clock if the input is high */
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_INPUT_LEVEL            (3U)
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /** \} group_tcpwm_input_modes */
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /**
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \defgroup group_tcpwm_interrupt_sources  Interrupt Sources
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \{
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Interrupt Sources 
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** */
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_INT_ON_TC              (1U) /**< Interrupt on Terminal count(TC) */
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_INT_ON_CC              (2U) /**< Interrupt on Compare/Capture(CC) */
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_INT_NONE               (0U) /**< No Interrupt */
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_INT_ON_CC_OR_TC        (3U) /**< Interrupt on TC or CC */
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /** \} group_tcpwm_interrupt_sources */
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /***************************************
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *        Registers Constants
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** ***************************************/
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /**
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \defgroup group_tcpwm_reg_const Default registers constants
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \{
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Default constants for CNT Registers
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** */
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_CNT_CTRL_DEFAULT           (0x0U) /**< Default value for CTRL register */
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_CNT_COUNTER_DEFAULT        (0x0U) /**< Default value for COUNTER register */
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_CNT_CC_DEFAULT             (0xFFFFFFFFU) /**< Default value for CC register */
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_CNT_CC_BUFF_DEFAULT        (0xFFFFFFFFU) /**< Default value for CC_BUFF register *
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_CNT_PERIOD_DEFAULT         (0xFFFFFFFFU) /**< Default value for PERIOD register */
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_CNT_PERIOD_BUFF_DEFAULT    (0xFFFFFFFFU) /**< Default value for PERIOD_BUFF regist
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_CNT_TR_CTRL0_DEFAULT       (0x10U)  /**< Default value for TR_CTRL0 register */
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_CNT_TR_CTRL1_DEFAULT       (0x3FFU) /**< Default value for TR_CTRL1 register */
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_CNT_TR_CTRL2_DEFAULT       (0x3FU)  /**< Default value for TR_CTRL2 register */
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_CNT_INTR_DEFAULT           (0x3U)   /**< Default value for INTR register */
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_CNT_INTR_SET_DEFAULT       (0x0U)   /**< Default value for INTR_SET register */
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_CNT_INTR_MASK_DEFAULT      (0x0U)   /**< Default value for INTR_MASK register */
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /** \} group_tcpwm_reg_const */
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /** Position of Up counting counter status */
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_CNT_STATUS_UP_POS          (0x1U)
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /** Initial value for the counter in the Up counting mode */
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_CNT_UP_INIT_VAL            (0x0U)
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /** Initial value for the counter in the Up/Down counting modes */
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** #define CY_TCPWM_CNT_UP_DOWN_INIT_VAL       (0x1U)
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /** \} group_tcpwm_macros_common */
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /*******************************************************************************
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h ****  * Enumerations
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h ****  ******************************************************************************/
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 8


 324:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h ****  /**
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \addtogroup group_tcpwm_enums
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \{
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** */
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /** TCPWM status definitions */
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** typedef enum 
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** {
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h ****     CY_TCPWM_SUCCESS = 0x00U,                                           /**< Successful */
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h ****     CY_TCPWM_BAD_PARAM = CY_TCPWM_ID | CY_PDL_STATUS_ERROR | 0x01U,     /**< One or more invalid pa
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** } cy_en_tcpwm_status_t;
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /** \} group_tcpwm_enums */
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h ****  
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /*******************************************************************************
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *        Function Prototypes
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *******************************************************************************/
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /**
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \addtogroup group_tcpwm_functions_common
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \{
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** */
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** __STATIC_INLINE void Cy_TCPWM_Enable_Multiple(TCPWM_Type *base, uint32_t counters);
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** __STATIC_INLINE void Cy_TCPWM_Disable_Multiple(TCPWM_Type *base, uint32_t counters);
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** __STATIC_INLINE void Cy_TCPWM_TriggerStart(TCPWM_Type *base, uint32_t counters);
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** __STATIC_INLINE void Cy_TCPWM_TriggerReloadOrIndex(TCPWM_Type *base, uint32_t counters);
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** __STATIC_INLINE void Cy_TCPWM_TriggerStopOrKill(TCPWM_Type *base, uint32_t counters);
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** __STATIC_INLINE void Cy_TCPWM_TriggerCaptureOrSwap(TCPWM_Type *base, uint32_t counters);
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** __STATIC_INLINE uint32_t Cy_TCPWM_GetInterruptStatus(TCPWM_Type const *base, uint32_t cntNum);
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** __STATIC_INLINE void Cy_TCPWM_ClearInterrupt(TCPWM_Type *base, uint32_t cntNum, uint32_t source);
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** __STATIC_INLINE void Cy_TCPWM_SetInterrupt(TCPWM_Type *base, uint32_t cntNum, uint32_t source);
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** __STATIC_INLINE void Cy_TCPWM_SetInterruptMask(TCPWM_Type *base, uint32_t cntNum, uint32_t mask);
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** __STATIC_INLINE uint32_t Cy_TCPWM_GetInterruptMask(TCPWM_Type const *base, uint32_t cntNum);
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** __STATIC_INLINE uint32_t Cy_TCPWM_GetInterruptStatusMasked(TCPWM_Type const *base, uint32_t cntNum)
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /*******************************************************************************
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Function Name: Cy_TCPWM_Enable_Multiple
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** ****************************************************************************//**
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Enables the counter(s) in the TCPWM block. Multiple blocks can be started 
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * simultaneously.
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \param base
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * The pointer to a TCPWM instance.
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \param counters
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * A bit field representing each counter in the TCPWM block.
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \funcusage
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \snippet tcpwm/tcpwm_v1_0_counter_sut_01.cydsn/main_cm4.c snippet_Cy_TCPWM_Enable_Multiple
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *******************************************************************************/
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** __STATIC_INLINE void Cy_TCPWM_Enable_Multiple(TCPWM_Type *base, uint32_t counters)
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** {
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h ****     base->CTRL_SET = counters;
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** }
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 9


 381:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /*******************************************************************************
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Function Name: Cy_TCPWM_Disable_Multiple
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** ****************************************************************************//**
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Disables the counter(s) in the TCPWM block. Multiple TCPWM can be disabled 
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * simultaneously.
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \param base
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * The pointer to a TCPWM instance.
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \param counters
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * A bit field representing each counter in the TCPWM block.
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \funcusage
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \snippet tcpwm/tcpwm_v1_0_counter_sut_01.cydsn/main_cm4.c snippet_Cy_TCPWM_Disable_Multiple
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *******************************************************************************/
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** __STATIC_INLINE void Cy_TCPWM_Disable_Multiple(TCPWM_Type *base, uint32_t counters)
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** {
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h ****     base->CTRL_CLR = counters;
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** }
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /*******************************************************************************
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Function Name: Cy_TCPWM_TriggerStart
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** ****************************************************************************//**
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Triggers a software start on the selected TCPWMs.
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \param base
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * The pointer to a TCPWM instance.
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \param counters
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * A bit field representing each counter in the TCPWM block.
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \funcusage
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \snippet tcpwm/tcpwm_v1_0_counter_sut_01.cydsn/main_cm4.c snippet_Cy_TCPWM_Enable_Multiple
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *******************************************************************************/
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** __STATIC_INLINE  void Cy_TCPWM_TriggerStart(TCPWM_Type *base, uint32_t counters)
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** {
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h ****     base->CMD_START = counters;
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** }
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /*******************************************************************************
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Function Name: Cy_TCPWM_TriggerReloadOrIndex
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** ****************************************************************************//**
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Triggers a software reload event (or index in QuadDec mode).
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \param base
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * The pointer to a TCPWM instance
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \param counters
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 10


 438:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * A bit field representing each counter in the TCPWM block.
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \funcusage
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \snippet tcpwm/tcpwm_v1_0_counter_sut_01.cydsn/main_cm4.c snippet_Cy_TCPWM_TriggerReloadOrIndex
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *******************************************************************************/
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** __STATIC_INLINE void Cy_TCPWM_TriggerReloadOrIndex(TCPWM_Type *base, uint32_t counters)
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** {
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h ****     base->CMD_RELOAD = counters;
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** }
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /*******************************************************************************
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Function Name: Cy_TCPWM_TriggerStopOrKill
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** ****************************************************************************//**
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Triggers a stop in the Timer Counter mode, or a kill in the PWM mode.
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \param base
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * The pointer to a TCPWM instance.
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \param counters
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * A bit field representing each counter in the TCPWM block.
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \funcusage
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \snippet tcpwm/tcpwm_v1_0_counter_sut_01.cydsn/main_cm4.c snippet_Cy_TCPWM_TriggerStopOrKill
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *******************************************************************************/
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** __STATIC_INLINE void Cy_TCPWM_TriggerStopOrKill(TCPWM_Type *base, uint32_t counters)
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** {
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h ****     base->CMD_STOP = counters;
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** }
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /*******************************************************************************
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Function Name: Cy_TCPWM_TriggerCaptureOrSwap
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** ****************************************************************************//**
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Triggers a Capture in the Timer Counter mode, and a Swap in the PWM mode.
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \param base
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * The pointer to a TCPWM instance.
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \param counters
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * A bit field representing each counter in the TCPWM block.
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \funcusage
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \snippet tcpwm/tcpwm_v1_0_counter_sut_01.cydsn/main_cm4.c snippet_Cy_TCPWM_Counter_Capture
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *******************************************************************************/
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** __STATIC_INLINE void Cy_TCPWM_TriggerCaptureOrSwap(TCPWM_Type *base, uint32_t counters)
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** {
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h ****     base->CMD_CAPTURE = counters;
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** }
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /*******************************************************************************
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 11


 495:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Function Name: Cy_TCPWM_GetInterruptStatus
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** ****************************************************************************//**
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Returns which event triggered the interrupt.
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \param base
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * The pointer to a TCPWM instance.
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \param cntNum 
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * The Counter instance number in the selected TCPWM.
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \return 
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *. See \ref group_tcpwm_interrupt_sources
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \funcusage
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \snippet tcpwm/tcpwm_v1_0_counter_sut_01.cydsn/main_cm4.c snippet_Cy_TCPWM_GetInterruptStatus
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *******************************************************************************/
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** __STATIC_INLINE uint32_t Cy_TCPWM_GetInterruptStatus(TCPWM_Type const *base, uint32_t cntNum)
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** {
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h ****     return(base->CNT[cntNum].INTR);
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** }
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** 
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** /*******************************************************************************
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Function Name: Cy_TCPWM_ClearInterrupt
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** ****************************************************************************//**
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * Clears Active Interrupt Source
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \param base
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * The pointer to a TCPWM instance.
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \param cntNum 
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * The Counter instance number in the selected TCPWM.
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \param source
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * source to clear. See \ref group_tcpwm_interrupt_sources
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \funcusage
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** * \snippet tcpwm/tcpwm_v1_0_counter_sut_01.cydsn/main_cm4.c snippet_Cy_TCPWM_GetInterruptStatusMask
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** *******************************************************************************/
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** __STATIC_INLINE void Cy_TCPWM_ClearInterrupt(TCPWM_Type *base, uint32_t cntNum,  uint32_t source)
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** {
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h ****     base->CNT[cntNum].INTR = source;
  38              		.loc 2 540 0
  39 0000 044B     		ldr	r3, .L2
  40 0002 0122     		movs	r2, #1
  41 0004 C3F83021 		str	r2, [r3, #304]
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h ****     (void)base->CNT[cntNum].INTR;
  42              		.loc 2 541 0
  43 0008 D3F83031 		ldr	r3, [r3, #304]
  44              	.LVL1:
  45              	.LBE21:
  46              	.LBE20:
  47              	.LBB22:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 12


  48              	.LBB23:
  49              		.file 3 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/gpio/cy_gpio.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \file cy_gpio.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \version 1.10.1
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Provides an API declaration of the GPIO driver
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ********************************************************************************
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \copyright
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You may use this file only in accordance with the license, terms, conditions,
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * disclaimers, and limitations in the end user license agreement accompanying
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * the software package with which this file was provided.
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio General Purpose Input Output (GPIO)
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver provides an API to configure and access device Input/Output pins.
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * IO pins include all general purpose types such as GPIO, SIO, HSIO, AUXIO, and
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * their variants.
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Initialization can be performed either at the port level or by configuring the
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * individual pins. For efficient use of code space, port
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration should be used in the field. Refer to the product device header files 
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * for the list of supported ports and pins.
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Single pin configuration is performed by using \ref Cy_GPIO_Pin_FastInit 
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   (provide specific values) or \ref Cy_GPIO_Pin_Init (provide a filled
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_pin_config_t structure).
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - An entire port can be configured using \ref Cy_GPIO_Port_Init. Provide a filled 
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_prt_config_t structure. The values in the structure are 
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   bitfields representing the desired value for each pin in the port.
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Pin configuration and management is based on the port address and pin number.
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \ref Cy_GPIO_PortToAddr function can optionally be used to calculate the port
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   address from the port number at run-time.
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Once the pin/port initialization is complete, each pin can be accessed by 
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * specifying the port (GPIO_PRT_Type) and the pin (0-7) in the provided API 
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * functions.
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_configuration Configuration Considerations
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1. Pin multiplexing is controlled through the High-Speed IO Matrix (HSIOM) selection.
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    This allows the pin to connect to signal sources/sinks throughout the device,
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    as defined by the pin HSIOM selection options (en_hsiom_sel_t).
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 2. All pins are initialized to High-Z drive mode with HSIOM connected to CPU (SW
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    control digital pin only) at Power-On-Reset(POR).
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 3. Some API functions perform read-modify-write operations on shared port
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    registers. These functions are not thread safe and care must be taken when
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    called by the application.
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Multiple pins on a port can be updated using direct port register writes with an
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * appropriate port mask. An example is shown below, highlighting the different ways of 
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuring Port 1 pins using,
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 13


  56:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data register
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data set register
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data clear register
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c Cy_GPIO_Snippet
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_more_information More Information
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Refer to the technical reference manual (TRM) and the device datasheet.
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_MISRA MISRA-C Compliance]
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>MISRA Rule</th>
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Class (Required/Advisory)</th>
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Description</th>
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Description of Deviation(s)</th>
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>16.7</td>
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A pointer parameter in a function prototype should be declared as pointer 
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         to const if the pointer is not used to modify the addressed object.</td>
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>The objects pointed to by the base addresses of the GPIO port are not always modified.
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         While a const qualifier can be used in select scenarios, it brings little benefit
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         in adding this to the affected functions. </td>
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_changelog Changelog
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10.1</td>
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Updated description for the functions: \ref Cy_GPIO_GetInterruptStatus, 
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         \ref Cy_GPIO_GetInterruptMask, \ref Cy_GPIO_GetInterruptStatusMasked.
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         Minor documentation edits.
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Documentation update and clarification</td>
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10</td>
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added input parameter validation to the API functions</td>
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.0</td>
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Initial version</td>
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_macros Macros
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_functions Functions
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_init       Initialization Functions
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 14


 113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_gpio       GPIO Functions
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_sio        SIO Functions
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_interrupt  Port Interrupt Functions
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \}
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_data_structures Data Structures
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_enums Enumerated Types
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if !defined(CY_GPIO_H)
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_H
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include <stddef.h>
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "syslib/cy_syslib.h"
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device_headers.h"
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if defined(__cplusplus)
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** extern "C" {
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \addtogroup group_gpio_macros
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver major version */
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MAJOR       1
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver minor version */
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MINOR       10
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO driver ID */
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_ID CY_PDL_DRV_ID(0x16u)
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Enumerations
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_enums
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * GPIO Driver error codes
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum 
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_SUCCESS   = 0x00u,                                    /**< Returned successful */
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_BAD_PARAM = CY_GPIO_ID | CY_PDL_STATUS_ERROR | 0x01u, /**< Bad parameter was passed */
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_en_gpio_status_t;
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_enums */
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Configuration Structures
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 15


 170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_data_structures
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a port of GPIO pins */
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct {
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t out;           /**< Initial output data for the IO pins in the port */
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrMask;      /**< Interrupt enable mask for the port interrupt */
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrCfg;       /**< Port pin interrupt edge detection configuration */
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfg;           /**< Port pin drive modes and input buffer enable configuration */
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgIn;         /**< Port pin input buffer configuration */
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgOut;        /**< Port pin output buffer configuration */
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgSIO;        /**< Port SIO pins configuration */
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel0Active;    /**< HSIOM selection for port pins 0,1,2,3 */
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel1Active;    /**< HSIOM selection for port pins 4,5,6,7 */
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_prt_config_t;
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a single GPIO pin */
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct {
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t outVal;         /**< Pin output state */
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveMode;      /**< Drive mode */
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     en_hsiom_sel_t hsiom;   /**< HSIOM selection */
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intEdge;        /**< Interrupt Edge type */
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intMask;        /**< Interrupt enable mask */
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtrip;          /**< Input buffer voltage trip type */
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t slewRate;       /**< Output buffer slew rate */
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveSel;       /**< Drive strength */
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vregEn;         /**< SIO pair output buffer mode */
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t ibufMode;       /**< SIO pair input buffer mode */
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtripSel;       /**< SIO pair input buffer trip point */
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vrefSel;        /**< SIO pair reference voltage for input buffer trip point */
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vohSel;         /**< SIO pair regulated voltage output level */
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_pin_config_t;
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_data_structures */
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Constants
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \cond INTERNAL */
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* General Constants */
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_HALF                       (4UL)      /**< Half-way point of a GPIO port */
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_DEINIT                     (0UL)      /**< De-init value for port registers */
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* GPIO Masks */
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_MASK                     (0x1FUL)   /**< HSIOM selection mask */
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_OUT_MASK                       (0x01UL)   /**< Single pin mask for OUT register */
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IN_MASK                        (0x01UL)   /**< Single pin mask for IN register */
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_DM_MASK                    (0x0FUL)   /**< Single pin mask for drive mode in CF
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_IN_VTRIP_SEL_MASK          (0x01UL)   /**< Single pin mask for VTRIP selection 
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_SLOW_MASK              (0x01UL)   /**< Single pin mask for slew rate in CFG
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_SEL_MASK         (0x03UL)   /**< Single pin mask for drive strength i
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 16


 227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_STATUS_MASK               (0x01UL)   /**< Single pin mask for interrupt status
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EN_MASK                   (0x01UL)   /**< Single pin mask for interrupt status
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_MASKED_MASK               (0x01UL)   /**< Single pin mask for masked interrupt
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_SET_MASK                  (0x01UL)   /**< Single pin mask for setting the inte
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EDGE_MASK                 (0x03UL)   /**< Single pin mask for interrupt edge t
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FLT_EDGE_MASK             (0x07UL)   /**< Single pin mask for setting filtered
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* SIO Masks */
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREG_EN_MASK                   (0x01UL)   /**< Single SIO pin mask for voltage regu
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_MASK                      (0x01UL)   /**< Single SIO pin mask for input buffer
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_SHIFT                     (0x01UL)   /**< Single SIO pin shift for input buffe
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_MASK                 (0x01UL)   /**< Single SIO pin mask for the input bu
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_SHIFT                (0x02UL)   /**< Single SIO pin shift for the input b
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_MASK                  (0x03UL)   /**< Single SIO pin mask for voltage refe
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_SHIFT                 (0x03UL)   /**< Single SIO pin shift for voltage ref
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_MASK                   (0x07UL)   /**< Single SIO pin mask for VOH */
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_SHIFT                  (0x05UL)   /**< Single SIO pin shift for VOH */
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Special mask for SIO pin pair setting */
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_ODD_PIN_MASK               (0x00FEUL) /**< SIO pin pair selection mask */
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_PIN_MASK                   (0x00FFUL) /**< SIO pin pair mask */
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Offsets */
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_OFFSET                   (3UL)      /**< Offset for HSIOM */
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_MODE_OFFSET              (2UL)      /**< Offset for Drive mode */
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INBUF_OFFSET                   (3UL)      /**< Offset for input buffer */
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_OFFSET           (16UL)     /**< Offset for drive strength */
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_CFG_OFFSET                (1UL)      /**< Offset for interrupt config */
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FILT_OFFSET               (18UL)     /**< Offset for filtered interrupt config
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_SIO_OFFSET                 (2UL)      /**< Offset for SIO config */
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation constants */
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PINS_MAX                       (8UL)      /**< Number of pins in the port */
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_PINS_MASK                  (0x0000000FFUL)
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK     (GPIO_PRT_INTR_CFG_EDGE0_SEL_Msk | \
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE1_SEL_Msk | \
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE2_SEL_Msk | \
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE3_SEL_Msk | \
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE4_SEL_Msk | \
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE5_SEL_Msk | \
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE6_SEL_Msk | \
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE7_SEL_Msk)            
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_RANGE_MASK        (CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK | \
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_EDGE_SEL_Msk | \
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_SEL_Msk)
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INT_MASK_MASK              (0x0000001FFUL)
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_SEL_ACTIVE_MASK            (0x1FFFFFFFUL)
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation macros */
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_VALID(pinNum)           (CY_GPIO_PINS_MAX > (pinNum))
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_FILTER_PIN_VALID(pinNum)    (CY_GPIO_PINS_MAX >= (pinNum))
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VALUE_VALID(outVal)         (1UL >= (outVal))
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DM_VALID(driveMode)         (0U == ((driveMode) & (uint32_t)~CY_GPIO_CFG_DM_MASK
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_HSIOM_VALID(hsiom)          (0U == ((hsiom) & (uint32_t)~CY_GPIO_HSIOM_MASK))
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INT_EDGE_VALID(intEdge)     ((CY_GPIO_INTR_DISABLE  == (intEdge)) || \
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 17


 284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_RISING   == (intEdge)) || \
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_FALLING  == (intEdge)) || \
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_BOTH     == (intEdge)))
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DRIVE_SEL_VALID(driveSel)   ((CY_GPIO_DRIVE_FULL    == (driveSel)) || \
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_2     == (driveSel)) || \
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_4     == (driveSel)) || \
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_8     == (driveSel)))
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VREF_SEL_VALID(vrefSel)     ((CY_SIO_VREF_PINREF    == (vrefSel)) || \
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_1_2V      == (vrefSel)) || \
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_A    == (vrefSel)) || \
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_B    == (vrefSel)))
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VOH_SEL_VALID(vrefSel)      ((CY_SIO_VOH_1_00       == (vrefSel)) || \
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_25       == (vrefSel)) || \
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_49       == (vrefSel)) || \
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_67       == (vrefSel)) || \
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_08       == (vrefSel)) || \
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_50       == (vrefSel)) || \
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_78       == (vrefSel)) || \
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_4_16       == (vrefSel)))
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                    
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_BIT_VALID(pinBit)       (0U == ((pinBit) & (uint32_t)~CY_GPIO_PRT_PINS_MASK)
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_CFG_VALID(intrCfg)     (0U == ((intrCfg) & (uint32_t)~CY_GPIO_PRT_INTR_CFG_
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_MASK_VALID(intrMask)   (0U == ((intrMask) & (uint32_t)~CY_GPIO_PRT_INT_MASK
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_SEL_ACT_VALID(selActive)    (0U == ((selActive) & (uint32_t)~CY_GPIO_PRT_SEL_ACT
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \endcond */
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Constants
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_macros
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveModes Pin drive mode
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive mode of the pin.
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_ANALOG                      (0x00UL) /**< \brief Analog High-Z. Input buffer off
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_IN_OFF               (0x02UL) /**< \brief Resistive Pull-Up. Input buffer
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN_IN_OFF             (0x03UL) /**< \brief Resistive Pull-Down. Input buff
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW_IN_OFF         (0x04UL) /**< \brief Open Drain, Drives Low. Input b
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH_IN_OFF        (0x05UL) /**< \brief Open Drain, Drives High. Input 
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG_IN_OFF               (0x06UL) /**< \brief Strong Drive. Input buffer off 
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN_IN_OFF          (0x07UL) /**< \brief Resistive Pull-Up/Down. Input b
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_HIGHZ                       (0x08UL) /**< \brief Digital High-Z. Input buffer on
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP                      (0x0AUL) /**< \brief Resistive Pull-Up. Input buffer
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN                    (0x0BUL) /**< \brief Resistive Pull-Down. Input buff
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW                (0x0CUL) /**< \brief Open Drain, Drives Low. Input b
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH               (0x0DUL) /**< \brief Open Drain, Drives High. Input 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 18


 341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG                      (0x0EUL) /**< \brief Strong Drive. Input buffer on *
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN                 (0x0FUL) /**< \brief Resistive Pull-Up/Down. Input b
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_vtrip Voltage trip mode
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the voltage trip type on the pin.
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_CMOS                     (0x00UL) /**< \brief Input buffer compatible with CM
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_TTL                      (0x01UL) /**< \brief Input buffer compatible with TT
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_slewRate Slew Rate Mode
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the slew rate of the pin.
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_FAST                      (0x00UL) /**< \brief Fast slew rate */
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_SLOW                      (0x01UL) /**< \brief Slow slew rate */
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveStrength Pin drive strength
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive strength of the pin.
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_FULL                     (0x00UL) /**< \brief Full drive strength: Max drive 
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_2                      (0x01UL) /**< \brief 1/2 drive strength: 1/2 drive c
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_4                      (0x02UL) /**< \brief 1/4 drive strength: 1/4 drive c
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_8                      (0x03UL) /**< \brief 1/8 drive strength: 1/8 drive c
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_interruptTrigger Interrupt trigger type
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the interrupt trigger type on the pin.
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_DISABLE                   (0x00UL) /**< \brief Disable the pin interrupt gener
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_RISING                    (0x01UL) /**< \brief Rising-Edge interrupt */
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FALLING                   (0x02UL) /**< \brief Falling-Edge interrupt */
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_BOTH                      (0x03UL) /**< \brief Both-Edge interrupt */
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVreg SIO output buffer mode
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO output buffer mode on the pin.
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_UNREGULATED                (0x00UL) /**< \brief Unregulated output buffer */
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_REGULATED                  (0x01UL) /**< \brief Regulated output buffer */
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioIbuf SIO input buffer mode
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer mode on the pin.
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 19


 398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_SINGLEENDED                (0x00UL) /**< \brief Single ended input buffer */
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_DIFFERENTIAL               (0x01UL) /**< \brief Differential input buffer */
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVtrip SIO input buffer trip-point
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer trip-point of the pin.
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_CMOS                      (0x00UL) /**< \brief CMOS input buffer (single-ended
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_TTL                       (0x01UL) /**< \brief TTL input buffer (single-ended)
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_5VDDIO_0_5VOH           (0x00UL) /**< \brief 0.5xVddio or 0.5xVoh (different
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_4VDDIO_1_0VREF          (0x01UL) /**< \brief 0.4xVddio or 0.4xVoh (different
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVref SIO reference voltage for input buffer trip-point
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the reference voltage of SIO input buffer trip-point.
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_PINREF                     (0x00UL) /**< \brief Vref from analog pin */
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_1_2V                       (0x01UL) /**< \brief Vref from internal 1.2V referen
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_A                     (0x02UL) /**< \brief Vref from AMUXBUS_A */
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_B                     (0x03UL) /**< \brief Vref from AMUXBUS_B */
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVoh Regulated output voltage level (Voh) and input buffer trip-point of a
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the Voh and input buffer trip-point of an SIO pair
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_00                        (0x00UL) /**< \brief Voh = 1 x Reference */
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_25                        (0x01UL) /**< \brief Voh = 1.25 x Reference */
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_49                        (0x02UL) /**< \brief Voh = 1.49 x Reference */
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_67                        (0x03UL) /**< \brief Voh = 1.67 x Reference */
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_08                        (0x04UL) /**< \brief Voh = 2.08 x Reference */
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_50                        (0x05UL) /**< \brief Voh = 2.50 x Reference */
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_78                        (0x06UL) /**< \brief Voh = 2.78 x Reference */
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_4_16                        (0x07UL) /**< \brief Voh = 4.16 x Reference */
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Prototypes
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 20


 455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Pin_Init(GPIO_PRT_Type* base, uint32_t pinNum, const cy_stc_gpio_pin_co
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Port_Init(GPIO_PRT_Type* base, const cy_stc_gpio_prt_config_t *config);
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Pin_FastInit(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t driveMode, uint32_t outVal
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Port_Deinit(GPIO_PRT_Type* base);
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value);
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum);
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum);
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum);
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum);
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum);
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum);
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum);
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum);
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum);
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum);
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum);
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum);
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum);
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum);
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum);
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum);
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum);
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 21


 512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum);
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatusMasked(GPIO_PRT_Type* base, uint32_t pinNum);
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSwInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum);
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetFilter(GPIO_PRT_Type* base, uint32_t value);
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetFilter(GPIO_PRT_Type* base);
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if (IOSS_GPIO_GPIO_PORT_NR_0_31 != 0) || defined (CY_DOXYGEN)
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause0(void);
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif /* (IOSS_GPIO_GPIO_PORT_NR_0_31 != 0) */
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if (IOSS_GPIO_GPIO_PORT_NR_32_63 != 0) || defined (CY_DOXYGEN)
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause1(void);
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif /* (IOSS_GPIO_GPIO_PORT_NR_32_63 != 0) */
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if (IOSS_GPIO_GPIO_PORT_NR_64_95 != 0) || defined (CY_DOXYGEN)
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause2(void);
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif /* (IOSS_GPIO_GPIO_PORT_NR_64_95 != 0) */
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if (IOSS_GPIO_GPIO_PORT_NR_96_127 != 0) || defined (CY_DOXYGEN)
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause3(void);
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif /* (IOSS_GPIO_GPIO_PORT_NR_96_127 != 0) */
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_interrupt */
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetHSIOM
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the HSIOM connection to the pin.
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Connects the specified High-Speed Input Output Multiplexer (HSIOM) selection
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * to the pin.
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 22


 569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value)
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_Type* portAddrHSIOM;
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_HSIOM_VALID(value));
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_Type*)(HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = portAddrHSIOM->PORT_SEL0 & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_HSIOM_OFFSE
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portAddrHSIOM->PORT_SEL0 = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << CY_GPIO_HS
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = portAddrHSIOM->PORT_SEL1 & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_HSIOM_OFFSE
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portAddrHSIOM->PORT_SEL1 = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << CY_GPIO_HS
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetHSIOM
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the current HSIOM multiplexer connection to the pin.
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum)
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t returnValue;
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_Type* portAddrHSIOM;
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 23


 626:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_Type*)(HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (portAddrHSIOM->PORT_SEL0 >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY_GPIO_HSIO
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (portAddrHSIOM->PORT_SEL1 >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY_GPIO_HSIO
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (en_hsiom_sel_t)returnValue;
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_PortToAddr
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Retrieves the port address based on the given port number.
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This is a helper function to calculate the port base address when given a port
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * number. It is to be used when pin access needs to be calculated at runtime.
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param portNum
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Port number
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Base address of the port register structure
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_PortToAddr
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum)
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_Type* base;
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****          base = (GPIO_PRT_Type *)(GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         /* Error: Return default base address */
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         base = (GPIO_PRT_Type *)(GPIO_BASE);
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base);
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 24


 683:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Read
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Reads the current logic level on the input buffer of the pin.
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register.
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level present on the pin
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Read
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum)
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->IN >> (pinNum)) & CY_GPIO_IN_MASK;
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Write
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Write a logic 0 or logic 1 state to the output driver.
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level to drive out on the pin
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Write
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 25


 740:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Thread-safe: Directly access the pin registers instead of base->OUT */
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(0UL == value)
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         base->OUT_CLR = CY_GPIO_OUT_MASK << pinNum;
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         base->OUT_SET = CY_GPIO_OUT_MASK << pinNum;
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ReadOut
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Reads the current logic level on the pin output driver.
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level on the pin output driver
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ReadOut
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum)
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->OUT >> pinNum) & CY_GPIO_OUT_MASK;
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Set
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Set a pin output to logic state high.
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 26


 797:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Set
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum)
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->OUT_SET = CY_GPIO_OUT_MASK << pinNum;
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Clr
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Set a pin output to logic state Low.
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Clr
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum)
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->OUT_CLR = CY_GPIO_OUT_MASK << pinNum;
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Inv
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Set a pin output logic state to the inverse of the current output
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * logic state.
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 27


 854:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Inv
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum)
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->OUT_INV = CY_GPIO_OUT_MASK << pinNum;
  50              		.loc 3 872 0
  51 000c 0822     		movs	r2, #8
  52 000e 024B     		ldr	r3, .L2+4
  53 0010 DA60     		str	r2, [r3, #12]
  54              	.LVL2:
  55 0012 7047     		bx	lr
  56              	.L3:
  57              		.align	2
  58              	.L2:
  59 0014 00003840 		.word	1077411840
  60 0018 00003240 		.word	1077018624
  61              	.LBE23:
  62              	.LBE22:
  63              		.cfi_endproc
  64              	.LFE391:
  65              		.size	TimerInterruptHandler, .-TimerInterruptHandler
  66              		.section	.text.Isr_switch,"ax",%progbits
  67              		.align	2
  68              		.global	Isr_switch
  69              		.thumb
  70              		.thumb_func
  71              		.type	Isr_switch, %function
  72              	Isr_switch:
  73              	.LFB390:
  30:main_cm4.c    ****    /* Очищення спрацьованого переривання виводу */
  74              		.loc 1 30 0
  75              		.cfi_startproc
  76              		@ args = 0, pretend = 0, frame = 0
  77              		@ frame_needed = 0, uses_anonymous_args = 0
  78              		@ link register save eliminated.
  79              	.LVL3:
  80              	.LBB24:
  81              	.LBB25:
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDrivemode
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 28


 878:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the pin output buffer drive mode and input buffer enable.
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The output buffer drive mode and input buffer enable are combined into a single
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * parameter. The drive mode controls the behavior of the pin in general.
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Enabling the input buffer allows the digital pin state to be read but also
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * contributes to extra current consumption.
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DM_VALID(value));
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = pinNum << CY_GPIO_DRIVE_MODE_OFFSET;
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (base->CFG & ~(CY_GPIO_CFG_DM_MASK << pinLoc));
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG = tempReg | ((value & CY_GPIO_CFG_DM_MASK) << pinLoc);
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDrivemode
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the pin output buffer drive mode and input buffer enable state.
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 29


 935:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum)
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->CFG >> (pinNum << CY_GPIO_DRIVE_MODE_OFFSET)) & CY_GPIO_CFG_DM_MASK;
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtrip
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the GPIO pin input buffer voltage threshold mode.
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = base->CFG_IN & ~(CY_GPIO_CFG_IN_VTRIP_SEL_MASK << pinNum);
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG_IN = tempReg | ((value & CY_GPIO_CFG_IN_VTRIP_SEL_MASK) << pinNum);
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtrip
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the pin input buffer voltage threshold mode.
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 30


 992:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum)
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->CFG_IN >> pinNum) & CY_GPIO_CFG_IN_VTRIP_SEL_MASK;
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetSlewRate
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the pin output buffer slew rate.
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = base->CFG_OUT & ~(CY_GPIO_CFG_OUT_SLOW_MASK << pinNum);
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG_OUT = tempReg | ((value & CY_GPIO_CFG_OUT_SLOW_MASK) << pinNum);
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 31


1049:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetSlewRate
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the pin output buffer slew rate.
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum)
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->CFG_OUT >> pinNum) & CY_GPIO_CFG_OUT_SLOW_MASK;
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDriveSel
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the pin output buffer drive strength.
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 32


1106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DRIVE_SEL_VALID(value));
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET;
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = base->CFG_OUT & ~(CY_GPIO_CFG_OUT_DRIVE_SEL_MASK << pinLoc);
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG_OUT = tempReg | ((value & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK) << pinLoc);
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDriveSel
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the pin output buffer drive strength.
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum)
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return ((base->CFG_OUT >> ((uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET)) 
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****             & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK);
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVregEn
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the SIO pin pair output buffer regulation mode.
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 33


1163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET;
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = base->CFG_SIO & ~(CY_GPIO_VREG_EN_MASK << pinLoc);
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG_SIO = tempReg | ((value & CY_GPIO_VREG_EN_MASK) << pinLoc);
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVregEn
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the SIO pin pair output buffer regulation mode.
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum)
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->CFG_SIO >> ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET)) & CY_
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 34


1220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetIbufMode
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the SIO pin pair input buffer mode.
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_IBUF_SHIFT;
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (base->CFG_SIO & ~(CY_GPIO_IBUF_MASK << pinLoc));
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG_SIO = tempReg | ((value & CY_GPIO_IBUF_MASK) << pinLoc);
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetIbufMode
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the SIO pin pair input buffer mode.
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 35


1277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum)
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->CFG_SIO >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtripSel
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the SIO pin pair input buffer trip point.
1299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VTRIP_SEL_SH
1331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (base->CFG_SIO & ~(CY_GPIO_VTRIP_SEL_MASK << pinLoc));
1332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG_SIO = tempReg | ((value & CY_GPIO_VTRIP_SEL_MASK) << pinLoc);
1333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 36


1334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtripSel
1338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the SIO pin pair input buffer trip point.
1341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum)
1358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->CFG_SIO >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_
1362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVrefSel
1367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the SIO reference voltage for the input buffer trip point.
1370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
1384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 37


1391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VREF_SEL_VALID(value));
1400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VREF_SEL_SHI
1402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (base->CFG_SIO & ~(CY_GPIO_VREF_SEL_MASK << pinLoc));
1403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG_SIO = tempReg | ((value & CY_GPIO_VREF_SEL_MASK) << pinLoc);
1404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVrefSel
1409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the SIO reference voltage for the input buffer trip point.
1412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum)
1429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->CFG_SIO >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_
1433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVohSel
1438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Configures the regulated output reference multiplier for the SIO pin pair.
1441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The regulated output reference controls both the output level of digital output
1443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * pin and the input trip point of digital input pin in the SIO pair.
1444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 38


1448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
1458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VOH_SEL_VALID(value));
1474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VOH_SEL_SHIF
1476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (base->CFG_SIO & ~(CY_GPIO_VOH_SEL_MASK << pinLoc));
1477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->CFG_SIO = tempReg | ((value & CY_GPIO_VOH_SEL_MASK) << pinLoc);
1478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVohSel
1483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the regulated output reference multiplier for the SIO pin pair.
1486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum)
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 39


1505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->CFG_SIO >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_
1507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
1510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
1513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetInterruptStatus
1518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Returns the current unmasked interrupt state of the pin.
1521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The core processor's NVIC is triggered by the masked interrupt bits. This 
1523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * function allows reading the unmasked interrupt state. Whether the bit
1524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * positions actually trigger the interrupt are defined by the interrupt mask bits.
1525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 0 = Pin interrupt condition not detected
1535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1 = Pin interrupt condition detected
1536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_GetInterruptStatus
1539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum)
1542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (base->INTR >> pinNum) & CY_GPIO_INTR_STATUS_MASK;
1546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ClearInterrupt
1551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \brief Clears the triggered pin interrupt.
1554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 40


1562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * void
1564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ClearInterrupt
1567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum)
1570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Any INTR MMIO registers AHB clearing must be preceded with an AHB read access */
1574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)base->INTR;
  82              		.loc 3 1574 0
  83 0000 044B     		ldr	r3, .L5
  84 0002 5A69     		ldr	r2, [r3, #20]
1575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     base->INTR = CY_GPIO_INTR_STATUS_MASK << pinNum;
  85              		.loc 3 1576 0
  86 0004 1022     		movs	r2, #16
  87 0006 5A61     		str	r2, [r3, #20]
1577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* This read ensures that the initial write has been flushed out to the hardware */
1579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)base->INTR;
  88              		.loc 3 1579 0
  89 0008 5B69     		ldr	r3, [r3, #20]
  90              	.LVL4:
  91              	.LBE25:
  92              	.LBE24:
  35:main_cm4.c    **** }
  93              		.loc 1 35 0
  94 000a 0122     		movs	r2, #1
  95 000c 024B     		ldr	r3, .L5+4
  96 000e 1A60     		str	r2, [r3]
  97 0010 7047     		bx	lr
  98              	.L6:
  99 0012 00BF     		.align	2
 100              	.L5:
 101 0014 00003240 		.word	1077018624
 102 0018 00000000 		.word	.LANCHOR0
 103              		.cfi_endproc
 104              	.LFE390:
 105              		.size	Isr_switch, .-Isr_switch
 106              		.section	.text.main,"ax",%progbits
 107              		.align	2
 108              		.global	main
 109              		.thumb
 110              		.thumb_func
 111              		.type	main, %function
 112              	main:
 113              	.LFB392:
  40:main_cm4.c    ****         /* Очистка переривання підрахунку терміналу */
  41:main_cm4.c    ****         Cy_TCPWM_ClearInterrupt(Timer_HW, Timer_CNT_NUM,CY_TCPWM_INT_ON_TC);
  42:main_cm4.c    **** 
  43:main_cm4.c    ****         /* Переключення світлодіоду LED */
  44:main_cm4.c    ****         Cy_GPIO_Inv(LED_Red_PORT, LED_Red_NUM);
  45:main_cm4.c    ****     }
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 41


  46:main_cm4.c    **** 
  47:main_cm4.c    **** int main(void)
  48:main_cm4.c    **** {
 114              		.loc 1 48 0
 115              		.cfi_startproc
 116              		@ args = 0, pretend = 0, frame = 0
 117              		@ frame_needed = 0, uses_anonymous_args = 0
 118 0000 10B5     		push	{r4, lr}
 119              		.cfi_def_cfa_offset 8
 120              		.cfi_offset 4, -8
 121              		.cfi_offset 14, -4
 122              	.LVL5:
 123              	.LBB26:
 124              	.LBB27:
 125              		.file 4 "Generated_Source\\PSoC6\\pdl\\cmsis/include/cmsis_gcc.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @version  V5.0.1
   5:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @date     02. February 2017
   6:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  28:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  35:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ASM
  36:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ASM                     __asm
  37:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  38:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __INLINE
  39:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __INLINE                  inline
  40:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  41:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  42:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_INLINE           static inline
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 42


  43:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  44:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  45:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __NO_RETURN               __attribute__((noreturn))
  46:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  47:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __USED
  48:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __USED                    __attribute__((used))
  49:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  50:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __WEAK
  51:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __WEAK                    __attribute__((weak))
  52:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  53:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32
  54:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  55:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked"
  56:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes"
  57:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  58:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic pop
  59:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
  60:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  61:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ALIGNED
  62:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ALIGNED(x)              __attribute__((aligned(x)))
  63:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  64:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED
  65:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED                  __attribute__((packed, aligned(1)))
  66:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  67:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  68:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_STRUCT           struct __attribute__((packed, aligned(1)))
  69:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  70:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  72:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  73:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  74:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  75:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
  76:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  77:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  78:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
  79:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  80:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  81:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  82:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  83:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
  84:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
  85:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 126              		.loc 4 85 0
 127              		.syntax unified
 128              	@ 85 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 129 0002 62B6     		cpsie i
 130              	@ 0 "" 2
 131              		.thumb
 132              		.syntax unified
 133              	.LBE27:
 134              	.LBE26:
  49:main_cm4.c    ****     
  50:main_cm4.c    ****     
  51:main_cm4.c    ****     //Cy_GPIO_Write(LED_Blue_PORT, LED_Blue_NUM, LED_OFF);
  52:main_cm4.c    ****     uint32_t count = 0;
  53:main_cm4.c    ****     uint32_t delayMs = DELAY_LONG;
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 43


  54:main_cm4.c    ****     
  55:main_cm4.c    ****     __enable_irq(); /* Enable global interrupts. */
  56:main_cm4.c    **** 
  57:main_cm4.c    ****     /* Place your initialization/startup code here (e.g. MyInst_Start()) */
  58:main_cm4.c    ****     Cy_SysInt_Init(&isrTimer_cfg, TimerInterruptHandler);
 135              		.loc 1 58 0
 136 0004 1A4C     		ldr	r4, .L13
 137 0006 1B49     		ldr	r1, .L13+4
 138 0008 2046     		mov	r0, r4
 139 000a FFF7FEFF 		bl	Cy_SysInt_Init
 140              	.LVL6:
  59:main_cm4.c    ****     NVIC_EnableIRQ(isrTimer_cfg.intrSrc); 
 141              		.loc 1 59 0
 142 000e B4F90030 		ldrsh	r3, [r4]
 143              	.LVL7:
 144              	.LBB28:
 145              	.LBB29:
 146              		.file 5 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.1
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     30. January 2017
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 44


  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*  CMSIS CM4 definitions */
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 45


  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 46


 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 47


 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 48


 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 49


 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 50


 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 51


 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 52


 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 53


 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 54


 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 55


 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 56


 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 57


 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 58


 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 59


 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 60


 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 61


1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 62


1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 63


1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 64


1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 65


1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 66


1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 67


1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 68


1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 69


1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 70


1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 71


1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 72


1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 147              		.loc 5 1672 0
 148 0012 002B     		cmp	r3, #0
 149 0014 08DB     		blt	.L8
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
 150              		.loc 5 1674 0
 151 0016 5909     		lsrs	r1, r3, #5
 152 0018 03F01F03 		and	r3, r3, #31
 153              	.LVL8:
 154 001c 0122     		movs	r2, #1
 155 001e 02FA03F3 		lsl	r3, r2, r3
 156 0022 154A     		ldr	r2, .L13+8
 157 0024 42F82130 		str	r3, [r2, r1, lsl #2]
 158              	.L8:
 159              	.LVL9:
 160              	.LBE29:
 161              	.LBE28:
  60:main_cm4.c    ****     
  61:main_cm4.c    ****     void NVIC_ClearPendingIRQ (IRQn_Type IRQn);
  62:main_cm4.c    ****     
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 73


  63:main_cm4.c    ****     
  64:main_cm4.c    ****     (void)Cy_TCPWM_Counter_Init(Timer_HW, Timer_CNT_NUM, &Timer_config);
 162              		.loc 1 64 0
 163 0028 144C     		ldr	r4, .L13+12
 164 002a 154A     		ldr	r2, .L13+16
 165 002c 0021     		movs	r1, #0
 166 002e 2046     		mov	r0, r4
 167 0030 FFF7FEFF 		bl	Cy_TCPWM_Counter_Init
 168              	.LVL10:
 169              	.LBB30:
 170              	.LBB31:
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** }
 171              		.loc 2 379 0
 172 0034 0123     		movs	r3, #1
 173 0036 A360     		str	r3, [r4, #8]
 174              	.LVL11:
 175              	.LBE31:
 176              	.LBE30:
 177              	.LBB32:
 178              	.LBB33:
 179              		.file 6 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm_counter.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \file cy_tcpwm_counter.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \version 1.0.1
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \brief
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The header file of the TCPWM Timer Counter driver.
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** ********************************************************************************
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \copyright
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * You may use this file only in accordance with the license, terms, conditions,
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * disclaimers, and limitations in the end user license agreement accompanying
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * the software package with which this file was provided.
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *******************************************************************************/
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** #if !defined(CY_TCPWM_COUNTER_H)
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** #define CY_TCPWM_COUNTER_H
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** #include "cy_tcpwm.h"
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** #if defined(__cplusplus)
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** extern "C" {
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** #endif
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /**
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \addtogroup group_tcpwm_counter
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \{
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Driver API for Timer/Counter.
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** */
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /**
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \defgroup group_tcpwm_macros_counter          Macros
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \defgroup group_tcpwm_functions_counter       Functions
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \defgroup group_tcpwm_data_structures_counter Data Structures
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \} */
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 74


  37:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /**
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \addtogroup group_tcpwm_data_structures_counter
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \{
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** */
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /** Counter Timer configuration structure */
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** typedef struct cy_stc_tcpwm_counter_config
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** {
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     uint32_t    period;             /**< Sets the period of the counter */
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     /** Sets the clock prescaler inside the TCWPM block. See \ref group_tcpwm_counter_clk_prescaler
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     uint32_t    clockPrescaler;     
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     uint32_t    runMode;            /**< Sets the Counter Timer Run mode. See \ref group_tcpwm_coun
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     uint32_t    countDirection;     /**< Sets the counter direction. See \ref group_tcpwm_counter_d
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     /** The counter can either compare or capture a value. See \ref group_tcpwm_counter_compare_cap
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     uint32_t    compareOrCapture;   
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     uint32_t    compare0;           /**< Sets the value for Compare0*/
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     uint32_t    compare1;           /**< Sets the value for Compare1*/
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     bool        enableCompareSwap;  /**< If enabled, the compare values are swapped each time the c
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     /** Enabled an interrupt on the terminal count, capture or compare. See \ref group_tcpwm_interr
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     uint32_t    interruptSources;
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     uint32_t    captureInputMode;   /**< Configures how the capture input behaves. See \ref group_t
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     /** Selects which input the capture uses, the inputs are device-specific. See \ref group_tcpwm_
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     uint32_t    captureInput;
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     uint32_t    reloadInputMode;    /**< Configures how the reload input behaves. See \ref group_tc
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     /** Selects which input the reload uses, the inputs are device-specific. See \ref group_tcpwm_i
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     uint32_t    reloadInput;
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     uint32_t    startInputMode;     /**< Configures how the start input behaves. See \ref group_tcp
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     /** Selects which input the start uses, the inputs are device-specific. See \ref group_tcpwm_in
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     uint32_t    startInput;
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     uint32_t    stopInputMode;      /**< Configures how the stop input behaves. See \ref group_tcpw
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     /** Selects which input the stop uses, the inputs are device-specific. See \ref group_tcpwm_inp
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     uint32_t    stopInput;
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     uint32_t    countInputMode;     /**< Configures how the count input behaves. See \ref group_tcp
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     /** Selects which input the count uses, the inputs are device-specific. See \ref group_tcpwm_in
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     uint32_t    countInput;
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** }cy_stc_tcpwm_counter_config_t;
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /** \} group_tcpwm_data_structures_counter */
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /**
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \addtogroup group_tcpwm_macros_counter
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \{
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \defgroup group_tcpwm_counter_run_modes Counter Run Modes
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \{
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Run modes for the counter timer.
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** */
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** #define CY_TCPWM_COUNTER_ONESHOT                (1U)    /**< Counter runs once and then stops */
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** #define CY_TCPWM_COUNTER_CONTINUOUS             (0U)    /**< Counter runs forever */
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /** \} group_tcpwm_counter_run_modes */
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /** \defgroup group_tcpwm_counter_direction Counter Direction
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The counter directions.
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \{
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** */
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** #define CY_TCPWM_COUNTER_COUNT_UP               (0U)    /**< Counter counts up */
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** #define CY_TCPWM_COUNTER_COUNT_DOWN             (1U)    /**< Counter counts down */
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /** Counter counts up and down terminal count only occurs on underflow. */
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** #define CY_TCPWM_COUNTER_COUNT_UP_DOWN_1        (2U)
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 75


  94:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /** Counter counts up and down terminal count occurs on both overflow and underflow. */
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** #define CY_TCPWM_COUNTER_COUNT_UP_DOWN_2        (3U)
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /** \} group_tcpwm_counter_direction */
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /** \defgroup group_tcpwm_counter_clk_prescalers Counter CLK Prescalers
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \{
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The clock prescaler values.
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** */
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** #define CY_TCPWM_COUNTER_PRESCALER_DIVBY_1      (0U) /**< Divide by 1 */
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** #define CY_TCPWM_COUNTER_PRESCALER_DIVBY_2      (1U) /**< Divide by 2 */
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** #define CY_TCPWM_COUNTER_PRESCALER_DIVBY_4      (2U) /**< Divide by 4 */
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** #define CY_TCPWM_COUNTER_PRESCALER_DIVBY_8      (3U) /**< Divide by 8 */
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** #define CY_TCPWM_COUNTER_PRESCALER_DIVBY_16     (4U) /**< Divide by 16 */
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** #define CY_TCPWM_COUNTER_PRESCALER_DIVBY_32     (5U) /**< Divide by 32 */
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** #define CY_TCPWM_COUNTER_PRESCALER_DIVBY_64     (6U) /**< Divide by 64 */
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** #define CY_TCPWM_COUNTER_PRESCALER_DIVBY_128    (7U) /**< Divide by 128 */
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /** \} group_tcpwm_counter_clk_prescalers */
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /** \defgroup group_tcpwm_counter_compare_capture Counter Compare Capture
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \{
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * A compare or capture mode.
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** */
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** #define CY_TCPWM_COUNTER_MODE_CAPTURE           (2U)  /**< Timer/Counter is in Capture Mode */
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** #define CY_TCPWM_COUNTER_MODE_COMPARE           (0U)  /**< Timer/Counter is in Compare Mode */
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /** \} group_tcpwm_counter_compare_capture */
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /** \defgroup group_tcpwm_counter_status Counter Status
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \{
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The counter status.
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** */
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** #define CY_TCPWM_COUNTER_STATUS_DOWN_COUNTING   (0x1UL)        /**< Timer/Counter is down counting 
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** #define CY_TCPWM_COUNTER_STATUS_UP_COUNTING     (0x2UL)        /**< Timer/Counter is up counting */
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /** Timer/Counter is running */
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** #define CY_TCPWM_COUNTER_STATUS_COUNTER_RUNNING (TCPWM_CNT_STATUS_RUNNING_Msk)
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /** \} group_tcpwm_counter_status */
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /** \} group_tcpwm_macros_counter */
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /*******************************************************************************
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *        Function Prototypes
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *******************************************************************************/
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /**
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \addtogroup group_tcpwm_functions_counter
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \{
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** */
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** cy_en_tcpwm_status_t Cy_TCPWM_Counter_Init(TCPWM_Type *base, uint32_t cntNum, 
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****                                            cy_stc_tcpwm_counter_config_t const *config);
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** void Cy_TCPWM_Counter_DeInit(TCPWM_Type *base, uint32_t cntNum, cy_stc_tcpwm_counter_config_t const
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE void Cy_TCPWM_Counter_Enable(TCPWM_Type *base, uint32_t cntNum);
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE void Cy_TCPWM_Counter_Disable(TCPWM_Type *base, uint32_t cntNum);
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE uint32_t Cy_TCPWM_Counter_GetStatus(TCPWM_Type const *base, uint32_t cntNum);
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE uint32_t Cy_TCPWM_Counter_GetCapture(TCPWM_Type const *base, uint32_t cntNum);
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE uint32_t Cy_TCPWM_Counter_GetCaptureBuf(TCPWM_Type const *base, uint32_t cntNum);
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE void Cy_TCPWM_Counter_SetCompare0(TCPWM_Type *base, uint32_t cntNum, uint32_t compa
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE uint32_t Cy_TCPWM_Counter_GetCompare0(TCPWM_Type const *base, uint32_t cntNum);
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 76


 151:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE void Cy_TCPWM_Counter_SetCompare1(TCPWM_Type *base, uint32_t cntNum, uint32_t compa
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE uint32_t Cy_TCPWM_Counter_GetCompare1(TCPWM_Type const *base, uint32_t cntNum);
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE void Cy_TCPWM_Counter_EnableCompareSwap(TCPWM_Type *base, uint32_t cntNum, bool ena
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE void Cy_TCPWM_Counter_SetCounter(TCPWM_Type *base, uint32_t cntNum, uint32_t count)
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE uint32_t Cy_TCPWM_Counter_GetCounter(TCPWM_Type const *base, uint32_t cntNum);
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE void Cy_TCPWM_Counter_SetPeriod(TCPWM_Type *base, uint32_t cntNum, uint32_t period)
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE uint32_t Cy_TCPWM_Counter_GetPeriod(TCPWM_Type const *base, uint32_t cntNum);
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /*******************************************************************************
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Function Name: Cy_TCPWM_Counter_Enable
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** ****************************************************************************//**
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Enables the counter in the TCPWM block for the Counter operation.
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param base
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The pointer to a TCPWM instance.
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param cntNum 
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The Counter instance number in the selected TCPWM.
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \funcusage
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \snippet tcpwm/tcpwm_v1_0_counter_sut_01.cydsn/main_cm4.c snippet_Cy_TCPWM_Counter_Init
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *******************************************************************************/
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE void Cy_TCPWM_Counter_Enable(TCPWM_Type *base, uint32_t cntNum)
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** {
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     base->CTRL_SET = (1UL << cntNum);    
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** }
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /*******************************************************************************
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Function Name: Cy_TCPWM_Counter_Disable
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** ****************************************************************************//**
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Disables the counter in the TCPWM block.
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param base
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The pointer to a TCPWM instance.
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param cntNum 
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The Counter instance number in the selected TCPWM.
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \funcusage
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \snippet tcpwm/tcpwm_v1_0_counter_sut_01.cydsn/main_cm4.c snippet_Cy_TCPWM_Counter_DeInit
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *******************************************************************************/
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE void Cy_TCPWM_Counter_Disable(TCPWM_Type *base, uint32_t cntNum)
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** {
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     base->CTRL_CLR = (1UL << cntNum);
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** }
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /*******************************************************************************
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Function Name: Cy_TCPWM_Counter_GetStatus
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** ****************************************************************************//**
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 77


 208:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Returns the status of the Counter Timer.
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param base
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The pointer to a TCPWM instance.
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param cntNum 
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The Counter instance number in the selected TCPWM.
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \return
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The status. See \ref group_tcpwm_counter_status
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \funcusage
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \snippet tcpwm/tcpwm_v1_0_counter_sut_01.cydsn/main_cm4.c snippet_Cy_TCPWM_Counter_GetStatus
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *******************************************************************************/
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE uint32_t Cy_TCPWM_Counter_GetStatus(TCPWM_Type const  *base, uint32_t cntNum)
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** {
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     uint32_t status = base->CNT[cntNum].STATUS;
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     /* Generates proper up counting status. Is not generated by HW */
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     status &= ~CY_TCPWM_COUNTER_STATUS_UP_COUNTING;
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     status |= ((~status & CY_TCPWM_COUNTER_STATUS_DOWN_COUNTING & (status >> TCPWM_CNT_STATUS_RUNNI
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****                CY_TCPWM_CNT_STATUS_UP_POS);
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     return(status);
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** }
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /*******************************************************************************
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Function Name: Cy_TCPWM_Counter_GetCapture
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** ****************************************************************************//**
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Returns the capture value when the capture mode is enabled.
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param base
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The pointer to a TCPWM instance.
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param cntNum 
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The Counter instance number in the selected TCPWM.
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \return
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The capture value.
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \funcusage
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \snippet tcpwm/tcpwm_v1_0_counter_sut_01.cydsn/main_cm4.c snippet_Cy_TCPWM_Counter_Capture
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *******************************************************************************/
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE uint32_t Cy_TCPWM_Counter_GetCapture(TCPWM_Type const  *base, uint32_t cntNum)
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** {
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     return(base->CNT[cntNum].CC);
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** }
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /*******************************************************************************
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Function Name: Cy_TCPWM_Counter_GetCaptureBuf
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** ****************************************************************************//**
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 78


 265:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Returns the buffered capture value when the capture mode is enabled.
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param base
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The pointer to a TCPWM instance.
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param cntNum 
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The Counter instance number in the selected TCPWM.
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \return
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The buffered capture value.
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \funcusage
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \snippet tcpwm/tcpwm_v1_0_counter_sut_01.cydsn/main_cm4.c snippet_Cy_TCPWM_Counter_Capture
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *******************************************************************************/
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE uint32_t Cy_TCPWM_Counter_GetCaptureBuf(TCPWM_Type const  *base, uint32_t cntNum)
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** {
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     return(base->CNT[cntNum].CC_BUFF);
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** }
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /*******************************************************************************
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Function Name: Cy_TCPWM_Counter_SetCompare0
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** ****************************************************************************//**
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Sets the compare value for Compare0 when the compare mode is enabled.
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param base
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The pointer to a TCPWM instance.
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param cntNum 
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The Counter instance number in the selected TCPWM.
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param compare0
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The Compare0 value.
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \funcusage
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \snippet tcpwm/tcpwm_v1_0_counter_sut_01.cydsn/main_cm4.c snippet_Cy_TCPWM_Counter_SetCompare0
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *******************************************************************************/
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE void Cy_TCPWM_Counter_SetCompare0(TCPWM_Type *base, uint32_t cntNum,  uint32_t comp
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** {
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     base->CNT[cntNum].CC = compare0;
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** }
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /*******************************************************************************
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Function Name: Cy_TCPWM_Counter_GetCompare0
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** ****************************************************************************//**
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Returns compare value 0.
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param base
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The pointer to a TCPWM instance.
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param cntNum 
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The Counter instance number in the selected TCPWM.
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 79


 322:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \return
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Compare value 0.
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \funcusage
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \snippet tcpwm/tcpwm_v1_0_counter_sut_01.cydsn/main_cm4.c snippet_Cy_TCPWM_Counter_SetCompare0
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *******************************************************************************/
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE uint32_t Cy_TCPWM_Counter_GetCompare0(TCPWM_Type const  *base, uint32_t cntNum)
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** {
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     return(base->CNT[cntNum].CC);
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** }
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /*******************************************************************************
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Function Name: Cy_TCPWM_Counter_SetCompare1
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** ****************************************************************************//**
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Sets the compare value for Compare1 when the compare mode is enabled.
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param base
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The pointer to a TCPWM instance.
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param cntNum 
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The Counter instance number in the selected TCPWM.
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param compare1
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The Compare1 value.
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \funcusage
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \snippet tcpwm/tcpwm_v1_0_counter_sut_01.cydsn/main_cm4.c snippet_Cy_TCPWM_Counter_SetCompare1
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *******************************************************************************/
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE void Cy_TCPWM_Counter_SetCompare1(TCPWM_Type *base, uint32_t cntNum,  uint32_t comp
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** {
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     base->CNT[cntNum].CC_BUFF = compare1;
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** }
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /*******************************************************************************
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Function Name: Cy_TCPWM_Counter_GetCompare1
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** ****************************************************************************//**
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Returns compare value 1.
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param base
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The pointer to a TCPWM instance.
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param cntNum 
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The Counter instance number in the selected TCPWM.
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \return
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Compare value 1.
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \funcusage
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \snippet tcpwm/tcpwm_v1_0_counter_sut_01.cydsn/main_cm4.c snippet_Cy_TCPWM_Counter_SetCompare1
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 80


 379:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *******************************************************************************/
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE uint32_t Cy_TCPWM_Counter_GetCompare1(TCPWM_Type const  *base, uint32_t cntNum)
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** {
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     return(base->CNT[cntNum].CC_BUFF);
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** }
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /*******************************************************************************
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Function Name: Cy_TCPWM_Counter_EnableCompareSwap
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** ****************************************************************************//**
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Enables the comparison swap when the comparison value is true.
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param base
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The pointer to a TCPWM instance.
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param cntNum 
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The Counter instance number in the selected TCPWM.
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param enable
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * true = swap enabled, false = swap disabled
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \funcusage
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \snippet tcpwm/tcpwm_v1_0_counter_sut_01.cydsn/main_cm4.c snippet_Cy_TCPWM_Counter_EnableCompareS
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *******************************************************************************/
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE void Cy_TCPWM_Counter_EnableCompareSwap(TCPWM_Type *base, uint32_t cntNum,  bool en
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** {
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     if (enable)
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     {
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****         base->CNT[cntNum].CTRL |=  TCPWM_CNT_CTRL_AUTO_RELOAD_CC_Msk;
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     }
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     else
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     {
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****         base->CNT[cntNum].CTRL &= ~TCPWM_CNT_CTRL_AUTO_RELOAD_CC_Msk;
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     }
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** }
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /*******************************************************************************
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Function Name: Cy_TCPWM_Counter_SetCounter
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** ****************************************************************************//**
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Sets the value of the counter.
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param base
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The pointer to a TCPWM instance.
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param cntNum 
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The Counter instance number in the selected TCPWM.
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param count
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The value to write into the counter.
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \funcusage
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \snippet tcpwm/tcpwm_v1_0_counter_sut_01.cydsn/main_cm4.c snippet_Cy_TCPWM_Counter_SetCounter
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 81


 436:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *******************************************************************************/
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE void Cy_TCPWM_Counter_SetCounter(TCPWM_Type *base, uint32_t cntNum, uint32_t count)
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** {
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     base->CNT[cntNum].COUNTER = count;
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** }
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /*******************************************************************************
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Function Name: Cy_TCPWM_Counter_GetCounter
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** ****************************************************************************//**
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Returns the value in the counter.
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param base
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The pointer to a TCPWM instance.
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param cntNum 
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The Counter instance number in the selected TCPWM.
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \return
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The current counter value.
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \funcusage
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \snippet tcpwm/tcpwm_v1_0_counter_sut_01.cydsn/main_cm4.c snippet_Cy_TCPWM_Counter_GetCounter
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *******************************************************************************/
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE uint32_t Cy_TCPWM_Counter_GetCounter(TCPWM_Type const  *base, uint32_t cntNum)
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** {
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     return(base->CNT[cntNum].COUNTER);
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** }
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** 
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** /*******************************************************************************
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Function Name: Cy_TCPWM_Counter_SetPeriod
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** ****************************************************************************//**
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * Sets the value of the period register.
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param base
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The pointer to a TCPWM instance.
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param cntNum 
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The Counter instance number in the selected TCPWM.
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \param period
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * The value to write into a period.
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \funcusage
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** * \snippet tcpwm/tcpwm_v1_0_counter_sut_01.cydsn/main_cm4.c snippet_Cy_TCPWM_Counter_SetPeriod
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** *******************************************************************************/
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** __STATIC_INLINE void Cy_TCPWM_Counter_SetPeriod(TCPWM_Type *base, uint32_t cntNum,  uint32_t period
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h **** {
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm_counter.h ****     base->CNT[cntNum].PERIOD = period;
 180              		.loc 6 489 0
 181 0038 40F2E733 		movw	r3, #999
 182 003c C4F81431 		str	r3, [r4, #276]
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 82


 183              	.LBE33:
 184              	.LBE32:
  53:main_cm4.c    ****     
 185              		.loc 1 53 0
 186 0040 4FF47A74 		mov	r4, #1000
 187              	.LVL12:
 188              	.L10:
  65:main_cm4.c    ****     Cy_TCPWM_Enable_Multiple(Timer_HW, Timer_CNT_MASK); 
  66:main_cm4.c    ****     
  67:main_cm4.c    ****     Cy_TCPWM_Counter_SetPeriod(Timer_HW, Timer_CNT_NUM, TIMER_PERIOD_MSEC - 1);
  68:main_cm4.c    ****     
  69:main_cm4.c    ****     
  70:main_cm4.c    ****     
  71:main_cm4.c    ****     for(;;)
  72:main_cm4.c    ****     {
  73:main_cm4.c    ****          if(interrupt_flag)
 189              		.loc 1 73 0
 190 0044 0F4B     		ldr	r3, .L13+20
 191 0046 1B68     		ldr	r3, [r3]
 192 0048 53B1     		cbz	r3, .L9
  74:main_cm4.c    ****         {
  75:main_cm4.c    ****             interrupt_flag = false;
 193              		.loc 1 75 0
 194 004a 0022     		movs	r2, #0
 195 004c 0D4B     		ldr	r3, .L13+20
 196 004e 1A60     		str	r2, [r3]
  76:main_cm4.c    ****             if(DELAY_LONG == delayMs)
 197              		.loc 1 76 0
 198 0050 B4F57A7F 		cmp	r4, #1000
 199 0054 02D1     		bne	.L11
  77:main_cm4.c    ****             {
  78:main_cm4.c    ****                 delayMs = DELAY_SHORT;
 200              		.loc 1 78 0
 201 0056 4FF4FA74 		mov	r4, #500
 202              	.LVL13:
 203 005a 01E0     		b	.L9
 204              	.LVL14:
 205              	.L11:
  79:main_cm4.c    ****             }
  80:main_cm4.c    ****             else
  81:main_cm4.c    ****             {
  82:main_cm4.c    ****                 delayMs = DELAY_LONG;
 206              		.loc 1 82 0
 207 005c 4FF47A74 		mov	r4, #1000
 208              	.LVL15:
 209              	.L9:
  83:main_cm4.c    ****             }
  84:main_cm4.c    ****         }
  85:main_cm4.c    ****         
  86:main_cm4.c    ****         /* 
  87:main_cm4.c    ****         for (count = 0; count < RED_LED_BLINK_COUNT; count++)
  88:main_cm4.c    ****         {
  89:main_cm4.c    ****             Cy_GPIO_Write(LED_Blue_PORT, LED_Blue_NUM, LED_ON);
  90:main_cm4.c    ****             Cy_SysLib_Delay(delayMs);
  91:main_cm4.c    ****             Cy_GPIO_Write(LED_Blue_PORT, LED_Blue_NUM, LED_OFF);
  92:main_cm4.c    ****             Cy_SysLib_Delay(delayMs);
  93:main_cm4.c    ****         }
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 83


  94:main_cm4.c    ****         */
  95:main_cm4.c    ****         Cy_SysPm_Sleep(CY_SYSPM_WAIT_FOR_INTERRUPT);
 210              		.loc 1 95 0
 211 0060 0020     		movs	r0, #0
 212 0062 FFF7FEFF 		bl	Cy_SysPm_Sleep
 213              	.LVL16:
 214              	.LBB34:
 215              	.LBB35:
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/tcpwm/cy_tcpwm.h **** }
 216              		.loc 2 424 0
 217 0066 0122     		movs	r2, #1
 218 0068 044B     		ldr	r3, .L13+12
 219 006a 9A61     		str	r2, [r3, #24]
 220 006c EAE7     		b	.L10
 221              	.L14:
 222 006e 00BF     		.align	2
 223              	.L13:
 224 0070 00000000 		.word	isrTimer_cfg
 225 0074 00000000 		.word	TimerInterruptHandler
 226 0078 00E100E0 		.word	-536813312
 227 007c 00003840 		.word	1077411840
 228 0080 00000000 		.word	Timer_config
 229 0084 00000000 		.word	.LANCHOR0
 230              	.LBE35:
 231              	.LBE34:
 232              		.cfi_endproc
 233              	.LFE392:
 234              		.size	main, .-main
 235              		.global	interrupt_flag
 236              		.bss
 237              		.align	2
 238              		.set	.LANCHOR0,. + 0
 239              		.type	interrupt_flag, %object
 240              		.size	interrupt_flag, 4
 241              	interrupt_flag:
 242 0000 00000000 		.space	4
 243              		.text
 244              	.Letext0:
 245              		.file 7 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/psoc63/include/cy8c6347bzi_bld53.h"
 246              		.file 8 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 247              		.file 9 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 248              		.file 10 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/ip/cyip_gpio.h"
 249              		.file 11 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/ip/cyip_tcpwm.h"
 250              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 251              		.file 13 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 252              		.file 14 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syspm/cy_syspm.h"
 253              		.file 15 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
 254              		.file 16 "Generated_Source\\PSoC6/Timer.h"
 255              		.section	.debug_info,"",%progbits
 256              	.Ldebug_info0:
 257 0000 B60D0000 		.4byte	0xdb6
 258 0004 0400     		.2byte	0x4
 259 0006 00000000 		.4byte	.Ldebug_abbrev0
 260 000a 04       		.byte	0x4
 261 000b 01       		.uleb128 0x1
 262 000c 6C030000 		.4byte	.LASF286
 263 0010 0C       		.byte	0xc
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 84


 264 0011 C0000000 		.4byte	.LASF287
 265 0015 7B0B0000 		.4byte	.LASF288
 266 0019 00000000 		.4byte	.Ldebug_ranges0+0
 267 001d 00000000 		.4byte	0
 268 0021 00000000 		.4byte	.Ldebug_line0
 269 0025 02       		.uleb128 0x2
 270 0026 02       		.byte	0x2
 271 0027 E6030000 		.4byte	0x3e6
 272 002b 07       		.byte	0x7
 273 002c 24       		.byte	0x24
 274 002d E6030000 		.4byte	0x3e6
 275 0031 03       		.uleb128 0x3
 276 0032 CC130000 		.4byte	.LASF0
 277 0036 71       		.sleb128 -15
 278 0037 03       		.uleb128 0x3
 279 0038 B70F0000 		.4byte	.LASF1
 280 003c 72       		.sleb128 -14
 281 003d 03       		.uleb128 0x3
 282 003e 08140000 		.4byte	.LASF2
 283 0042 73       		.sleb128 -13
 284 0043 03       		.uleb128 0x3
 285 0044 5C040000 		.4byte	.LASF3
 286 0048 74       		.sleb128 -12
 287 0049 03       		.uleb128 0x3
 288 004a 580C0000 		.4byte	.LASF4
 289 004e 75       		.sleb128 -11
 290 004f 03       		.uleb128 0x3
 291 0050 CB120000 		.4byte	.LASF5
 292 0054 76       		.sleb128 -10
 293 0055 03       		.uleb128 0x3
 294 0056 65060000 		.4byte	.LASF6
 295 005a 7B       		.sleb128 -5
 296 005b 03       		.uleb128 0x3
 297 005c B9120000 		.4byte	.LASF7
 298 0060 7C       		.sleb128 -4
 299 0061 03       		.uleb128 0x3
 300 0062 4E030000 		.4byte	.LASF8
 301 0066 7E       		.sleb128 -2
 302 0067 03       		.uleb128 0x3
 303 0068 CE110000 		.4byte	.LASF9
 304 006c 7F       		.sleb128 -1
 305 006d 04       		.uleb128 0x4
 306 006e 73150000 		.4byte	.LASF10
 307 0072 00       		.byte	0
 308 0073 04       		.uleb128 0x4
 309 0074 610D0000 		.4byte	.LASF11
 310 0078 01       		.byte	0x1
 311 0079 04       		.uleb128 0x4
 312 007a 5F020000 		.4byte	.LASF12
 313 007e 02       		.byte	0x2
 314 007f 04       		.uleb128 0x4
 315 0080 EF100000 		.4byte	.LASF13
 316 0084 03       		.byte	0x3
 317 0085 04       		.uleb128 0x4
 318 0086 D6080000 		.4byte	.LASF14
 319 008a 04       		.byte	0x4
 320 008b 04       		.uleb128 0x4
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 85


 321 008c BE140000 		.4byte	.LASF15
 322 0090 05       		.byte	0x5
 323 0091 04       		.uleb128 0x4
 324 0092 D20C0000 		.4byte	.LASF16
 325 0096 06       		.byte	0x6
 326 0097 04       		.uleb128 0x4
 327 0098 D8040000 		.4byte	.LASF17
 328 009c 07       		.byte	0x7
 329 009d 04       		.uleb128 0x4
 330 009e 68100000 		.4byte	.LASF18
 331 00a2 08       		.byte	0x8
 332 00a3 04       		.uleb128 0x4
 333 00a4 81080000 		.4byte	.LASF19
 334 00a8 09       		.byte	0x9
 335 00a9 04       		.uleb128 0x4
 336 00aa F2080000 		.4byte	.LASF20
 337 00ae 0A       		.byte	0xa
 338 00af 04       		.uleb128 0x4
 339 00b0 E5060000 		.4byte	.LASF21
 340 00b4 0B       		.byte	0xb
 341 00b5 04       		.uleb128 0x4
 342 00b6 310F0000 		.4byte	.LASF22
 343 00ba 0C       		.byte	0xc
 344 00bb 04       		.uleb128 0x4
 345 00bc F4040000 		.4byte	.LASF23
 346 00c0 0D       		.byte	0xd
 347 00c1 04       		.uleb128 0x4
 348 00c2 20100000 		.4byte	.LASF24
 349 00c6 0E       		.byte	0xe
 350 00c7 04       		.uleb128 0x4
 351 00c8 AA020000 		.4byte	.LASF25
 352 00cc 0F       		.byte	0xf
 353 00cd 04       		.uleb128 0x4
 354 00ce 8D130000 		.4byte	.LASF26
 355 00d2 10       		.byte	0x10
 356 00d3 04       		.uleb128 0x4
 357 00d4 200B0000 		.4byte	.LASF27
 358 00d8 11       		.byte	0x11
 359 00d9 04       		.uleb128 0x4
 360 00da 47040000 		.4byte	.LASF28
 361 00de 12       		.byte	0x12
 362 00df 04       		.uleb128 0x4
 363 00e0 040B0000 		.4byte	.LASF29
 364 00e4 13       		.byte	0x13
 365 00e5 04       		.uleb128 0x4
 366 00e6 43020000 		.4byte	.LASF30
 367 00ea 14       		.byte	0x14
 368 00eb 04       		.uleb128 0x4
 369 00ec 30060000 		.4byte	.LASF31
 370 00f0 15       		.byte	0x15
 371 00f1 04       		.uleb128 0x4
 372 00f2 2C090000 		.4byte	.LASF32
 373 00f6 16       		.byte	0x16
 374 00f7 04       		.uleb128 0x4
 375 00f8 21020000 		.4byte	.LASF33
 376 00fc 17       		.byte	0x17
 377 00fd 04       		.uleb128 0x4
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 86


 378 00fe 4E0F0000 		.4byte	.LASF34
 379 0102 18       		.byte	0x18
 380 0103 04       		.uleb128 0x4
 381 0104 BD0B0000 		.4byte	.LASF35
 382 0108 19       		.byte	0x19
 383 0109 04       		.uleb128 0x4
 384 010a 08010000 		.4byte	.LASF36
 385 010e 1A       		.byte	0x1a
 386 010f 04       		.uleb128 0x4
 387 0110 8A070000 		.4byte	.LASF37
 388 0114 1B       		.byte	0x1b
 389 0115 04       		.uleb128 0x4
 390 0116 5B160000 		.4byte	.LASF38
 391 011a 1C       		.byte	0x1c
 392 011b 04       		.uleb128 0x4
 393 011c 39130000 		.4byte	.LASF39
 394 0120 1D       		.byte	0x1d
 395 0121 04       		.uleb128 0x4
 396 0122 360B0000 		.4byte	.LASF40
 397 0126 1E       		.byte	0x1e
 398 0127 04       		.uleb128 0x4
 399 0128 DD090000 		.4byte	.LASF41
 400 012c 1F       		.byte	0x1f
 401 012d 04       		.uleb128 0x4
 402 012e D90E0000 		.4byte	.LASF42
 403 0132 20       		.byte	0x20
 404 0133 04       		.uleb128 0x4
 405 0134 02070000 		.4byte	.LASF43
 406 0138 21       		.byte	0x21
 407 0139 04       		.uleb128 0x4
 408 013a F5140000 		.4byte	.LASF44
 409 013e 22       		.byte	0x22
 410 013f 04       		.uleb128 0x4
 411 0140 460A0000 		.4byte	.LASF45
 412 0144 23       		.byte	0x23
 413 0145 04       		.uleb128 0x4
 414 0146 BE010000 		.4byte	.LASF46
 415 014a 24       		.byte	0x24
 416 014b 04       		.uleb128 0x4
 417 014c 03100000 		.4byte	.LASF47
 418 0150 25       		.byte	0x25
 419 0151 04       		.uleb128 0x4
 420 0152 13060000 		.4byte	.LASF48
 421 0156 26       		.byte	0x26
 422 0157 04       		.uleb128 0x4
 423 0158 AF130000 		.4byte	.LASF49
 424 015c 27       		.byte	0x27
 425 015d 04       		.uleb128 0x4
 426 015e 230C0000 		.4byte	.LASF50
 427 0162 28       		.byte	0x28
 428 0163 04       		.uleb128 0x4
 429 0164 71060000 		.4byte	.LASF51
 430 0168 29       		.byte	0x29
 431 0169 04       		.uleb128 0x4
 432 016a A20C0000 		.4byte	.LASF52
 433 016e 2A       		.byte	0x2a
 434 016f 04       		.uleb128 0x4
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 87


 435 0170 C4100000 		.4byte	.LASF53
 436 0174 2B       		.byte	0x2b
 437 0175 04       		.uleb128 0x4
 438 0176 33010000 		.4byte	.LASF54
 439 017a 2C       		.byte	0x2c
 440 017b 04       		.uleb128 0x4
 441 017c 5E050000 		.4byte	.LASF55
 442 0180 2D       		.byte	0x2d
 443 0181 04       		.uleb128 0x4
 444 0182 0E0C0000 		.4byte	.LASF56
 445 0186 2E       		.byte	0x2e
 446 0187 04       		.uleb128 0x4
 447 0188 D80F0000 		.4byte	.LASF57
 448 018c 2F       		.byte	0x2f
 449 018d 04       		.uleb128 0x4
 450 018e 83160000 		.4byte	.LASF58
 451 0192 30       		.byte	0x30
 452 0193 04       		.uleb128 0x4
 453 0194 3B150000 		.4byte	.LASF59
 454 0198 31       		.byte	0x31
 455 0199 04       		.uleb128 0x4
 456 019a 73110000 		.4byte	.LASF60
 457 019e 32       		.byte	0x32
 458 019f 04       		.uleb128 0x4
 459 01a0 98090000 		.4byte	.LASF61
 460 01a4 33       		.byte	0x33
 461 01a5 04       		.uleb128 0x4
 462 01a6 32000000 		.4byte	.LASF62
 463 01aa 34       		.byte	0x34
 464 01ab 04       		.uleb128 0x4
 465 01ac 450D0000 		.4byte	.LASF63
 466 01b0 35       		.byte	0x35
 467 01b1 04       		.uleb128 0x4
 468 01b2 39120000 		.4byte	.LASF64
 469 01b6 36       		.byte	0x36
 470 01b7 04       		.uleb128 0x4
 471 01b8 67130000 		.4byte	.LASF65
 472 01bc 37       		.byte	0x37
 473 01bd 04       		.uleb128 0x4
 474 01be BA080000 		.4byte	.LASF66
 475 01c2 38       		.byte	0x38
 476 01c3 04       		.uleb128 0x4
 477 01c4 E7000000 		.4byte	.LASF67
 478 01c8 39       		.byte	0x39
 479 01c9 04       		.uleb128 0x4
 480 01ca DE130000 		.4byte	.LASF68
 481 01ce 3A       		.byte	0x3a
 482 01cf 04       		.uleb128 0x4
 483 01d0 57070000 		.4byte	.LASF69
 484 01d4 3B       		.byte	0x3b
 485 01d5 04       		.uleb128 0x4
 486 01d6 49080000 		.4byte	.LASF70
 487 01da 3C       		.byte	0x3c
 488 01db 04       		.uleb128 0x4
 489 01dc 99150000 		.4byte	.LASF71
 490 01e0 3D       		.byte	0x3d
 491 01e1 04       		.uleb128 0x4
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 88


 492 01e2 8B0D0000 		.4byte	.LASF72
 493 01e6 3E       		.byte	0x3e
 494 01e7 04       		.uleb128 0x4
 495 01e8 83020000 		.4byte	.LASF73
 496 01ec 3F       		.byte	0x3f
 497 01ed 04       		.uleb128 0x4
 498 01ee 0B110000 		.4byte	.LASF74
 499 01f2 40       		.byte	0x40
 500 01f3 04       		.uleb128 0x4
 501 01f4 0F090000 		.4byte	.LASF75
 502 01f8 41       		.byte	0x41
 503 01f9 04       		.uleb128 0x4
 504 01fa 18030000 		.4byte	.LASF76
 505 01fe 42       		.byte	0x42
 506 01ff 04       		.uleb128 0x4
 507 0200 E4110000 		.4byte	.LASF77
 508 0204 43       		.byte	0x43
 509 0205 04       		.uleb128 0x4
 510 0206 0A0A0000 		.4byte	.LASF78
 511 020a 44       		.byte	0x44
 512 020b 04       		.uleb128 0x4
 513 020c BD150000 		.4byte	.LASF79
 514 0210 45       		.byte	0x45
 515 0211 04       		.uleb128 0x4
 516 0212 A80D0000 		.4byte	.LASF80
 517 0216 46       		.byte	0x46
 518 0217 04       		.uleb128 0x4
 519 0218 AD050000 		.4byte	.LASF81
 520 021c 47       		.byte	0x47
 521 021d 04       		.uleb128 0x4
 522 021e 28110000 		.4byte	.LASF82
 523 0222 48       		.byte	0x48
 524 0223 04       		.uleb128 0x4
 525 0224 58090000 		.4byte	.LASF83
 526 0228 49       		.byte	0x49
 527 0229 04       		.uleb128 0x4
 528 022a 48010000 		.4byte	.LASF84
 529 022e 4A       		.byte	0x4a
 530 022f 04       		.uleb128 0x4
 531 0230 0E0D0000 		.4byte	.LASF85
 532 0234 4B       		.byte	0x4b
 533 0235 04       		.uleb128 0x4
 534 0236 C40D0000 		.4byte	.LASF86
 535 023a 4C       		.byte	0x4c
 536 023b 04       		.uleb128 0x4
 537 023c C9050000 		.4byte	.LASF87
 538 0240 4D       		.byte	0x4d
 539 0241 04       		.uleb128 0x4
 540 0242 4B100000 		.4byte	.LASF88
 541 0246 4E       		.byte	0x4e
 542 0247 04       		.uleb128 0x4
 543 0248 7B090000 		.4byte	.LASF89
 544 024c 4F       		.byte	0x4f
 545 024d 04       		.uleb128 0x4
 546 024e 64010000 		.4byte	.LASF90
 547 0252 50       		.byte	0x50
 548 0253 04       		.uleb128 0x4
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 89


 549 0254 7E0F0000 		.4byte	.LASF91
 550 0258 51       		.byte	0x51
 551 0259 04       		.uleb128 0x4
 552 025a 26070000 		.4byte	.LASF92
 553 025e 52       		.byte	0x52
 554 025f 04       		.uleb128 0x4
 555 0260 4E150000 		.4byte	.LASF93
 556 0264 53       		.byte	0x53
 557 0265 04       		.uleb128 0x4
 558 0266 25160000 		.4byte	.LASF94
 559 026a 54       		.byte	0x54
 560 026b 04       		.uleb128 0x4
 561 026c 630A0000 		.4byte	.LASF95
 562 0270 55       		.byte	0x55
 563 0271 04       		.uleb128 0x4
 564 0272 EE0C0000 		.4byte	.LASF96
 565 0276 56       		.byte	0x56
 566 0277 04       		.uleb128 0x4
 567 0278 2D050000 		.4byte	.LASF97
 568 027c 57       		.byte	0x57
 569 027d 04       		.uleb128 0x4
 570 027e 9D160000 		.4byte	.LASF98
 571 0282 58       		.byte	0x58
 572 0283 04       		.uleb128 0x4
 573 0284 4B0E0000 		.4byte	.LASF99
 574 0288 59       		.byte	0x59
 575 0289 04       		.uleb128 0x4
 576 028a 41160000 		.4byte	.LASF100
 577 028e 5A       		.byte	0x5a
 578 028f 04       		.uleb128 0x4
 579 0290 F40B0000 		.4byte	.LASF101
 580 0294 5B       		.byte	0x5b
 581 0295 04       		.uleb128 0x4
 582 0296 34030000 		.4byte	.LASF102
 583 029a 5C       		.byte	0x5c
 584 029b 04       		.uleb128 0x4
 585 029c 12120000 		.4byte	.LASF103
 586 02a0 5D       		.byte	0x5d
 587 02a1 04       		.uleb128 0x4
 588 02a2 A6070000 		.4byte	.LASF104
 589 02a6 5E       		.byte	0x5e
 590 02a7 04       		.uleb128 0x4
 591 02a8 E8150000 		.4byte	.LASF105
 592 02ac 5F       		.byte	0x5f
 593 02ad 04       		.uleb128 0x4
 594 02ae E10D0000 		.4byte	.LASF106
 595 02b2 60       		.byte	0x60
 596 02b3 04       		.uleb128 0x4
 597 02b4 F5020000 		.4byte	.LASF107
 598 02b8 61       		.byte	0x61
 599 02b9 04       		.uleb128 0x4
 600 02ba DB120000 		.4byte	.LASF108
 601 02be 62       		.byte	0x62
 602 02bf 04       		.uleb128 0x4
 603 02c0 E8070000 		.4byte	.LASF109
 604 02c4 63       		.byte	0x63
 605 02c5 04       		.uleb128 0x4
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 90


 606 02c6 C8160000 		.4byte	.LASF110
 607 02ca 64       		.byte	0x64
 608 02cb 04       		.uleb128 0x4
 609 02cc 6B0E0000 		.4byte	.LASF111
 610 02d0 65       		.byte	0x65
 611 02d1 04       		.uleb128 0x4
 612 02d2 86060000 		.4byte	.LASF112
 613 02d6 66       		.byte	0x66
 614 02d7 04       		.uleb128 0x4
 615 02d8 5D120000 		.4byte	.LASF113
 616 02dc 67       		.byte	0x67
 617 02dd 04       		.uleb128 0x4
 618 02de 7B0A0000 		.4byte	.LASF114
 619 02e2 68       		.byte	0x68
 620 02e3 04       		.uleb128 0x4
 621 02e4 F5010000 		.4byte	.LASF115
 622 02e8 69       		.byte	0x69
 623 02e9 04       		.uleb128 0x4
 624 02ea 0B0E0000 		.4byte	.LASF116
 625 02ee 6A       		.byte	0x6a
 626 02ef 04       		.uleb128 0x4
 627 02f0 4B060000 		.4byte	.LASF117
 628 02f4 6B       		.byte	0x6b
 629 02f5 04       		.uleb128 0x4
 630 02f6 A3140000 		.4byte	.LASF118
 631 02fa 6C       		.byte	0x6c
 632 02fb 04       		.uleb128 0x4
 633 02fc B70C0000 		.4byte	.LASF119
 634 0300 6D       		.byte	0x6d
 635 0301 04       		.uleb128 0x4
 636 0302 BD040000 		.4byte	.LASF120
 637 0306 6E       		.byte	0x6e
 638 0307 04       		.uleb128 0x4
 639 0308 02160000 		.4byte	.LASF121
 640 030c 6F       		.byte	0x6f
 641 030d 04       		.uleb128 0x4
 642 030e 66080000 		.4byte	.LASF122
 643 0312 70       		.byte	0x70
 644 0313 04       		.uleb128 0x4
 645 0314 99000000 		.4byte	.LASF123
 646 0318 71       		.byte	0x71
 647 0319 04       		.uleb128 0x4
 648 031a BE0E0000 		.4byte	.LASF124
 649 031e 72       		.byte	0x72
 650 031f 04       		.uleb128 0x4
 651 0320 72040000 		.4byte	.LASF125
 652 0324 73       		.byte	0x73
 653 0325 04       		.uleb128 0x4
 654 0326 9E120000 		.4byte	.LASF126
 655 032a 74       		.byte	0x74
 656 032b 04       		.uleb128 0x4
 657 032c E10A0000 		.4byte	.LASF127
 658 0330 75       		.byte	0x75
 659 0331 04       		.uleb128 0x4
 660 0332 520B0000 		.4byte	.LASF128
 661 0336 76       		.byte	0x76
 662 0337 04       		.uleb128 0x4
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 91


 663 0338 C3020000 		.4byte	.LASF129
 664 033c 77       		.byte	0x77
 665 033d 04       		.uleb128 0x4
 666 033e 44110000 		.4byte	.LASF130
 667 0342 78       		.byte	0x78
 668 0343 04       		.uleb128 0x4
 669 0344 8F110000 		.4byte	.LASF131
 670 0348 79       		.byte	0x79
 671 0349 04       		.uleb128 0x4
 672 034a 42140000 		.4byte	.LASF132
 673 034e 7A       		.byte	0x7a
 674 034f 04       		.uleb128 0x4
 675 0350 660C0000 		.4byte	.LASF133
 676 0354 7B       		.byte	0x7b
 677 0355 04       		.uleb128 0x4
 678 0356 8D040000 		.4byte	.LASF134
 679 035a 7C       		.byte	0x7c
 680 035b 04       		.uleb128 0x4
 681 035c F5120000 		.4byte	.LASF135
 682 0360 7D       		.byte	0x7d
 683 0361 04       		.uleb128 0x4
 684 0362 02080000 		.4byte	.LASF136
 685 0366 7E       		.byte	0x7e
 686 0367 04       		.uleb128 0x4
 687 0368 00000000 		.4byte	.LASF137
 688 036c 7F       		.byte	0x7f
 689 036d 04       		.uleb128 0x4
 690 036e 850E0000 		.4byte	.LASF138
 691 0372 80       		.byte	0x80
 692 0373 04       		.uleb128 0x4
 693 0374 BD090000 		.4byte	.LASF139
 694 0378 81       		.byte	0x81
 695 0379 04       		.uleb128 0x4
 696 037a 77120000 		.4byte	.LASF140
 697 037e 82       		.byte	0x82
 698 037f 04       		.uleb128 0x4
 699 0380 950A0000 		.4byte	.LASF141
 700 0384 83       		.byte	0x83
 701 0385 04       		.uleb128 0x4
 702 0386 CB000000 		.4byte	.LASF142
 703 038a 84       		.byte	0x84
 704 038b 04       		.uleb128 0x4
 705 038c 73070000 		.4byte	.LASF143
 706 0390 85       		.byte	0x85
 707 0391 04       		.uleb128 0x4
 708 0392 B7110000 		.4byte	.LASF144
 709 0396 86       		.byte	0x86
 710 0397 04       		.uleb128 0x4
 711 0398 C20A0000 		.4byte	.LASF145
 712 039c 87       		.byte	0x87
 713 039d 04       		.uleb128 0x4
 714 039e DE020000 		.4byte	.LASF146
 715 03a2 88       		.byte	0x88
 716 03a3 04       		.uleb128 0x4
 717 03a4 11050000 		.4byte	.LASF147
 718 03a8 89       		.byte	0x89
 719 03a9 04       		.uleb128 0x4
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 92


 720 03aa 2A140000 		.4byte	.LASF148
 721 03ae 8A       		.byte	0x8a
 722 03af 04       		.uleb128 0x4
 723 03b0 2A0D0000 		.4byte	.LASF149
 724 03b4 8B       		.byte	0x8b
 725 03b5 04       		.uleb128 0x4
 726 03b6 2E080000 		.4byte	.LASF150
 727 03ba 8C       		.byte	0x8c
 728 03bb 04       		.uleb128 0x4
 729 03bc AF060000 		.4byte	.LASF151
 730 03c0 8D       		.byte	0x8d
 731 03c1 04       		.uleb128 0x4
 732 03c2 A9100000 		.4byte	.LASF152
 733 03c6 8E       		.byte	0x8e
 734 03c7 04       		.uleb128 0x4
 735 03c8 8C0C0000 		.4byte	.LASF153
 736 03cc 8F       		.byte	0x8f
 737 03cd 04       		.uleb128 0x4
 738 03ce E6050000 		.4byte	.LASF154
 739 03d2 90       		.byte	0x90
 740 03d3 04       		.uleb128 0x4
 741 03d4 8B100000 		.4byte	.LASF155
 742 03d8 91       		.byte	0x91
 743 03d9 04       		.uleb128 0x4
 744 03da CF070000 		.4byte	.LASF156
 745 03de 92       		.byte	0x92
 746 03df 04       		.uleb128 0x4
 747 03e0 F9090000 		.4byte	.LASF157
 748 03e4 F0       		.byte	0xf0
 749 03e5 00       		.byte	0
 750 03e6 05       		.uleb128 0x5
 751 03e7 02       		.byte	0x2
 752 03e8 05       		.byte	0x5
 753 03e9 A0020000 		.4byte	.LASF158
 754 03ed 06       		.uleb128 0x6
 755 03ee 4D070000 		.4byte	.LASF160
 756 03f2 07       		.byte	0x7
 757 03f3 F4       		.byte	0xf4
 758 03f4 25000000 		.4byte	0x25
 759 03f8 05       		.uleb128 0x5
 760 03f9 01       		.byte	0x1
 761 03fa 06       		.byte	0x6
 762 03fb 17140000 		.4byte	.LASF159
 763 03ff 06       		.uleb128 0x6
 764 0400 A5130000 		.4byte	.LASF161
 765 0404 08       		.byte	0x8
 766 0405 1D       		.byte	0x1d
 767 0406 0A040000 		.4byte	0x40a
 768 040a 05       		.uleb128 0x5
 769 040b 01       		.byte	0x1
 770 040c 08       		.byte	0x8
 771 040d 0B130000 		.4byte	.LASF162
 772 0411 05       		.uleb128 0x5
 773 0412 02       		.byte	0x2
 774 0413 07       		.byte	0x7
 775 0414 58140000 		.4byte	.LASF163
 776 0418 06       		.uleb128 0x6
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 93


 777 0419 17020000 		.4byte	.LASF164
 778 041d 08       		.byte	0x8
 779 041e 3F       		.byte	0x3f
 780 041f 23040000 		.4byte	0x423
 781 0423 05       		.uleb128 0x5
 782 0424 04       		.byte	0x4
 783 0425 05       		.byte	0x5
 784 0426 750F0000 		.4byte	.LASF165
 785 042a 06       		.uleb128 0x6
 786 042b 19130000 		.4byte	.LASF166
 787 042f 08       		.byte	0x8
 788 0430 41       		.byte	0x41
 789 0431 35040000 		.4byte	0x435
 790 0435 05       		.uleb128 0x5
 791 0436 04       		.byte	0x4
 792 0437 07       		.byte	0x7
 793 0438 00120000 		.4byte	.LASF167
 794 043c 05       		.uleb128 0x5
 795 043d 08       		.byte	0x8
 796 043e 05       		.byte	0x5
 797 043f 6D0B0000 		.4byte	.LASF168
 798 0443 05       		.uleb128 0x5
 799 0444 08       		.byte	0x8
 800 0445 07       		.byte	0x7
 801 0446 82050000 		.4byte	.LASF169
 802 044a 07       		.uleb128 0x7
 803 044b 04       		.byte	0x4
 804 044c 05       		.byte	0x5
 805 044d 696E7400 		.ascii	"int\000"
 806 0451 05       		.uleb128 0x5
 807 0452 04       		.byte	0x4
 808 0453 07       		.byte	0x7
 809 0454 A6010000 		.4byte	.LASF170
 810 0458 06       		.uleb128 0x6
 811 0459 D90A0000 		.4byte	.LASF171
 812 045d 09       		.byte	0x9
 813 045e 18       		.byte	0x18
 814 045f FF030000 		.4byte	0x3ff
 815 0463 06       		.uleb128 0x6
 816 0464 55120000 		.4byte	.LASF172
 817 0468 09       		.byte	0x9
 818 0469 2C       		.byte	0x2c
 819 046a 18040000 		.4byte	0x418
 820 046e 06       		.uleb128 0x6
 821 046f B4040000 		.4byte	.LASF173
 822 0473 09       		.byte	0x9
 823 0474 30       		.byte	0x30
 824 0475 2A040000 		.4byte	0x42a
 825 0479 08       		.uleb128 0x8
 826 047a 040E     		.2byte	0xe04
 827 047c 05       		.byte	0x5
 828 047d 9401     		.2byte	0x194
 829 047f 35050000 		.4byte	0x535
 830 0483 09       		.uleb128 0x9
 831 0484 28050000 		.4byte	.LASF174
 832 0488 05       		.byte	0x5
 833 0489 9601     		.2byte	0x196
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 94


 834 048b 51050000 		.4byte	0x551
 835 048f 00       		.byte	0
 836 0490 09       		.uleb128 0x9
 837 0491 F50E0000 		.4byte	.LASF175
 838 0495 05       		.byte	0x5
 839 0496 9701     		.2byte	0x197
 840 0498 56050000 		.4byte	0x556
 841 049c 20       		.byte	0x20
 842 049d 09       		.uleb128 0x9
 843 049e 83130000 		.4byte	.LASF176
 844 04a2 05       		.byte	0x5
 845 04a3 9801     		.2byte	0x198
 846 04a5 66050000 		.4byte	0x566
 847 04a9 80       		.byte	0x80
 848 04aa 09       		.uleb128 0x9
 849 04ab 79050000 		.4byte	.LASF177
 850 04af 05       		.byte	0x5
 851 04b0 9901     		.2byte	0x199
 852 04b2 56050000 		.4byte	0x556
 853 04b6 A0       		.byte	0xa0
 854 04b7 0A       		.uleb128 0xa
 855 04b8 2A150000 		.4byte	.LASF178
 856 04bc 05       		.byte	0x5
 857 04bd 9A01     		.2byte	0x19a
 858 04bf 6B050000 		.4byte	0x56b
 859 04c3 0001     		.2byte	0x100
 860 04c5 0A       		.uleb128 0xa
 861 04c6 090F0000 		.4byte	.LASF179
 862 04ca 05       		.byte	0x5
 863 04cb 9B01     		.2byte	0x19b
 864 04cd 56050000 		.4byte	0x556
 865 04d1 2001     		.2byte	0x120
 866 04d3 0A       		.uleb128 0xa
 867 04d4 860D0000 		.4byte	.LASF180
 868 04d8 05       		.byte	0x5
 869 04d9 9C01     		.2byte	0x19c
 870 04db 70050000 		.4byte	0x570
 871 04df 8001     		.2byte	0x180
 872 04e1 0A       		.uleb128 0xa
 873 04e2 130F0000 		.4byte	.LASF181
 874 04e6 05       		.byte	0x5
 875 04e7 9D01     		.2byte	0x19d
 876 04e9 56050000 		.4byte	0x556
 877 04ed A001     		.2byte	0x1a0
 878 04ef 0A       		.uleb128 0xa
 879 04f0 88130000 		.4byte	.LASF182
 880 04f4 05       		.byte	0x5
 881 04f5 9E01     		.2byte	0x19e
 882 04f7 75050000 		.4byte	0x575
 883 04fb 0002     		.2byte	0x200
 884 04fd 0A       		.uleb128 0xa
 885 04fe 1D0F0000 		.4byte	.LASF183
 886 0502 05       		.byte	0x5
 887 0503 9F01     		.2byte	0x19f
 888 0505 7A050000 		.4byte	0x57a
 889 0509 2002     		.2byte	0x220
 890 050b 0B       		.uleb128 0xb
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 95


 891 050c 495000   		.ascii	"IP\000"
 892 050f 05       		.byte	0x5
 893 0510 A001     		.2byte	0x1a0
 894 0512 9F050000 		.4byte	0x59f
 895 0516 0003     		.2byte	0x300
 896 0518 0A       		.uleb128 0xa
 897 0519 270F0000 		.4byte	.LASF184
 898 051d 05       		.byte	0x5
 899 051e A101     		.2byte	0x1a1
 900 0520 A4050000 		.4byte	0x5a4
 901 0524 F003     		.2byte	0x3f0
 902 0526 0A       		.uleb128 0xa
 903 0527 9B0E0000 		.4byte	.LASF185
 904 052b 05       		.byte	0x5
 905 052c A201     		.2byte	0x1a2
 906 052e 4C050000 		.4byte	0x54c
 907 0532 000E     		.2byte	0xe00
 908 0534 00       		.byte	0
 909 0535 0C       		.uleb128 0xc
 910 0536 4C050000 		.4byte	0x54c
 911 053a 45050000 		.4byte	0x545
 912 053e 0D       		.uleb128 0xd
 913 053f 45050000 		.4byte	0x545
 914 0543 07       		.byte	0x7
 915 0544 00       		.byte	0
 916 0545 05       		.uleb128 0x5
 917 0546 04       		.byte	0x4
 918 0547 07       		.byte	0x7
 919 0548 DB110000 		.4byte	.LASF186
 920 054c 0E       		.uleb128 0xe
 921 054d 6E040000 		.4byte	0x46e
 922 0551 0E       		.uleb128 0xe
 923 0552 35050000 		.4byte	0x535
 924 0556 0C       		.uleb128 0xc
 925 0557 6E040000 		.4byte	0x46e
 926 055b 66050000 		.4byte	0x566
 927 055f 0D       		.uleb128 0xd
 928 0560 45050000 		.4byte	0x545
 929 0564 17       		.byte	0x17
 930 0565 00       		.byte	0
 931 0566 0E       		.uleb128 0xe
 932 0567 35050000 		.4byte	0x535
 933 056b 0E       		.uleb128 0xe
 934 056c 35050000 		.4byte	0x535
 935 0570 0E       		.uleb128 0xe
 936 0571 35050000 		.4byte	0x535
 937 0575 0E       		.uleb128 0xe
 938 0576 35050000 		.4byte	0x535
 939 057a 0C       		.uleb128 0xc
 940 057b 6E040000 		.4byte	0x46e
 941 057f 8A050000 		.4byte	0x58a
 942 0583 0D       		.uleb128 0xd
 943 0584 45050000 		.4byte	0x545
 944 0588 37       		.byte	0x37
 945 0589 00       		.byte	0
 946 058a 0C       		.uleb128 0xc
 947 058b 9A050000 		.4byte	0x59a
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 96


 948 058f 9A050000 		.4byte	0x59a
 949 0593 0D       		.uleb128 0xd
 950 0594 45050000 		.4byte	0x545
 951 0598 EF       		.byte	0xef
 952 0599 00       		.byte	0
 953 059a 0E       		.uleb128 0xe
 954 059b 58040000 		.4byte	0x458
 955 059f 0E       		.uleb128 0xe
 956 05a0 8A050000 		.4byte	0x58a
 957 05a4 0C       		.uleb128 0xc
 958 05a5 6E040000 		.4byte	0x46e
 959 05a9 B5050000 		.4byte	0x5b5
 960 05ad 0F       		.uleb128 0xf
 961 05ae 45050000 		.4byte	0x545
 962 05b2 8302     		.2byte	0x283
 963 05b4 00       		.byte	0
 964 05b5 10       		.uleb128 0x10
 965 05b6 8F150000 		.4byte	.LASF187
 966 05ba 05       		.byte	0x5
 967 05bb A301     		.2byte	0x1a3
 968 05bd 79040000 		.4byte	0x479
 969 05c1 11       		.uleb128 0x11
 970 05c2 4C050000 		.4byte	0x54c
 971 05c6 0C       		.uleb128 0xc
 972 05c7 C1050000 		.4byte	0x5c1
 973 05cb D6050000 		.4byte	0x5d6
 974 05cf 0D       		.uleb128 0xd
 975 05d0 45050000 		.4byte	0x545
 976 05d4 0F       		.byte	0xf
 977 05d5 00       		.byte	0
 978 05d6 12       		.uleb128 0x12
 979 05d7 80       		.byte	0x80
 980 05d8 0A       		.byte	0xa
 981 05d9 22       		.byte	0x22
 982 05da AA060000 		.4byte	0x6aa
 983 05de 13       		.uleb128 0x13
 984 05df 4F555400 		.ascii	"OUT\000"
 985 05e3 0A       		.byte	0xa
 986 05e4 23       		.byte	0x23
 987 05e5 4C050000 		.4byte	0x54c
 988 05e9 00       		.byte	0
 989 05ea 14       		.uleb128 0x14
 990 05eb 99050000 		.4byte	.LASF188
 991 05ef 0A       		.byte	0xa
 992 05f0 24       		.byte	0x24
 993 05f1 4C050000 		.4byte	0x54c
 994 05f5 04       		.byte	0x4
 995 05f6 14       		.uleb128 0x14
 996 05f7 7B020000 		.4byte	.LASF189
 997 05fb 0A       		.byte	0xa
 998 05fc 25       		.byte	0x25
 999 05fd 4C050000 		.4byte	0x54c
 1000 0601 08       		.byte	0x8
 1001 0602 14       		.uleb128 0x14
 1002 0603 A1100000 		.4byte	.LASF190
 1003 0607 0A       		.byte	0xa
 1004 0608 26       		.byte	0x26
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 97


 1005 0609 4C050000 		.4byte	0x54c
 1006 060d 0C       		.byte	0xc
 1007 060e 13       		.uleb128 0x13
 1008 060f 494E00   		.ascii	"IN\000"
 1009 0612 0A       		.byte	0xa
 1010 0613 27       		.byte	0x27
 1011 0614 C1050000 		.4byte	0x5c1
 1012 0618 10       		.byte	0x10
 1013 0619 14       		.uleb128 0x14
 1014 061a 9D080000 		.4byte	.LASF191
 1015 061e 0A       		.byte	0xa
 1016 061f 28       		.byte	0x28
 1017 0620 4C050000 		.4byte	0x54c
 1018 0624 14       		.byte	0x14
 1019 0625 14       		.uleb128 0x14
 1020 0626 B0080000 		.4byte	.LASF192
 1021 062a 0A       		.byte	0xa
 1022 062b 29       		.byte	0x29
 1023 062c 4C050000 		.4byte	0x54c
 1024 0630 18       		.byte	0x18
 1025 0631 14       		.uleb128 0x14
 1026 0632 5F110000 		.4byte	.LASF193
 1027 0636 0A       		.byte	0xa
 1028 0637 2A       		.byte	0x2a
 1029 0638 C1050000 		.4byte	0x5c1
 1030 063c 1C       		.byte	0x1c
 1031 063d 14       		.uleb128 0x14
 1032 063e 0F030000 		.4byte	.LASF194
 1033 0642 0A       		.byte	0xa
 1034 0643 2B       		.byte	0x2b
 1035 0644 4C050000 		.4byte	0x54c
 1036 0648 20       		.byte	0x20
 1037 0649 14       		.uleb128 0x14
 1038 064a 7D0D0000 		.4byte	.LASF195
 1039 064e 0A       		.byte	0xa
 1040 064f 2C       		.byte	0x2c
 1041 0650 4C050000 		.4byte	0x54c
 1042 0654 24       		.byte	0x24
 1043 0655 13       		.uleb128 0x13
 1044 0656 43464700 		.ascii	"CFG\000"
 1045 065a 0A       		.byte	0xa
 1046 065b 2D       		.byte	0x2d
 1047 065c 4C050000 		.4byte	0x54c
 1048 0660 28       		.byte	0x28
 1049 0661 14       		.uleb128 0x14
 1050 0662 40040000 		.4byte	.LASF196
 1051 0666 0A       		.byte	0xa
 1052 0667 2E       		.byte	0x2e
 1053 0668 4C050000 		.4byte	0x54c
 1054 066c 2C       		.byte	0x2c
 1055 066d 14       		.uleb128 0x14
 1056 066e 1E070000 		.4byte	.LASF197
 1057 0672 0A       		.byte	0xa
 1058 0673 2F       		.byte	0x2f
 1059 0674 4C050000 		.4byte	0x54c
 1060 0678 30       		.byte	0x30
 1061 0679 14       		.uleb128 0x14
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 98


 1062 067a 0F020000 		.4byte	.LASF198
 1063 067e 0A       		.byte	0xa
 1064 067f 30       		.byte	0x30
 1065 0680 4C050000 		.4byte	0x54c
 1066 0684 34       		.byte	0x34
 1067 0685 14       		.uleb128 0x14
 1068 0686 1F040000 		.4byte	.LASF199
 1069 068a 0A       		.byte	0xa
 1070 068b 31       		.byte	0x31
 1071 068c C1050000 		.4byte	0x5c1
 1072 0690 38       		.byte	0x38
 1073 0691 14       		.uleb128 0x14
 1074 0692 3D100000 		.4byte	.LASF200
 1075 0696 0A       		.byte	0xa
 1076 0697 32       		.byte	0x32
 1077 0698 4C050000 		.4byte	0x54c
 1078 069c 3C       		.byte	0x3c
 1079 069d 14       		.uleb128 0x14
 1080 069e FF0E0000 		.4byte	.LASF201
 1081 06a2 0A       		.byte	0xa
 1082 06a3 33       		.byte	0x33
 1083 06a4 AF060000 		.4byte	0x6af
 1084 06a8 40       		.byte	0x40
 1085 06a9 00       		.byte	0
 1086 06aa 0E       		.uleb128 0xe
 1087 06ab C6050000 		.4byte	0x5c6
 1088 06af 11       		.uleb128 0x11
 1089 06b0 AA060000 		.4byte	0x6aa
 1090 06b4 06       		.uleb128 0x6
 1091 06b5 A2080000 		.4byte	.LASF202
 1092 06b9 0A       		.byte	0xa
 1093 06ba 34       		.byte	0x34
 1094 06bb D6050000 		.4byte	0x5d6
 1095 06bf 15       		.uleb128 0x15
 1096 06c0 2440     		.2byte	0x4024
 1097 06c2 0A       		.byte	0xa
 1098 06c3 39       		.byte	0x39
 1099 06c4 4A070000 		.4byte	0x74a
 1100 06c8 13       		.uleb128 0x13
 1101 06c9 50525400 		.ascii	"PRT\000"
 1102 06cd 0A       		.byte	0xa
 1103 06ce 3A       		.byte	0x3a
 1104 06cf 4A070000 		.4byte	0x74a
 1105 06d3 00       		.byte	0
 1106 06d4 16       		.uleb128 0x16
 1107 06d5 69000000 		.4byte	.LASF203
 1108 06d9 0A       		.byte	0xa
 1109 06da 3B       		.byte	0x3b
 1110 06db C1050000 		.4byte	0x5c1
 1111 06df 0040     		.2byte	0x4000
 1112 06e1 16       		.uleb128 0x16
 1113 06e2 75000000 		.4byte	.LASF204
 1114 06e6 0A       		.byte	0xa
 1115 06e7 3C       		.byte	0x3c
 1116 06e8 C1050000 		.4byte	0x5c1
 1117 06ec 0440     		.2byte	0x4004
 1118 06ee 16       		.uleb128 0x16
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 99


 1119 06ef 81000000 		.4byte	.LASF205
 1120 06f3 0A       		.byte	0xa
 1121 06f4 3D       		.byte	0x3d
 1122 06f5 C1050000 		.4byte	0x5c1
 1123 06f9 0840     		.2byte	0x4008
 1124 06fb 16       		.uleb128 0x16
 1125 06fc 8D000000 		.4byte	.LASF206
 1126 0700 0A       		.byte	0xa
 1127 0701 3E       		.byte	0x3e
 1128 0702 C1050000 		.4byte	0x5c1
 1129 0706 0C40     		.2byte	0x400c
 1130 0708 16       		.uleb128 0x16
 1131 0709 5E000000 		.4byte	.LASF207
 1132 070d 0A       		.byte	0xa
 1133 070e 3F       		.byte	0x3f
 1134 070f C1050000 		.4byte	0x5c1
 1135 0713 1040     		.2byte	0x4010
 1136 0715 16       		.uleb128 0x16
 1137 0716 C6070000 		.4byte	.LASF208
 1138 071a 0A       		.byte	0xa
 1139 071b 40       		.byte	0x40
 1140 071c 4C050000 		.4byte	0x54c
 1141 0720 1440     		.2byte	0x4014
 1142 0722 16       		.uleb128 0x16
 1143 0723 FA130000 		.4byte	.LASF209
 1144 0727 0A       		.byte	0xa
 1145 0728 41       		.byte	0x41
 1146 0729 4C050000 		.4byte	0x54c
 1147 072d 1840     		.2byte	0x4018
 1148 072f 16       		.uleb128 0x16
 1149 0730 FB0D0000 		.4byte	.LASF210
 1150 0734 0A       		.byte	0xa
 1151 0735 42       		.byte	0x42
 1152 0736 C1050000 		.4byte	0x5c1
 1153 073a 1C40     		.2byte	0x401c
 1154 073c 16       		.uleb128 0x16
 1155 073d 360E0000 		.4byte	.LASF211
 1156 0741 0A       		.byte	0xa
 1157 0742 43       		.byte	0x43
 1158 0743 4C050000 		.4byte	0x54c
 1159 0747 2040     		.2byte	0x4020
 1160 0749 00       		.byte	0
 1161 074a 0C       		.uleb128 0xc
 1162 074b B4060000 		.4byte	0x6b4
 1163 074f 5A070000 		.4byte	0x75a
 1164 0753 0D       		.uleb128 0xd
 1165 0754 45050000 		.4byte	0x545
 1166 0758 7F       		.byte	0x7f
 1167 0759 00       		.byte	0
 1168 075a 06       		.uleb128 0x6
 1169 075b 24130000 		.4byte	.LASF212
 1170 075f 0A       		.byte	0xa
 1171 0760 44       		.byte	0x44
 1172 0761 BF060000 		.4byte	0x6bf
 1173 0765 12       		.uleb128 0x12
 1174 0766 40       		.byte	0x40
 1175 0767 0B       		.byte	0xb
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 100


 1176 0768 22       		.byte	0x22
 1177 0769 2D080000 		.4byte	0x82d
 1178 076d 14       		.uleb128 0x14
 1179 076e 98160000 		.4byte	.LASF213
 1180 0772 0B       		.byte	0xb
 1181 0773 23       		.byte	0x23
 1182 0774 4C050000 		.4byte	0x54c
 1183 0778 00       		.byte	0
 1184 0779 14       		.uleb128 0x14
 1185 077a B6150000 		.4byte	.LASF214
 1186 077e 0B       		.byte	0xb
 1187 077f 24       		.byte	0x24
 1188 0780 C1050000 		.4byte	0x5c1
 1189 0784 04       		.byte	0x4
 1190 0785 14       		.uleb128 0x14
 1191 0786 1D160000 		.4byte	.LASF215
 1192 078a 0B       		.byte	0xb
 1193 078b 25       		.byte	0x25
 1194 078c 4C050000 		.4byte	0x54c
 1195 0790 08       		.byte	0x8
 1196 0791 13       		.uleb128 0x13
 1197 0792 434300   		.ascii	"CC\000"
 1198 0795 0B       		.byte	0xb
 1199 0796 26       		.byte	0x26
 1200 0797 4C050000 		.4byte	0x54c
 1201 079b 0C       		.byte	0xc
 1202 079c 14       		.uleb128 0x14
 1203 079d 6B110000 		.4byte	.LASF216
 1204 07a1 0B       		.byte	0xb
 1205 07a2 27       		.byte	0x27
 1206 07a3 4C050000 		.4byte	0x54c
 1207 07a7 10       		.byte	0x10
 1208 07a8 14       		.uleb128 0x14
 1209 07a9 74090000 		.4byte	.LASF217
 1210 07ad 0B       		.byte	0xb
 1211 07ae 28       		.byte	0x28
 1212 07af 4C050000 		.4byte	0x54c
 1213 07b3 14       		.byte	0x14
 1214 07b4 14       		.uleb128 0x14
 1215 07b5 77160000 		.4byte	.LASF218
 1216 07b9 0B       		.byte	0xb
 1217 07ba 29       		.byte	0x29
 1218 07bb 4C050000 		.4byte	0x54c
 1219 07bf 18       		.byte	0x18
 1220 07c0 14       		.uleb128 0x14
 1221 07c1 1F040000 		.4byte	.LASF199
 1222 07c5 0B       		.byte	0xb
 1223 07c6 2A       		.byte	0x2a
 1224 07c7 C1050000 		.4byte	0x5c1
 1225 07cb 1C       		.byte	0x1c
 1226 07cc 14       		.uleb128 0x14
 1227 07cd DA140000 		.4byte	.LASF219
 1228 07d1 0B       		.byte	0xb
 1229 07d2 2B       		.byte	0x2b
 1230 07d3 4C050000 		.4byte	0x54c
 1231 07d7 20       		.byte	0x20
 1232 07d8 14       		.uleb128 0x14
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 101


 1233 07d9 E3140000 		.4byte	.LASF220
 1234 07dd 0B       		.byte	0xb
 1235 07de 2C       		.byte	0x2c
 1236 07df 4C050000 		.4byte	0x54c
 1237 07e3 24       		.byte	0x24
 1238 07e4 14       		.uleb128 0x14
 1239 07e5 EC140000 		.4byte	.LASF221
 1240 07e9 0B       		.byte	0xb
 1241 07ea 2D       		.byte	0x2d
 1242 07eb 4C050000 		.4byte	0x54c
 1243 07ef 28       		.byte	0x28
 1244 07f0 14       		.uleb128 0x14
 1245 07f1 FF0E0000 		.4byte	.LASF201
 1246 07f5 0B       		.byte	0xb
 1247 07f6 2E       		.byte	0x2e
 1248 07f7 C1050000 		.4byte	0x5c1
 1249 07fb 2C       		.byte	0x2c
 1250 07fc 14       		.uleb128 0x14
 1251 07fd 9D080000 		.4byte	.LASF191
 1252 0801 0B       		.byte	0xb
 1253 0802 2F       		.byte	0x2f
 1254 0803 4C050000 		.4byte	0x54c
 1255 0807 30       		.byte	0x30
 1256 0808 14       		.uleb128 0x14
 1257 0809 0F030000 		.4byte	.LASF194
 1258 080d 0B       		.byte	0xb
 1259 080e 30       		.byte	0x30
 1260 080f 4C050000 		.4byte	0x54c
 1261 0813 34       		.byte	0x34
 1262 0814 14       		.uleb128 0x14
 1263 0815 B0080000 		.4byte	.LASF192
 1264 0819 0B       		.byte	0xb
 1265 081a 31       		.byte	0x31
 1266 081b 4C050000 		.4byte	0x54c
 1267 081f 38       		.byte	0x38
 1268 0820 14       		.uleb128 0x14
 1269 0821 5F110000 		.4byte	.LASF193
 1270 0825 0B       		.byte	0xb
 1271 0826 32       		.byte	0x32
 1272 0827 C1050000 		.4byte	0x5c1
 1273 082b 3C       		.byte	0x3c
 1274 082c 00       		.byte	0
 1275 082d 06       		.uleb128 0x6
 1276 082e 24010000 		.4byte	.LASF222
 1277 0832 0B       		.byte	0xb
 1278 0833 33       		.byte	0x33
 1279 0834 65070000 		.4byte	0x765
 1280 0838 15       		.uleb128 0x15
 1281 0839 0009     		.2byte	0x900
 1282 083b 0B       		.byte	0xb
 1283 083c 38       		.byte	0x38
 1284 083d BB080000 		.4byte	0x8bb
 1285 0841 14       		.uleb128 0x14
 1286 0842 98160000 		.4byte	.LASF213
 1287 0846 0B       		.byte	0xb
 1288 0847 39       		.byte	0x39
 1289 0848 4C050000 		.4byte	0x54c
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 102


 1290 084c 00       		.byte	0
 1291 084d 14       		.uleb128 0x14
 1292 084e 44070000 		.4byte	.LASF223
 1293 0852 0B       		.byte	0xb
 1294 0853 3A       		.byte	0x3a
 1295 0854 4C050000 		.4byte	0x54c
 1296 0858 04       		.byte	0x4
 1297 0859 14       		.uleb128 0x14
 1298 085a B4090000 		.4byte	.LASF224
 1299 085e 0B       		.byte	0xb
 1300 085f 3B       		.byte	0x3b
 1301 0860 4C050000 		.4byte	0x54c
 1302 0864 08       		.byte	0x8
 1303 0865 14       		.uleb128 0x14
 1304 0866 B4000000 		.4byte	.LASF225
 1305 086a 0B       		.byte	0xb
 1306 086b 3C       		.byte	0x3c
 1307 086c 4C050000 		.4byte	0x54c
 1308 0870 0C       		.byte	0xc
 1309 0871 14       		.uleb128 0x14
 1310 0872 B3010000 		.4byte	.LASF226
 1311 0876 0B       		.byte	0xb
 1312 0877 3D       		.byte	0x3d
 1313 0878 4C050000 		.4byte	0x54c
 1314 087c 10       		.byte	0x10
 1315 087d 14       		.uleb128 0x14
 1316 087e 3A020000 		.4byte	.LASF227
 1317 0882 0B       		.byte	0xb
 1318 0883 3E       		.byte	0x3e
 1319 0884 4C050000 		.4byte	0x54c
 1320 0888 14       		.byte	0x14
 1321 0889 14       		.uleb128 0x14
 1322 088a D3090000 		.4byte	.LASF228
 1323 088e 0B       		.byte	0xb
 1324 088f 3F       		.byte	0x3f
 1325 0890 4C050000 		.4byte	0x54c
 1326 0894 18       		.byte	0x18
 1327 0895 14       		.uleb128 0x14
 1328 0896 DB010000 		.4byte	.LASF229
 1329 089a 0B       		.byte	0xb
 1330 089b 40       		.byte	0x40
 1331 089c C1050000 		.4byte	0x5c1
 1332 08a0 1C       		.byte	0x1c
 1333 08a1 14       		.uleb128 0x14
 1334 08a2 1F040000 		.4byte	.LASF199
 1335 08a6 0B       		.byte	0xb
 1336 08a7 41       		.byte	0x41
 1337 08a8 D0080000 		.4byte	0x8d0
 1338 08ac 20       		.byte	0x20
 1339 08ad 17       		.uleb128 0x17
 1340 08ae 434E5400 		.ascii	"CNT\000"
 1341 08b2 0B       		.byte	0xb
 1342 08b3 42       		.byte	0x42
 1343 08b4 D5080000 		.4byte	0x8d5
 1344 08b8 0001     		.2byte	0x100
 1345 08ba 00       		.byte	0
 1346 08bb 0C       		.uleb128 0xc
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 103


 1347 08bc C1050000 		.4byte	0x5c1
 1348 08c0 CB080000 		.4byte	0x8cb
 1349 08c4 0D       		.uleb128 0xd
 1350 08c5 45050000 		.4byte	0x545
 1351 08c9 37       		.byte	0x37
 1352 08ca 00       		.byte	0
 1353 08cb 0E       		.uleb128 0xe
 1354 08cc BB080000 		.4byte	0x8bb
 1355 08d0 11       		.uleb128 0x11
 1356 08d1 CB080000 		.4byte	0x8cb
 1357 08d5 0C       		.uleb128 0xc
 1358 08d6 2D080000 		.4byte	0x82d
 1359 08da E5080000 		.4byte	0x8e5
 1360 08de 0D       		.uleb128 0xd
 1361 08df 45050000 		.4byte	0x545
 1362 08e3 1F       		.byte	0x1f
 1363 08e4 00       		.byte	0
 1364 08e5 06       		.uleb128 0x6
 1365 08e6 40090000 		.4byte	.LASF230
 1366 08ea 0B       		.byte	0xb
 1367 08eb 43       		.byte	0x43
 1368 08ec 38080000 		.4byte	0x838
 1369 08f0 05       		.uleb128 0x5
 1370 08f1 08       		.byte	0x8
 1371 08f2 04       		.byte	0x4
 1372 08f3 250E0000 		.4byte	.LASF231
 1373 08f7 10       		.uleb128 0x10
 1374 08f8 FC0F0000 		.4byte	.LASF232
 1375 08fc 0C       		.byte	0xc
 1376 08fd C401     		.2byte	0x1c4
 1377 08ff 03090000 		.4byte	0x903
 1378 0903 05       		.uleb128 0x5
 1379 0904 01       		.byte	0x1
 1380 0905 08       		.byte	0x8
 1381 0906 03010000 		.4byte	.LASF233
 1382 090a 05       		.uleb128 0x5
 1383 090b 04       		.byte	0x4
 1384 090c 04       		.byte	0x4
 1385 090d 4D050000 		.4byte	.LASF234
 1386 0911 05       		.uleb128 0x5
 1387 0912 08       		.byte	0x8
 1388 0913 04       		.byte	0x4
 1389 0914 6C150000 		.4byte	.LASF235
 1390 0918 12       		.uleb128 0x12
 1391 0919 08       		.byte	0x8
 1392 091a 0D       		.byte	0xd
 1393 091b EB       		.byte	0xeb
 1394 091c 39090000 		.4byte	0x939
 1395 0920 14       		.uleb128 0x14
 1396 0921 FC0A0000 		.4byte	.LASF236
 1397 0925 0D       		.byte	0xd
 1398 0926 EC       		.byte	0xec
 1399 0927 ED030000 		.4byte	0x3ed
 1400 092b 00       		.byte	0
 1401 092c 14       		.uleb128 0x14
 1402 092d AA110000 		.4byte	.LASF237
 1403 0931 0D       		.byte	0xd
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 104


 1404 0932 F0       		.byte	0xf0
 1405 0933 6E040000 		.4byte	0x46e
 1406 0937 04       		.byte	0x4
 1407 0938 00       		.byte	0
 1408 0939 06       		.uleb128 0x6
 1409 093a 4E000000 		.4byte	.LASF238
 1410 093e 0D       		.byte	0xd
 1411 093f F1       		.byte	0xf1
 1412 0940 18090000 		.4byte	0x918
 1413 0944 18       		.uleb128 0x18
 1414 0945 01       		.byte	0x1
 1415 0946 0A040000 		.4byte	0x40a
 1416 094a 0E       		.byte	0xe
 1417 094b A503     		.2byte	0x3a5
 1418 094d 5E090000 		.4byte	0x95e
 1419 0951 04       		.uleb128 0x4
 1420 0952 16000000 		.4byte	.LASF239
 1421 0956 00       		.byte	0
 1422 0957 04       		.uleb128 0x4
 1423 0958 28040000 		.4byte	.LASF240
 1424 095c 01       		.byte	0x1
 1425 095d 00       		.byte	0
 1426 095e 05       		.uleb128 0x5
 1427 095f 01       		.byte	0x1
 1428 0960 02       		.byte	0x2
 1429 0961 C0070000 		.4byte	.LASF241
 1430 0965 19       		.uleb128 0x19
 1431 0966 6B140000 		.4byte	.LASF289
 1432 096a 4C       		.byte	0x4c
 1433 096b 06       		.byte	0x6
 1434 096c 2B       		.byte	0x2b
 1435 096d 560A0000 		.4byte	0xa56
 1436 0971 14       		.uleb128 0x14
 1437 0972 23140000 		.4byte	.LASF242
 1438 0976 06       		.byte	0x6
 1439 0977 2D       		.byte	0x2d
 1440 0978 6E040000 		.4byte	0x46e
 1441 097c 00       		.byte	0
 1442 097d 14       		.uleb128 0x14
 1443 097e 370A0000 		.4byte	.LASF243
 1444 0982 06       		.byte	0x6
 1445 0983 2F       		.byte	0x2f
 1446 0984 6E040000 		.4byte	0x46e
 1447 0988 04       		.byte	0x4
 1448 0989 14       		.uleb128 0x14
 1449 098a 430E0000 		.4byte	.LASF244
 1450 098e 06       		.byte	0x6
 1451 098f 30       		.byte	0x30
 1452 0990 6E040000 		.4byte	0x46e
 1453 0994 08       		.byte	0x8
 1454 0995 14       		.uleb128 0x14
 1455 0996 ED0F0000 		.4byte	.LASF245
 1456 099a 06       		.byte	0x6
 1457 099b 31       		.byte	0x31
 1458 099c 6E040000 		.4byte	0x46e
 1459 09a0 0C       		.byte	0xc
 1460 09a1 14       		.uleb128 0x14
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 105


 1461 09a2 260A0000 		.4byte	.LASF246
 1462 09a6 06       		.byte	0x6
 1463 09a7 33       		.byte	0x33
 1464 09a8 6E040000 		.4byte	0x46e
 1465 09ac 10       		.byte	0x10
 1466 09ad 14       		.uleb128 0x14
 1467 09ae 5A030000 		.4byte	.LASF247
 1468 09b2 06       		.byte	0x6
 1469 09b3 34       		.byte	0x34
 1470 09b4 6E040000 		.4byte	0x46e
 1471 09b8 14       		.byte	0x14
 1472 09b9 14       		.uleb128 0x14
 1473 09ba 63030000 		.4byte	.LASF248
 1474 09be 06       		.byte	0x6
 1475 09bf 35       		.byte	0x35
 1476 09c0 6E040000 		.4byte	0x46e
 1477 09c4 18       		.byte	0x18
 1478 09c5 14       		.uleb128 0x14
 1479 09c6 630F0000 		.4byte	.LASF249
 1480 09ca 06       		.byte	0x6
 1481 09cb 36       		.byte	0x36
 1482 09cc 5E090000 		.4byte	0x95e
 1483 09d0 1C       		.byte	0x1c
 1484 09d1 14       		.uleb128 0x14
 1485 09d2 A3040000 		.4byte	.LASF250
 1486 09d6 06       		.byte	0x6
 1487 09d7 38       		.byte	0x38
 1488 09d8 6E040000 		.4byte	0x46e
 1489 09dc 20       		.byte	0x20
 1490 09dd 14       		.uleb128 0x14
 1491 09de C6060000 		.4byte	.LASF251
 1492 09e2 06       		.byte	0x6
 1493 09e3 39       		.byte	0x39
 1494 09e4 6E040000 		.4byte	0x46e
 1495 09e8 24       		.byte	0x24
 1496 09e9 14       		.uleb128 0x14
 1497 09ea 4B090000 		.4byte	.LASF252
 1498 09ee 06       		.byte	0x6
 1499 09ef 3B       		.byte	0x3b
 1500 09f0 6E040000 		.4byte	0x46e
 1501 09f4 28       		.byte	0x28
 1502 09f5 14       		.uleb128 0x14
 1503 09f6 7C0C0000 		.4byte	.LASF253
 1504 09fa 06       		.byte	0x6
 1505 09fb 3C       		.byte	0x3c
 1506 09fc 6E040000 		.4byte	0x46e
 1507 0a00 2C       		.byte	0x2c
 1508 0a01 14       		.uleb128 0x14
 1509 0a02 A1050000 		.4byte	.LASF254
 1510 0a06 06       		.byte	0x6
 1511 0a07 3E       		.byte	0x3e
 1512 0a08 6E040000 		.4byte	0x46e
 1513 0a0c 30       		.byte	0x30
 1514 0a0d 14       		.uleb128 0x14
 1515 0a0e A0060000 		.4byte	.LASF255
 1516 0a12 06       		.byte	0x6
 1517 0a13 3F       		.byte	0x3f
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 106


 1518 0a14 6E040000 		.4byte	0x46e
 1519 0a18 34       		.byte	0x34
 1520 0a19 14       		.uleb128 0x14
 1521 0a1a BD160000 		.4byte	.LASF256
 1522 0a1e 06       		.byte	0x6
 1523 0a1f 41       		.byte	0x41
 1524 0a20 6E040000 		.4byte	0x46e
 1525 0a24 38       		.byte	0x38
 1526 0a25 14       		.uleb128 0x14
 1527 0a26 D7060000 		.4byte	.LASF257
 1528 0a2a 06       		.byte	0x6
 1529 0a2b 42       		.byte	0x42
 1530 0a2c 6E040000 		.4byte	0x46e
 1531 0a30 3C       		.byte	0x3c
 1532 0a31 14       		.uleb128 0x14
 1533 0a32 55130000 		.4byte	.LASF258
 1534 0a36 06       		.byte	0x6
 1535 0a37 44       		.byte	0x44
 1536 0a38 6E040000 		.4byte	0x46e
 1537 0a3c 40       		.byte	0x40
 1538 0a3d 14       		.uleb128 0x14
 1539 0a3e A80F0000 		.4byte	.LASF259
 1540 0a42 06       		.byte	0x6
 1541 0a43 45       		.byte	0x45
 1542 0a44 6E040000 		.4byte	0x46e
 1543 0a48 44       		.byte	0x44
 1544 0a49 14       		.uleb128 0x14
 1545 0a4a 2E130000 		.4byte	.LASF260
 1546 0a4e 06       		.byte	0x6
 1547 0a4f 47       		.byte	0x47
 1548 0a50 6E040000 		.4byte	0x46e
 1549 0a54 48       		.byte	0x48
 1550 0a55 00       		.byte	0
 1551 0a56 06       		.uleb128 0x6
 1552 0a57 A00E0000 		.4byte	.LASF261
 1553 0a5b 06       		.byte	0x6
 1554 0a5c 48       		.byte	0x48
 1555 0a5d 65090000 		.4byte	0x965
 1556 0a61 1A       		.uleb128 0x1a
 1557 0a62 2F150000 		.4byte	.LASF264
 1558 0a66 03       		.byte	0x3
 1559 0a67 6403     		.2byte	0x364
 1560 0a69 03       		.byte	0x3
 1561 0a6a 870A0000 		.4byte	0xa87
 1562 0a6e 1B       		.uleb128 0x1b
 1563 0a6f E2000000 		.4byte	.LASF262
 1564 0a73 03       		.byte	0x3
 1565 0a74 6403     		.2byte	0x364
 1566 0a76 870A0000 		.4byte	0xa87
 1567 0a7a 1B       		.uleb128 0x1b
 1568 0a7b D7130000 		.4byte	.LASF263
 1569 0a7f 03       		.byte	0x3
 1570 0a80 6403     		.2byte	0x364
 1571 0a82 6E040000 		.4byte	0x46e
 1572 0a86 00       		.byte	0
 1573 0a87 1C       		.uleb128 0x1c
 1574 0a88 04       		.byte	0x4
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 107


 1575 0a89 B4060000 		.4byte	0x6b4
 1576 0a8d 1A       		.uleb128 0x1a
 1577 0a8e 400C0000 		.4byte	.LASF265
 1578 0a92 02       		.byte	0x2
 1579 0a93 1A02     		.2byte	0x21a
 1580 0a95 03       		.byte	0x3
 1581 0a96 BF0A0000 		.4byte	0xabf
 1582 0a9a 1B       		.uleb128 0x1b
 1583 0a9b E2000000 		.4byte	.LASF262
 1584 0a9f 02       		.byte	0x2
 1585 0aa0 1A02     		.2byte	0x21a
 1586 0aa2 BF0A0000 		.4byte	0xabf
 1587 0aa6 1B       		.uleb128 0x1b
 1588 0aa7 84100000 		.4byte	.LASF266
 1589 0aab 02       		.byte	0x2
 1590 0aac 1A02     		.2byte	0x21a
 1591 0aae 6E040000 		.4byte	0x46e
 1592 0ab2 1B       		.uleb128 0x1b
 1593 0ab3 BD100000 		.4byte	.LASF267
 1594 0ab7 02       		.byte	0x2
 1595 0ab8 1A02     		.2byte	0x21a
 1596 0aba 6E040000 		.4byte	0x46e
 1597 0abe 00       		.byte	0
 1598 0abf 1C       		.uleb128 0x1c
 1599 0ac0 04       		.byte	0x4
 1600 0ac1 E5080000 		.4byte	0x8e5
 1601 0ac5 1A       		.uleb128 0x1a
 1602 0ac6 AB0A0000 		.4byte	.LASF268
 1603 0aca 03       		.byte	0x3
 1604 0acb 2106     		.2byte	0x621
 1605 0acd 03       		.byte	0x3
 1606 0ace EB0A0000 		.4byte	0xaeb
 1607 0ad2 1B       		.uleb128 0x1b
 1608 0ad3 E2000000 		.4byte	.LASF262
 1609 0ad7 03       		.byte	0x3
 1610 0ad8 2106     		.2byte	0x621
 1611 0ada 870A0000 		.4byte	0xa87
 1612 0ade 1B       		.uleb128 0x1b
 1613 0adf D7130000 		.4byte	.LASF263
 1614 0ae3 03       		.byte	0x3
 1615 0ae4 2106     		.2byte	0x621
 1616 0ae6 6E040000 		.4byte	0x46e
 1617 0aea 00       		.byte	0
 1618 0aeb 1D       		.uleb128 0x1d
 1619 0aec CB0F0000 		.4byte	.LASF290
 1620 0af0 04       		.byte	0x4
 1621 0af1 53       		.byte	0x53
 1622 0af2 03       		.byte	0x3
 1623 0af3 1A       		.uleb128 0x1a
 1624 0af4 D90B0000 		.4byte	.LASF269
 1625 0af8 06       		.byte	0x6
 1626 0af9 E701     		.2byte	0x1e7
 1627 0afb 03       		.byte	0x3
 1628 0afc 250B0000 		.4byte	0xb25
 1629 0b00 1B       		.uleb128 0x1b
 1630 0b01 E2000000 		.4byte	.LASF262
 1631 0b05 06       		.byte	0x6
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 108


 1632 0b06 E701     		.2byte	0x1e7
 1633 0b08 BF0A0000 		.4byte	0xabf
 1634 0b0c 1B       		.uleb128 0x1b
 1635 0b0d 84100000 		.4byte	.LASF266
 1636 0b11 06       		.byte	0x6
 1637 0b12 E701     		.2byte	0x1e7
 1638 0b14 6E040000 		.4byte	0x46e
 1639 0b18 1B       		.uleb128 0x1b
 1640 0b19 23140000 		.4byte	.LASF242
 1641 0b1d 06       		.byte	0x6
 1642 0b1e E701     		.2byte	0x1e7
 1643 0b20 6E040000 		.4byte	0x46e
 1644 0b24 00       		.byte	0
 1645 0b25 1A       		.uleb128 0x1a
 1646 0b26 11150000 		.4byte	.LASF270
 1647 0b2a 02       		.byte	0x2
 1648 0b2b 7901     		.2byte	0x179
 1649 0b2d 03       		.byte	0x3
 1650 0b2e 4B0B0000 		.4byte	0xb4b
 1651 0b32 1B       		.uleb128 0x1b
 1652 0b33 E2000000 		.4byte	.LASF262
 1653 0b37 02       		.byte	0x2
 1654 0b38 7901     		.2byte	0x179
 1655 0b3a BF0A0000 		.4byte	0xabf
 1656 0b3e 1B       		.uleb128 0x1b
 1657 0b3f 18080000 		.4byte	.LASF271
 1658 0b43 02       		.byte	0x2
 1659 0b44 7901     		.2byte	0x179
 1660 0b46 6E040000 		.4byte	0x46e
 1661 0b4a 00       		.byte	0
 1662 0b4b 1A       		.uleb128 0x1a
 1663 0b4c 8D120000 		.4byte	.LASF272
 1664 0b50 05       		.byte	0x5
 1665 0b51 8606     		.2byte	0x686
 1666 0b53 03       		.byte	0x3
 1667 0b54 650B0000 		.4byte	0xb65
 1668 0b58 1B       		.uleb128 0x1b
 1669 0b59 310E0000 		.4byte	.LASF273
 1670 0b5d 05       		.byte	0x5
 1671 0b5e 8606     		.2byte	0x686
 1672 0b60 ED030000 		.4byte	0x3ed
 1673 0b64 00       		.byte	0
 1674 0b65 1A       		.uleb128 0x1a
 1675 0b66 90010000 		.4byte	.LASF274
 1676 0b6a 02       		.byte	0x2
 1677 0b6b A601     		.2byte	0x1a6
 1678 0b6d 03       		.byte	0x3
 1679 0b6e 8B0B0000 		.4byte	0xb8b
 1680 0b72 1B       		.uleb128 0x1b
 1681 0b73 E2000000 		.4byte	.LASF262
 1682 0b77 02       		.byte	0x2
 1683 0b78 A601     		.2byte	0x1a6
 1684 0b7a BF0A0000 		.4byte	0xabf
 1685 0b7e 1B       		.uleb128 0x1b
 1686 0b7f 18080000 		.4byte	.LASF271
 1687 0b83 02       		.byte	0x2
 1688 0b84 A601     		.2byte	0x1a6
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 109


 1689 0b86 6E040000 		.4byte	0x46e
 1690 0b8a 00       		.byte	0
 1691 0b8b 1E       		.uleb128 0x1e
 1692 0b8c FD050000 		.4byte	.LASF275
 1693 0b90 01       		.byte	0x1
 1694 0b91 26       		.byte	0x26
 1695 0b92 00000000 		.4byte	.LFB391
 1696 0b96 1C000000 		.4byte	.LFE391-.LFB391
 1697 0b9a 01       		.uleb128 0x1
 1698 0b9b 9C       		.byte	0x9c
 1699 0b9c F20B0000 		.4byte	0xbf2
 1700 0ba0 1F       		.uleb128 0x1f
 1701 0ba1 8D0A0000 		.4byte	0xa8d
 1702 0ba5 00000000 		.4byte	.LBB20
 1703 0ba9 0C000000 		.4byte	.LBE20-.LBB20
 1704 0bad 01       		.byte	0x1
 1705 0bae 29       		.byte	0x29
 1706 0baf CF0B0000 		.4byte	0xbcf
 1707 0bb3 20       		.uleb128 0x20
 1708 0bb4 B20A0000 		.4byte	0xab2
 1709 0bb8 00000000 		.4byte	.LLST0
 1710 0bbc 20       		.uleb128 0x20
 1711 0bbd A60A0000 		.4byte	0xaa6
 1712 0bc1 14000000 		.4byte	.LLST1
 1713 0bc5 20       		.uleb128 0x20
 1714 0bc6 9A0A0000 		.4byte	0xa9a
 1715 0bca 28000000 		.4byte	.LLST2
 1716 0bce 00       		.byte	0
 1717 0bcf 21       		.uleb128 0x21
 1718 0bd0 610A0000 		.4byte	0xa61
 1719 0bd4 0C000000 		.4byte	.LBB22
 1720 0bd8 10000000 		.4byte	.LBE22-.LBB22
 1721 0bdc 01       		.byte	0x1
 1722 0bdd 2C       		.byte	0x2c
 1723 0bde 20       		.uleb128 0x20
 1724 0bdf 7A0A0000 		.4byte	0xa7a
 1725 0be3 40000000 		.4byte	.LLST3
 1726 0be7 20       		.uleb128 0x20
 1727 0be8 6E0A0000 		.4byte	0xa6e
 1728 0bec 54000000 		.4byte	.LLST4
 1729 0bf0 00       		.byte	0
 1730 0bf1 00       		.byte	0
 1731 0bf2 1E       		.uleb128 0x1e
 1732 0bf3 53050000 		.4byte	.LASF276
 1733 0bf7 01       		.byte	0x1
 1734 0bf8 1D       		.byte	0x1d
 1735 0bf9 00000000 		.4byte	.LFB390
 1736 0bfd 1C000000 		.4byte	.LFE390-.LFB390
 1737 0c01 01       		.uleb128 0x1
 1738 0c02 9C       		.byte	0x9c
 1739 0c03 2A0C0000 		.4byte	0xc2a
 1740 0c07 21       		.uleb128 0x21
 1741 0c08 C50A0000 		.4byte	0xac5
 1742 0c0c 00000000 		.4byte	.LBB24
 1743 0c10 0A000000 		.4byte	.LBE24-.LBB24
 1744 0c14 01       		.byte	0x1
 1745 0c15 20       		.byte	0x20
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 110


 1746 0c16 20       		.uleb128 0x20
 1747 0c17 DE0A0000 		.4byte	0xade
 1748 0c1b 6C000000 		.4byte	.LLST5
 1749 0c1f 20       		.uleb128 0x20
 1750 0c20 D20A0000 		.4byte	0xad2
 1751 0c24 80000000 		.4byte	.LLST6
 1752 0c28 00       		.byte	0
 1753 0c29 00       		.byte	0
 1754 0c2a 22       		.uleb128 0x22
 1755 0c2b 9E140000 		.4byte	.LASF291
 1756 0c2f 01       		.byte	0x1
 1757 0c30 2F       		.byte	0x2f
 1758 0c31 4A040000 		.4byte	0x44a
 1759 0c35 00000000 		.4byte	.LFB392
 1760 0c39 88000000 		.4byte	.LFE392-.LFB392
 1761 0c3d 01       		.uleb128 0x1
 1762 0c3e 9C       		.byte	0x9c
 1763 0c3f 540D0000 		.4byte	0xd54
 1764 0c43 23       		.uleb128 0x23
 1765 0c44 73050000 		.4byte	.LASF277
 1766 0c48 01       		.byte	0x1
 1767 0c49 34       		.byte	0x34
 1768 0c4a 6E040000 		.4byte	0x46e
 1769 0c4e 00       		.byte	0
 1770 0c4f 24       		.uleb128 0x24
 1771 0c50 5F130000 		.4byte	.LASF278
 1772 0c54 01       		.byte	0x1
 1773 0c55 35       		.byte	0x35
 1774 0c56 6E040000 		.4byte	0x46e
 1775 0c5a 98000000 		.4byte	.LLST7
 1776 0c5e 25       		.uleb128 0x25
 1777 0c5f 87140000 		.4byte	.LASF292
 1778 0c63 01       		.byte	0x1
 1779 0c64 3D       		.byte	0x3d
 1780 0c65 6F0C0000 		.4byte	0xc6f
 1781 0c69 26       		.uleb128 0x26
 1782 0c6a ED030000 		.4byte	0x3ed
 1783 0c6e 00       		.byte	0
 1784 0c6f 27       		.uleb128 0x27
 1785 0c70 EB0A0000 		.4byte	0xaeb
 1786 0c74 02000000 		.4byte	.LBB26
 1787 0c78 02000000 		.4byte	.LBE26-.LBB26
 1788 0c7c 01       		.byte	0x1
 1789 0c7d 37       		.byte	0x37
 1790 0c7e 1F       		.uleb128 0x1f
 1791 0c7f 4B0B0000 		.4byte	0xb4b
 1792 0c83 12000000 		.4byte	.LBB28
 1793 0c87 16000000 		.4byte	.LBE28-.LBB28
 1794 0c8b 01       		.byte	0x1
 1795 0c8c 3B       		.byte	0x3b
 1796 0c8d 9B0C0000 		.4byte	0xc9b
 1797 0c91 20       		.uleb128 0x20
 1798 0c92 580B0000 		.4byte	0xb58
 1799 0c96 C4000000 		.4byte	.LLST8
 1800 0c9a 00       		.byte	0
 1801 0c9b 1F       		.uleb128 0x1f
 1802 0c9c 250B0000 		.4byte	0xb25
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 111


 1803 0ca0 34000000 		.4byte	.LBB30
 1804 0ca4 04000000 		.4byte	.LBE30-.LBB30
 1805 0ca8 01       		.byte	0x1
 1806 0ca9 41       		.byte	0x41
 1807 0caa C10C0000 		.4byte	0xcc1
 1808 0cae 20       		.uleb128 0x20
 1809 0caf 3E0B0000 		.4byte	0xb3e
 1810 0cb3 E3000000 		.4byte	.LLST9
 1811 0cb7 20       		.uleb128 0x20
 1812 0cb8 320B0000 		.4byte	0xb32
 1813 0cbc F7000000 		.4byte	.LLST10
 1814 0cc0 00       		.byte	0
 1815 0cc1 1F       		.uleb128 0x1f
 1816 0cc2 F30A0000 		.4byte	0xaf3
 1817 0cc6 38000000 		.4byte	.LBB32
 1818 0cca 08000000 		.4byte	.LBE32-.LBB32
 1819 0cce 01       		.byte	0x1
 1820 0ccf 43       		.byte	0x43
 1821 0cd0 EB0C0000 		.4byte	0xceb
 1822 0cd4 28       		.uleb128 0x28
 1823 0cd5 180B0000 		.4byte	0xb18
 1824 0cd9 E703     		.2byte	0x3e7
 1825 0cdb 29       		.uleb128 0x29
 1826 0cdc 0C0B0000 		.4byte	0xb0c
 1827 0ce0 00       		.byte	0
 1828 0ce1 2A       		.uleb128 0x2a
 1829 0ce2 000B0000 		.4byte	0xb00
 1830 0ce6 00003840 		.4byte	0x40380000
 1831 0cea 00       		.byte	0
 1832 0ceb 1F       		.uleb128 0x1f
 1833 0cec 650B0000 		.4byte	0xb65
 1834 0cf0 66000000 		.4byte	.LBB34
 1835 0cf4 22000000 		.4byte	.LBE34-.LBB34
 1836 0cf8 01       		.byte	0x1
 1837 0cf9 60       		.byte	0x60
 1838 0cfa 0E0D0000 		.4byte	0xd0e
 1839 0cfe 29       		.uleb128 0x29
 1840 0cff 7E0B0000 		.4byte	0xb7e
 1841 0d03 01       		.byte	0x1
 1842 0d04 2A       		.uleb128 0x2a
 1843 0d05 720B0000 		.4byte	0xb72
 1844 0d09 00003840 		.4byte	0x40380000
 1845 0d0d 00       		.byte	0
 1846 0d0e 2B       		.uleb128 0x2b
 1847 0d0f 0E000000 		.4byte	.LVL6
 1848 0d13 960D0000 		.4byte	0xd96
 1849 0d17 2B0D0000 		.4byte	0xd2b
 1850 0d1b 2C       		.uleb128 0x2c
 1851 0d1c 01       		.uleb128 0x1
 1852 0d1d 50       		.byte	0x50
 1853 0d1e 02       		.uleb128 0x2
 1854 0d1f 74       		.byte	0x74
 1855 0d20 00       		.sleb128 0
 1856 0d21 2C       		.uleb128 0x2c
 1857 0d22 01       		.uleb128 0x1
 1858 0d23 51       		.byte	0x51
 1859 0d24 05       		.uleb128 0x5
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 112


 1860 0d25 03       		.byte	0x3
 1861 0d26 00000000 		.4byte	TimerInterruptHandler
 1862 0d2a 00       		.byte	0
 1863 0d2b 2B       		.uleb128 0x2b
 1864 0d2c 34000000 		.4byte	.LVL10
 1865 0d30 A20D0000 		.4byte	0xda2
 1866 0d34 440D0000 		.4byte	0xd44
 1867 0d38 2C       		.uleb128 0x2c
 1868 0d39 01       		.uleb128 0x1
 1869 0d3a 50       		.byte	0x50
 1870 0d3b 02       		.uleb128 0x2
 1871 0d3c 74       		.byte	0x74
 1872 0d3d 00       		.sleb128 0
 1873 0d3e 2C       		.uleb128 0x2c
 1874 0d3f 01       		.uleb128 0x1
 1875 0d40 51       		.byte	0x51
 1876 0d41 01       		.uleb128 0x1
 1877 0d42 30       		.byte	0x30
 1878 0d43 00       		.byte	0
 1879 0d44 2D       		.uleb128 0x2d
 1880 0d45 66000000 		.4byte	.LVL16
 1881 0d49 AD0D0000 		.4byte	0xdad
 1882 0d4d 2C       		.uleb128 0x2c
 1883 0d4e 01       		.uleb128 0x1
 1884 0d4f 50       		.byte	0x50
 1885 0d50 01       		.uleb128 0x1
 1886 0d51 30       		.byte	0x30
 1887 0d52 00       		.byte	0
 1888 0d53 00       		.byte	0
 1889 0d54 2E       		.uleb128 0x2e
 1890 0d55 9B0F0000 		.4byte	.LASF279
 1891 0d59 05       		.byte	0x5
 1892 0d5a EA07     		.2byte	0x7ea
 1893 0d5c 600D0000 		.4byte	0xd60
 1894 0d60 0E       		.uleb128 0xe
 1895 0d61 63040000 		.4byte	0x463
 1896 0d65 2F       		.uleb128 0x2f
 1897 0d66 21080000 		.4byte	.LASF280
 1898 0d6a 0F       		.byte	0xf
 1899 0d6b 19       		.byte	0x19
 1900 0d6c 700D0000 		.4byte	0xd70
 1901 0d70 11       		.uleb128 0x11
 1902 0d71 39090000 		.4byte	0x939
 1903 0d75 2F       		.uleb128 0x2f
 1904 0d76 2C120000 		.4byte	.LASF281
 1905 0d7a 10       		.byte	0x10
 1906 0d7b 1F       		.byte	0x1f
 1907 0d7c 800D0000 		.4byte	0xd80
 1908 0d80 11       		.uleb128 0x11
 1909 0d81 560A0000 		.4byte	0xa56
 1910 0d85 30       		.uleb128 0x30
 1911 0d86 D9150000 		.4byte	.LASF282
 1912 0d8a 01       		.byte	0x1
 1913 0d8b 18       		.byte	0x18
 1914 0d8c 6E040000 		.4byte	0x46e
 1915 0d90 05       		.uleb128 0x5
 1916 0d91 03       		.byte	0x3
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 113


 1917 0d92 00000000 		.4byte	interrupt_flag
 1918 0d96 31       		.uleb128 0x31
 1919 0d97 81010000 		.4byte	.LASF283
 1920 0d9b 81010000 		.4byte	.LASF283
 1921 0d9f 0D       		.byte	0xd
 1922 0da0 1B01     		.2byte	0x11b
 1923 0da2 32       		.uleb128 0x32
 1924 0da3 D9100000 		.4byte	.LASF284
 1925 0da7 D9100000 		.4byte	.LASF284
 1926 0dab 06       		.byte	0x6
 1927 0dac 8D       		.byte	0x8d
 1928 0dad 31       		.uleb128 0x31
 1929 0dae E6010000 		.4byte	.LASF285
 1930 0db2 E6010000 		.4byte	.LASF285
 1931 0db6 0E       		.byte	0xe
 1932 0db7 C304     		.2byte	0x4c3
 1933 0db9 00       		.byte	0
 1934              		.section	.debug_abbrev,"",%progbits
 1935              	.Ldebug_abbrev0:
 1936 0000 01       		.uleb128 0x1
 1937 0001 11       		.uleb128 0x11
 1938 0002 01       		.byte	0x1
 1939 0003 25       		.uleb128 0x25
 1940 0004 0E       		.uleb128 0xe
 1941 0005 13       		.uleb128 0x13
 1942 0006 0B       		.uleb128 0xb
 1943 0007 03       		.uleb128 0x3
 1944 0008 0E       		.uleb128 0xe
 1945 0009 1B       		.uleb128 0x1b
 1946 000a 0E       		.uleb128 0xe
 1947 000b 55       		.uleb128 0x55
 1948 000c 17       		.uleb128 0x17
 1949 000d 11       		.uleb128 0x11
 1950 000e 01       		.uleb128 0x1
 1951 000f 10       		.uleb128 0x10
 1952 0010 17       		.uleb128 0x17
 1953 0011 00       		.byte	0
 1954 0012 00       		.byte	0
 1955 0013 02       		.uleb128 0x2
 1956 0014 04       		.uleb128 0x4
 1957 0015 01       		.byte	0x1
 1958 0016 0B       		.uleb128 0xb
 1959 0017 0B       		.uleb128 0xb
 1960 0018 49       		.uleb128 0x49
 1961 0019 13       		.uleb128 0x13
 1962 001a 3A       		.uleb128 0x3a
 1963 001b 0B       		.uleb128 0xb
 1964 001c 3B       		.uleb128 0x3b
 1965 001d 0B       		.uleb128 0xb
 1966 001e 01       		.uleb128 0x1
 1967 001f 13       		.uleb128 0x13
 1968 0020 00       		.byte	0
 1969 0021 00       		.byte	0
 1970 0022 03       		.uleb128 0x3
 1971 0023 28       		.uleb128 0x28
 1972 0024 00       		.byte	0
 1973 0025 03       		.uleb128 0x3
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 114


 1974 0026 0E       		.uleb128 0xe
 1975 0027 1C       		.uleb128 0x1c
 1976 0028 0D       		.uleb128 0xd
 1977 0029 00       		.byte	0
 1978 002a 00       		.byte	0
 1979 002b 04       		.uleb128 0x4
 1980 002c 28       		.uleb128 0x28
 1981 002d 00       		.byte	0
 1982 002e 03       		.uleb128 0x3
 1983 002f 0E       		.uleb128 0xe
 1984 0030 1C       		.uleb128 0x1c
 1985 0031 0B       		.uleb128 0xb
 1986 0032 00       		.byte	0
 1987 0033 00       		.byte	0
 1988 0034 05       		.uleb128 0x5
 1989 0035 24       		.uleb128 0x24
 1990 0036 00       		.byte	0
 1991 0037 0B       		.uleb128 0xb
 1992 0038 0B       		.uleb128 0xb
 1993 0039 3E       		.uleb128 0x3e
 1994 003a 0B       		.uleb128 0xb
 1995 003b 03       		.uleb128 0x3
 1996 003c 0E       		.uleb128 0xe
 1997 003d 00       		.byte	0
 1998 003e 00       		.byte	0
 1999 003f 06       		.uleb128 0x6
 2000 0040 16       		.uleb128 0x16
 2001 0041 00       		.byte	0
 2002 0042 03       		.uleb128 0x3
 2003 0043 0E       		.uleb128 0xe
 2004 0044 3A       		.uleb128 0x3a
 2005 0045 0B       		.uleb128 0xb
 2006 0046 3B       		.uleb128 0x3b
 2007 0047 0B       		.uleb128 0xb
 2008 0048 49       		.uleb128 0x49
 2009 0049 13       		.uleb128 0x13
 2010 004a 00       		.byte	0
 2011 004b 00       		.byte	0
 2012 004c 07       		.uleb128 0x7
 2013 004d 24       		.uleb128 0x24
 2014 004e 00       		.byte	0
 2015 004f 0B       		.uleb128 0xb
 2016 0050 0B       		.uleb128 0xb
 2017 0051 3E       		.uleb128 0x3e
 2018 0052 0B       		.uleb128 0xb
 2019 0053 03       		.uleb128 0x3
 2020 0054 08       		.uleb128 0x8
 2021 0055 00       		.byte	0
 2022 0056 00       		.byte	0
 2023 0057 08       		.uleb128 0x8
 2024 0058 13       		.uleb128 0x13
 2025 0059 01       		.byte	0x1
 2026 005a 0B       		.uleb128 0xb
 2027 005b 05       		.uleb128 0x5
 2028 005c 3A       		.uleb128 0x3a
 2029 005d 0B       		.uleb128 0xb
 2030 005e 3B       		.uleb128 0x3b
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 115


 2031 005f 05       		.uleb128 0x5
 2032 0060 01       		.uleb128 0x1
 2033 0061 13       		.uleb128 0x13
 2034 0062 00       		.byte	0
 2035 0063 00       		.byte	0
 2036 0064 09       		.uleb128 0x9
 2037 0065 0D       		.uleb128 0xd
 2038 0066 00       		.byte	0
 2039 0067 03       		.uleb128 0x3
 2040 0068 0E       		.uleb128 0xe
 2041 0069 3A       		.uleb128 0x3a
 2042 006a 0B       		.uleb128 0xb
 2043 006b 3B       		.uleb128 0x3b
 2044 006c 05       		.uleb128 0x5
 2045 006d 49       		.uleb128 0x49
 2046 006e 13       		.uleb128 0x13
 2047 006f 38       		.uleb128 0x38
 2048 0070 0B       		.uleb128 0xb
 2049 0071 00       		.byte	0
 2050 0072 00       		.byte	0
 2051 0073 0A       		.uleb128 0xa
 2052 0074 0D       		.uleb128 0xd
 2053 0075 00       		.byte	0
 2054 0076 03       		.uleb128 0x3
 2055 0077 0E       		.uleb128 0xe
 2056 0078 3A       		.uleb128 0x3a
 2057 0079 0B       		.uleb128 0xb
 2058 007a 3B       		.uleb128 0x3b
 2059 007b 05       		.uleb128 0x5
 2060 007c 49       		.uleb128 0x49
 2061 007d 13       		.uleb128 0x13
 2062 007e 38       		.uleb128 0x38
 2063 007f 05       		.uleb128 0x5
 2064 0080 00       		.byte	0
 2065 0081 00       		.byte	0
 2066 0082 0B       		.uleb128 0xb
 2067 0083 0D       		.uleb128 0xd
 2068 0084 00       		.byte	0
 2069 0085 03       		.uleb128 0x3
 2070 0086 08       		.uleb128 0x8
 2071 0087 3A       		.uleb128 0x3a
 2072 0088 0B       		.uleb128 0xb
 2073 0089 3B       		.uleb128 0x3b
 2074 008a 05       		.uleb128 0x5
 2075 008b 49       		.uleb128 0x49
 2076 008c 13       		.uleb128 0x13
 2077 008d 38       		.uleb128 0x38
 2078 008e 05       		.uleb128 0x5
 2079 008f 00       		.byte	0
 2080 0090 00       		.byte	0
 2081 0091 0C       		.uleb128 0xc
 2082 0092 01       		.uleb128 0x1
 2083 0093 01       		.byte	0x1
 2084 0094 49       		.uleb128 0x49
 2085 0095 13       		.uleb128 0x13
 2086 0096 01       		.uleb128 0x1
 2087 0097 13       		.uleb128 0x13
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 116


 2088 0098 00       		.byte	0
 2089 0099 00       		.byte	0
 2090 009a 0D       		.uleb128 0xd
 2091 009b 21       		.uleb128 0x21
 2092 009c 00       		.byte	0
 2093 009d 49       		.uleb128 0x49
 2094 009e 13       		.uleb128 0x13
 2095 009f 2F       		.uleb128 0x2f
 2096 00a0 0B       		.uleb128 0xb
 2097 00a1 00       		.byte	0
 2098 00a2 00       		.byte	0
 2099 00a3 0E       		.uleb128 0xe
 2100 00a4 35       		.uleb128 0x35
 2101 00a5 00       		.byte	0
 2102 00a6 49       		.uleb128 0x49
 2103 00a7 13       		.uleb128 0x13
 2104 00a8 00       		.byte	0
 2105 00a9 00       		.byte	0
 2106 00aa 0F       		.uleb128 0xf
 2107 00ab 21       		.uleb128 0x21
 2108 00ac 00       		.byte	0
 2109 00ad 49       		.uleb128 0x49
 2110 00ae 13       		.uleb128 0x13
 2111 00af 2F       		.uleb128 0x2f
 2112 00b0 05       		.uleb128 0x5
 2113 00b1 00       		.byte	0
 2114 00b2 00       		.byte	0
 2115 00b3 10       		.uleb128 0x10
 2116 00b4 16       		.uleb128 0x16
 2117 00b5 00       		.byte	0
 2118 00b6 03       		.uleb128 0x3
 2119 00b7 0E       		.uleb128 0xe
 2120 00b8 3A       		.uleb128 0x3a
 2121 00b9 0B       		.uleb128 0xb
 2122 00ba 3B       		.uleb128 0x3b
 2123 00bb 05       		.uleb128 0x5
 2124 00bc 49       		.uleb128 0x49
 2125 00bd 13       		.uleb128 0x13
 2126 00be 00       		.byte	0
 2127 00bf 00       		.byte	0
 2128 00c0 11       		.uleb128 0x11
 2129 00c1 26       		.uleb128 0x26
 2130 00c2 00       		.byte	0
 2131 00c3 49       		.uleb128 0x49
 2132 00c4 13       		.uleb128 0x13
 2133 00c5 00       		.byte	0
 2134 00c6 00       		.byte	0
 2135 00c7 12       		.uleb128 0x12
 2136 00c8 13       		.uleb128 0x13
 2137 00c9 01       		.byte	0x1
 2138 00ca 0B       		.uleb128 0xb
 2139 00cb 0B       		.uleb128 0xb
 2140 00cc 3A       		.uleb128 0x3a
 2141 00cd 0B       		.uleb128 0xb
 2142 00ce 3B       		.uleb128 0x3b
 2143 00cf 0B       		.uleb128 0xb
 2144 00d0 01       		.uleb128 0x1
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 117


 2145 00d1 13       		.uleb128 0x13
 2146 00d2 00       		.byte	0
 2147 00d3 00       		.byte	0
 2148 00d4 13       		.uleb128 0x13
 2149 00d5 0D       		.uleb128 0xd
 2150 00d6 00       		.byte	0
 2151 00d7 03       		.uleb128 0x3
 2152 00d8 08       		.uleb128 0x8
 2153 00d9 3A       		.uleb128 0x3a
 2154 00da 0B       		.uleb128 0xb
 2155 00db 3B       		.uleb128 0x3b
 2156 00dc 0B       		.uleb128 0xb
 2157 00dd 49       		.uleb128 0x49
 2158 00de 13       		.uleb128 0x13
 2159 00df 38       		.uleb128 0x38
 2160 00e0 0B       		.uleb128 0xb
 2161 00e1 00       		.byte	0
 2162 00e2 00       		.byte	0
 2163 00e3 14       		.uleb128 0x14
 2164 00e4 0D       		.uleb128 0xd
 2165 00e5 00       		.byte	0
 2166 00e6 03       		.uleb128 0x3
 2167 00e7 0E       		.uleb128 0xe
 2168 00e8 3A       		.uleb128 0x3a
 2169 00e9 0B       		.uleb128 0xb
 2170 00ea 3B       		.uleb128 0x3b
 2171 00eb 0B       		.uleb128 0xb
 2172 00ec 49       		.uleb128 0x49
 2173 00ed 13       		.uleb128 0x13
 2174 00ee 38       		.uleb128 0x38
 2175 00ef 0B       		.uleb128 0xb
 2176 00f0 00       		.byte	0
 2177 00f1 00       		.byte	0
 2178 00f2 15       		.uleb128 0x15
 2179 00f3 13       		.uleb128 0x13
 2180 00f4 01       		.byte	0x1
 2181 00f5 0B       		.uleb128 0xb
 2182 00f6 05       		.uleb128 0x5
 2183 00f7 3A       		.uleb128 0x3a
 2184 00f8 0B       		.uleb128 0xb
 2185 00f9 3B       		.uleb128 0x3b
 2186 00fa 0B       		.uleb128 0xb
 2187 00fb 01       		.uleb128 0x1
 2188 00fc 13       		.uleb128 0x13
 2189 00fd 00       		.byte	0
 2190 00fe 00       		.byte	0
 2191 00ff 16       		.uleb128 0x16
 2192 0100 0D       		.uleb128 0xd
 2193 0101 00       		.byte	0
 2194 0102 03       		.uleb128 0x3
 2195 0103 0E       		.uleb128 0xe
 2196 0104 3A       		.uleb128 0x3a
 2197 0105 0B       		.uleb128 0xb
 2198 0106 3B       		.uleb128 0x3b
 2199 0107 0B       		.uleb128 0xb
 2200 0108 49       		.uleb128 0x49
 2201 0109 13       		.uleb128 0x13
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 118


 2202 010a 38       		.uleb128 0x38
 2203 010b 05       		.uleb128 0x5
 2204 010c 00       		.byte	0
 2205 010d 00       		.byte	0
 2206 010e 17       		.uleb128 0x17
 2207 010f 0D       		.uleb128 0xd
 2208 0110 00       		.byte	0
 2209 0111 03       		.uleb128 0x3
 2210 0112 08       		.uleb128 0x8
 2211 0113 3A       		.uleb128 0x3a
 2212 0114 0B       		.uleb128 0xb
 2213 0115 3B       		.uleb128 0x3b
 2214 0116 0B       		.uleb128 0xb
 2215 0117 49       		.uleb128 0x49
 2216 0118 13       		.uleb128 0x13
 2217 0119 38       		.uleb128 0x38
 2218 011a 05       		.uleb128 0x5
 2219 011b 00       		.byte	0
 2220 011c 00       		.byte	0
 2221 011d 18       		.uleb128 0x18
 2222 011e 04       		.uleb128 0x4
 2223 011f 01       		.byte	0x1
 2224 0120 0B       		.uleb128 0xb
 2225 0121 0B       		.uleb128 0xb
 2226 0122 49       		.uleb128 0x49
 2227 0123 13       		.uleb128 0x13
 2228 0124 3A       		.uleb128 0x3a
 2229 0125 0B       		.uleb128 0xb
 2230 0126 3B       		.uleb128 0x3b
 2231 0127 05       		.uleb128 0x5
 2232 0128 01       		.uleb128 0x1
 2233 0129 13       		.uleb128 0x13
 2234 012a 00       		.byte	0
 2235 012b 00       		.byte	0
 2236 012c 19       		.uleb128 0x19
 2237 012d 13       		.uleb128 0x13
 2238 012e 01       		.byte	0x1
 2239 012f 03       		.uleb128 0x3
 2240 0130 0E       		.uleb128 0xe
 2241 0131 0B       		.uleb128 0xb
 2242 0132 0B       		.uleb128 0xb
 2243 0133 3A       		.uleb128 0x3a
 2244 0134 0B       		.uleb128 0xb
 2245 0135 3B       		.uleb128 0x3b
 2246 0136 0B       		.uleb128 0xb
 2247 0137 01       		.uleb128 0x1
 2248 0138 13       		.uleb128 0x13
 2249 0139 00       		.byte	0
 2250 013a 00       		.byte	0
 2251 013b 1A       		.uleb128 0x1a
 2252 013c 2E       		.uleb128 0x2e
 2253 013d 01       		.byte	0x1
 2254 013e 03       		.uleb128 0x3
 2255 013f 0E       		.uleb128 0xe
 2256 0140 3A       		.uleb128 0x3a
 2257 0141 0B       		.uleb128 0xb
 2258 0142 3B       		.uleb128 0x3b
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 119


 2259 0143 05       		.uleb128 0x5
 2260 0144 27       		.uleb128 0x27
 2261 0145 19       		.uleb128 0x19
 2262 0146 20       		.uleb128 0x20
 2263 0147 0B       		.uleb128 0xb
 2264 0148 01       		.uleb128 0x1
 2265 0149 13       		.uleb128 0x13
 2266 014a 00       		.byte	0
 2267 014b 00       		.byte	0
 2268 014c 1B       		.uleb128 0x1b
 2269 014d 05       		.uleb128 0x5
 2270 014e 00       		.byte	0
 2271 014f 03       		.uleb128 0x3
 2272 0150 0E       		.uleb128 0xe
 2273 0151 3A       		.uleb128 0x3a
 2274 0152 0B       		.uleb128 0xb
 2275 0153 3B       		.uleb128 0x3b
 2276 0154 05       		.uleb128 0x5
 2277 0155 49       		.uleb128 0x49
 2278 0156 13       		.uleb128 0x13
 2279 0157 00       		.byte	0
 2280 0158 00       		.byte	0
 2281 0159 1C       		.uleb128 0x1c
 2282 015a 0F       		.uleb128 0xf
 2283 015b 00       		.byte	0
 2284 015c 0B       		.uleb128 0xb
 2285 015d 0B       		.uleb128 0xb
 2286 015e 49       		.uleb128 0x49
 2287 015f 13       		.uleb128 0x13
 2288 0160 00       		.byte	0
 2289 0161 00       		.byte	0
 2290 0162 1D       		.uleb128 0x1d
 2291 0163 2E       		.uleb128 0x2e
 2292 0164 00       		.byte	0
 2293 0165 03       		.uleb128 0x3
 2294 0166 0E       		.uleb128 0xe
 2295 0167 3A       		.uleb128 0x3a
 2296 0168 0B       		.uleb128 0xb
 2297 0169 3B       		.uleb128 0x3b
 2298 016a 0B       		.uleb128 0xb
 2299 016b 27       		.uleb128 0x27
 2300 016c 19       		.uleb128 0x19
 2301 016d 20       		.uleb128 0x20
 2302 016e 0B       		.uleb128 0xb
 2303 016f 00       		.byte	0
 2304 0170 00       		.byte	0
 2305 0171 1E       		.uleb128 0x1e
 2306 0172 2E       		.uleb128 0x2e
 2307 0173 01       		.byte	0x1
 2308 0174 3F       		.uleb128 0x3f
 2309 0175 19       		.uleb128 0x19
 2310 0176 03       		.uleb128 0x3
 2311 0177 0E       		.uleb128 0xe
 2312 0178 3A       		.uleb128 0x3a
 2313 0179 0B       		.uleb128 0xb
 2314 017a 3B       		.uleb128 0x3b
 2315 017b 0B       		.uleb128 0xb
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 120


 2316 017c 27       		.uleb128 0x27
 2317 017d 19       		.uleb128 0x19
 2318 017e 11       		.uleb128 0x11
 2319 017f 01       		.uleb128 0x1
 2320 0180 12       		.uleb128 0x12
 2321 0181 06       		.uleb128 0x6
 2322 0182 40       		.uleb128 0x40
 2323 0183 18       		.uleb128 0x18
 2324 0184 9742     		.uleb128 0x2117
 2325 0186 19       		.uleb128 0x19
 2326 0187 01       		.uleb128 0x1
 2327 0188 13       		.uleb128 0x13
 2328 0189 00       		.byte	0
 2329 018a 00       		.byte	0
 2330 018b 1F       		.uleb128 0x1f
 2331 018c 1D       		.uleb128 0x1d
 2332 018d 01       		.byte	0x1
 2333 018e 31       		.uleb128 0x31
 2334 018f 13       		.uleb128 0x13
 2335 0190 11       		.uleb128 0x11
 2336 0191 01       		.uleb128 0x1
 2337 0192 12       		.uleb128 0x12
 2338 0193 06       		.uleb128 0x6
 2339 0194 58       		.uleb128 0x58
 2340 0195 0B       		.uleb128 0xb
 2341 0196 59       		.uleb128 0x59
 2342 0197 0B       		.uleb128 0xb
 2343 0198 01       		.uleb128 0x1
 2344 0199 13       		.uleb128 0x13
 2345 019a 00       		.byte	0
 2346 019b 00       		.byte	0
 2347 019c 20       		.uleb128 0x20
 2348 019d 05       		.uleb128 0x5
 2349 019e 00       		.byte	0
 2350 019f 31       		.uleb128 0x31
 2351 01a0 13       		.uleb128 0x13
 2352 01a1 02       		.uleb128 0x2
 2353 01a2 17       		.uleb128 0x17
 2354 01a3 00       		.byte	0
 2355 01a4 00       		.byte	0
 2356 01a5 21       		.uleb128 0x21
 2357 01a6 1D       		.uleb128 0x1d
 2358 01a7 01       		.byte	0x1
 2359 01a8 31       		.uleb128 0x31
 2360 01a9 13       		.uleb128 0x13
 2361 01aa 11       		.uleb128 0x11
 2362 01ab 01       		.uleb128 0x1
 2363 01ac 12       		.uleb128 0x12
 2364 01ad 06       		.uleb128 0x6
 2365 01ae 58       		.uleb128 0x58
 2366 01af 0B       		.uleb128 0xb
 2367 01b0 59       		.uleb128 0x59
 2368 01b1 0B       		.uleb128 0xb
 2369 01b2 00       		.byte	0
 2370 01b3 00       		.byte	0
 2371 01b4 22       		.uleb128 0x22
 2372 01b5 2E       		.uleb128 0x2e
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 121


 2373 01b6 01       		.byte	0x1
 2374 01b7 3F       		.uleb128 0x3f
 2375 01b8 19       		.uleb128 0x19
 2376 01b9 03       		.uleb128 0x3
 2377 01ba 0E       		.uleb128 0xe
 2378 01bb 3A       		.uleb128 0x3a
 2379 01bc 0B       		.uleb128 0xb
 2380 01bd 3B       		.uleb128 0x3b
 2381 01be 0B       		.uleb128 0xb
 2382 01bf 27       		.uleb128 0x27
 2383 01c0 19       		.uleb128 0x19
 2384 01c1 49       		.uleb128 0x49
 2385 01c2 13       		.uleb128 0x13
 2386 01c3 8701     		.uleb128 0x87
 2387 01c5 19       		.uleb128 0x19
 2388 01c6 11       		.uleb128 0x11
 2389 01c7 01       		.uleb128 0x1
 2390 01c8 12       		.uleb128 0x12
 2391 01c9 06       		.uleb128 0x6
 2392 01ca 40       		.uleb128 0x40
 2393 01cb 18       		.uleb128 0x18
 2394 01cc 9742     		.uleb128 0x2117
 2395 01ce 19       		.uleb128 0x19
 2396 01cf 01       		.uleb128 0x1
 2397 01d0 13       		.uleb128 0x13
 2398 01d1 00       		.byte	0
 2399 01d2 00       		.byte	0
 2400 01d3 23       		.uleb128 0x23
 2401 01d4 34       		.uleb128 0x34
 2402 01d5 00       		.byte	0
 2403 01d6 03       		.uleb128 0x3
 2404 01d7 0E       		.uleb128 0xe
 2405 01d8 3A       		.uleb128 0x3a
 2406 01d9 0B       		.uleb128 0xb
 2407 01da 3B       		.uleb128 0x3b
 2408 01db 0B       		.uleb128 0xb
 2409 01dc 49       		.uleb128 0x49
 2410 01dd 13       		.uleb128 0x13
 2411 01de 1C       		.uleb128 0x1c
 2412 01df 0B       		.uleb128 0xb
 2413 01e0 00       		.byte	0
 2414 01e1 00       		.byte	0
 2415 01e2 24       		.uleb128 0x24
 2416 01e3 34       		.uleb128 0x34
 2417 01e4 00       		.byte	0
 2418 01e5 03       		.uleb128 0x3
 2419 01e6 0E       		.uleb128 0xe
 2420 01e7 3A       		.uleb128 0x3a
 2421 01e8 0B       		.uleb128 0xb
 2422 01e9 3B       		.uleb128 0x3b
 2423 01ea 0B       		.uleb128 0xb
 2424 01eb 49       		.uleb128 0x49
 2425 01ec 13       		.uleb128 0x13
 2426 01ed 02       		.uleb128 0x2
 2427 01ee 17       		.uleb128 0x17
 2428 01ef 00       		.byte	0
 2429 01f0 00       		.byte	0
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 122


 2430 01f1 25       		.uleb128 0x25
 2431 01f2 2E       		.uleb128 0x2e
 2432 01f3 01       		.byte	0x1
 2433 01f4 3F       		.uleb128 0x3f
 2434 01f5 19       		.uleb128 0x19
 2435 01f6 03       		.uleb128 0x3
 2436 01f7 0E       		.uleb128 0xe
 2437 01f8 3A       		.uleb128 0x3a
 2438 01f9 0B       		.uleb128 0xb
 2439 01fa 3B       		.uleb128 0x3b
 2440 01fb 0B       		.uleb128 0xb
 2441 01fc 27       		.uleb128 0x27
 2442 01fd 19       		.uleb128 0x19
 2443 01fe 3C       		.uleb128 0x3c
 2444 01ff 19       		.uleb128 0x19
 2445 0200 01       		.uleb128 0x1
 2446 0201 13       		.uleb128 0x13
 2447 0202 00       		.byte	0
 2448 0203 00       		.byte	0
 2449 0204 26       		.uleb128 0x26
 2450 0205 05       		.uleb128 0x5
 2451 0206 00       		.byte	0
 2452 0207 49       		.uleb128 0x49
 2453 0208 13       		.uleb128 0x13
 2454 0209 00       		.byte	0
 2455 020a 00       		.byte	0
 2456 020b 27       		.uleb128 0x27
 2457 020c 1D       		.uleb128 0x1d
 2458 020d 00       		.byte	0
 2459 020e 31       		.uleb128 0x31
 2460 020f 13       		.uleb128 0x13
 2461 0210 11       		.uleb128 0x11
 2462 0211 01       		.uleb128 0x1
 2463 0212 12       		.uleb128 0x12
 2464 0213 06       		.uleb128 0x6
 2465 0214 58       		.uleb128 0x58
 2466 0215 0B       		.uleb128 0xb
 2467 0216 59       		.uleb128 0x59
 2468 0217 0B       		.uleb128 0xb
 2469 0218 00       		.byte	0
 2470 0219 00       		.byte	0
 2471 021a 28       		.uleb128 0x28
 2472 021b 05       		.uleb128 0x5
 2473 021c 00       		.byte	0
 2474 021d 31       		.uleb128 0x31
 2475 021e 13       		.uleb128 0x13
 2476 021f 1C       		.uleb128 0x1c
 2477 0220 05       		.uleb128 0x5
 2478 0221 00       		.byte	0
 2479 0222 00       		.byte	0
 2480 0223 29       		.uleb128 0x29
 2481 0224 05       		.uleb128 0x5
 2482 0225 00       		.byte	0
 2483 0226 31       		.uleb128 0x31
 2484 0227 13       		.uleb128 0x13
 2485 0228 1C       		.uleb128 0x1c
 2486 0229 0B       		.uleb128 0xb
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 123


 2487 022a 00       		.byte	0
 2488 022b 00       		.byte	0
 2489 022c 2A       		.uleb128 0x2a
 2490 022d 05       		.uleb128 0x5
 2491 022e 00       		.byte	0
 2492 022f 31       		.uleb128 0x31
 2493 0230 13       		.uleb128 0x13
 2494 0231 1C       		.uleb128 0x1c
 2495 0232 06       		.uleb128 0x6
 2496 0233 00       		.byte	0
 2497 0234 00       		.byte	0
 2498 0235 2B       		.uleb128 0x2b
 2499 0236 898201   		.uleb128 0x4109
 2500 0239 01       		.byte	0x1
 2501 023a 11       		.uleb128 0x11
 2502 023b 01       		.uleb128 0x1
 2503 023c 31       		.uleb128 0x31
 2504 023d 13       		.uleb128 0x13
 2505 023e 01       		.uleb128 0x1
 2506 023f 13       		.uleb128 0x13
 2507 0240 00       		.byte	0
 2508 0241 00       		.byte	0
 2509 0242 2C       		.uleb128 0x2c
 2510 0243 8A8201   		.uleb128 0x410a
 2511 0246 00       		.byte	0
 2512 0247 02       		.uleb128 0x2
 2513 0248 18       		.uleb128 0x18
 2514 0249 9142     		.uleb128 0x2111
 2515 024b 18       		.uleb128 0x18
 2516 024c 00       		.byte	0
 2517 024d 00       		.byte	0
 2518 024e 2D       		.uleb128 0x2d
 2519 024f 898201   		.uleb128 0x4109
 2520 0252 01       		.byte	0x1
 2521 0253 11       		.uleb128 0x11
 2522 0254 01       		.uleb128 0x1
 2523 0255 31       		.uleb128 0x31
 2524 0256 13       		.uleb128 0x13
 2525 0257 00       		.byte	0
 2526 0258 00       		.byte	0
 2527 0259 2E       		.uleb128 0x2e
 2528 025a 34       		.uleb128 0x34
 2529 025b 00       		.byte	0
 2530 025c 03       		.uleb128 0x3
 2531 025d 0E       		.uleb128 0xe
 2532 025e 3A       		.uleb128 0x3a
 2533 025f 0B       		.uleb128 0xb
 2534 0260 3B       		.uleb128 0x3b
 2535 0261 05       		.uleb128 0x5
 2536 0262 49       		.uleb128 0x49
 2537 0263 13       		.uleb128 0x13
 2538 0264 3F       		.uleb128 0x3f
 2539 0265 19       		.uleb128 0x19
 2540 0266 3C       		.uleb128 0x3c
 2541 0267 19       		.uleb128 0x19
 2542 0268 00       		.byte	0
 2543 0269 00       		.byte	0
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 124


 2544 026a 2F       		.uleb128 0x2f
 2545 026b 34       		.uleb128 0x34
 2546 026c 00       		.byte	0
 2547 026d 03       		.uleb128 0x3
 2548 026e 0E       		.uleb128 0xe
 2549 026f 3A       		.uleb128 0x3a
 2550 0270 0B       		.uleb128 0xb
 2551 0271 3B       		.uleb128 0x3b
 2552 0272 0B       		.uleb128 0xb
 2553 0273 49       		.uleb128 0x49
 2554 0274 13       		.uleb128 0x13
 2555 0275 3F       		.uleb128 0x3f
 2556 0276 19       		.uleb128 0x19
 2557 0277 3C       		.uleb128 0x3c
 2558 0278 19       		.uleb128 0x19
 2559 0279 00       		.byte	0
 2560 027a 00       		.byte	0
 2561 027b 30       		.uleb128 0x30
 2562 027c 34       		.uleb128 0x34
 2563 027d 00       		.byte	0
 2564 027e 03       		.uleb128 0x3
 2565 027f 0E       		.uleb128 0xe
 2566 0280 3A       		.uleb128 0x3a
 2567 0281 0B       		.uleb128 0xb
 2568 0282 3B       		.uleb128 0x3b
 2569 0283 0B       		.uleb128 0xb
 2570 0284 49       		.uleb128 0x49
 2571 0285 13       		.uleb128 0x13
 2572 0286 3F       		.uleb128 0x3f
 2573 0287 19       		.uleb128 0x19
 2574 0288 02       		.uleb128 0x2
 2575 0289 18       		.uleb128 0x18
 2576 028a 00       		.byte	0
 2577 028b 00       		.byte	0
 2578 028c 31       		.uleb128 0x31
 2579 028d 2E       		.uleb128 0x2e
 2580 028e 00       		.byte	0
 2581 028f 3F       		.uleb128 0x3f
 2582 0290 19       		.uleb128 0x19
 2583 0291 3C       		.uleb128 0x3c
 2584 0292 19       		.uleb128 0x19
 2585 0293 6E       		.uleb128 0x6e
 2586 0294 0E       		.uleb128 0xe
 2587 0295 03       		.uleb128 0x3
 2588 0296 0E       		.uleb128 0xe
 2589 0297 3A       		.uleb128 0x3a
 2590 0298 0B       		.uleb128 0xb
 2591 0299 3B       		.uleb128 0x3b
 2592 029a 05       		.uleb128 0x5
 2593 029b 00       		.byte	0
 2594 029c 00       		.byte	0
 2595 029d 32       		.uleb128 0x32
 2596 029e 2E       		.uleb128 0x2e
 2597 029f 00       		.byte	0
 2598 02a0 3F       		.uleb128 0x3f
 2599 02a1 19       		.uleb128 0x19
 2600 02a2 3C       		.uleb128 0x3c
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 125


 2601 02a3 19       		.uleb128 0x19
 2602 02a4 6E       		.uleb128 0x6e
 2603 02a5 0E       		.uleb128 0xe
 2604 02a6 03       		.uleb128 0x3
 2605 02a7 0E       		.uleb128 0xe
 2606 02a8 3A       		.uleb128 0x3a
 2607 02a9 0B       		.uleb128 0xb
 2608 02aa 3B       		.uleb128 0x3b
 2609 02ab 0B       		.uleb128 0xb
 2610 02ac 00       		.byte	0
 2611 02ad 00       		.byte	0
 2612 02ae 00       		.byte	0
 2613              		.section	.debug_loc,"",%progbits
 2614              	.Ldebug_loc0:
 2615              	.LLST0:
 2616 0000 00000000 		.4byte	.LVL0
 2617 0004 0C000000 		.4byte	.LVL1
 2618 0008 0200     		.2byte	0x2
 2619 000a 31       		.byte	0x31
 2620 000b 9F       		.byte	0x9f
 2621 000c 00000000 		.4byte	0
 2622 0010 00000000 		.4byte	0
 2623              	.LLST1:
 2624 0014 00000000 		.4byte	.LVL0
 2625 0018 0C000000 		.4byte	.LVL1
 2626 001c 0200     		.2byte	0x2
 2627 001e 30       		.byte	0x30
 2628 001f 9F       		.byte	0x9f
 2629 0020 00000000 		.4byte	0
 2630 0024 00000000 		.4byte	0
 2631              	.LLST2:
 2632 0028 00000000 		.4byte	.LVL0
 2633 002c 0C000000 		.4byte	.LVL1
 2634 0030 0600     		.2byte	0x6
 2635 0032 0C       		.byte	0xc
 2636 0033 00003840 		.4byte	0x40380000
 2637 0037 9F       		.byte	0x9f
 2638 0038 00000000 		.4byte	0
 2639 003c 00000000 		.4byte	0
 2640              	.LLST3:
 2641 0040 0C000000 		.4byte	.LVL1
 2642 0044 12000000 		.4byte	.LVL2
 2643 0048 0200     		.2byte	0x2
 2644 004a 33       		.byte	0x33
 2645 004b 9F       		.byte	0x9f
 2646 004c 00000000 		.4byte	0
 2647 0050 00000000 		.4byte	0
 2648              	.LLST4:
 2649 0054 0C000000 		.4byte	.LVL1
 2650 0058 12000000 		.4byte	.LVL2
 2651 005c 0600     		.2byte	0x6
 2652 005e 0C       		.byte	0xc
 2653 005f 00003240 		.4byte	0x40320000
 2654 0063 9F       		.byte	0x9f
 2655 0064 00000000 		.4byte	0
 2656 0068 00000000 		.4byte	0
 2657              	.LLST5:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 126


 2658 006c 00000000 		.4byte	.LVL3
 2659 0070 0A000000 		.4byte	.LVL4
 2660 0074 0200     		.2byte	0x2
 2661 0076 34       		.byte	0x34
 2662 0077 9F       		.byte	0x9f
 2663 0078 00000000 		.4byte	0
 2664 007c 00000000 		.4byte	0
 2665              	.LLST6:
 2666 0080 00000000 		.4byte	.LVL3
 2667 0084 0A000000 		.4byte	.LVL4
 2668 0088 0600     		.2byte	0x6
 2669 008a 0C       		.byte	0xc
 2670 008b 00003240 		.4byte	0x40320000
 2671 008f 9F       		.byte	0x9f
 2672 0090 00000000 		.4byte	0
 2673 0094 00000000 		.4byte	0
 2674              	.LLST7:
 2675 0098 02000000 		.4byte	.LVL5
 2676 009c 44000000 		.4byte	.LVL12
 2677 00a0 0400     		.2byte	0x4
 2678 00a2 0A       		.byte	0xa
 2679 00a3 E803     		.2byte	0x3e8
 2680 00a5 9F       		.byte	0x9f
 2681 00a6 44000000 		.4byte	.LVL12
 2682 00aa 5A000000 		.4byte	.LVL13
 2683 00ae 0100     		.2byte	0x1
 2684 00b0 54       		.byte	0x54
 2685 00b1 5C000000 		.4byte	.LVL14
 2686 00b5 88000000 		.4byte	.LFE392
 2687 00b9 0100     		.2byte	0x1
 2688 00bb 54       		.byte	0x54
 2689 00bc 00000000 		.4byte	0
 2690 00c0 00000000 		.4byte	0
 2691              	.LLST8:
 2692 00c4 12000000 		.4byte	.LVL7
 2693 00c8 1C000000 		.4byte	.LVL8
 2694 00cc 0100     		.2byte	0x1
 2695 00ce 53       		.byte	0x53
 2696 00cf 1C000000 		.4byte	.LVL8
 2697 00d3 28000000 		.4byte	.LVL9
 2698 00d7 0200     		.2byte	0x2
 2699 00d9 74       		.byte	0x74
 2700 00da 00       		.sleb128 0
 2701 00db 00000000 		.4byte	0
 2702 00df 00000000 		.4byte	0
 2703              	.LLST9:
 2704 00e3 34000000 		.4byte	.LVL10
 2705 00e7 38000000 		.4byte	.LVL11
 2706 00eb 0200     		.2byte	0x2
 2707 00ed 31       		.byte	0x31
 2708 00ee 9F       		.byte	0x9f
 2709 00ef 00000000 		.4byte	0
 2710 00f3 00000000 		.4byte	0
 2711              	.LLST10:
 2712 00f7 34000000 		.4byte	.LVL10
 2713 00fb 38000000 		.4byte	.LVL11
 2714 00ff 0600     		.2byte	0x6
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 127


 2715 0101 0C       		.byte	0xc
 2716 0102 00003840 		.4byte	0x40380000
 2717 0106 9F       		.byte	0x9f
 2718 0107 00000000 		.4byte	0
 2719 010b 00000000 		.4byte	0
 2720              		.section	.debug_aranges,"",%progbits
 2721 0000 2C000000 		.4byte	0x2c
 2722 0004 0200     		.2byte	0x2
 2723 0006 00000000 		.4byte	.Ldebug_info0
 2724 000a 04       		.byte	0x4
 2725 000b 00       		.byte	0
 2726 000c 0000     		.2byte	0
 2727 000e 0000     		.2byte	0
 2728 0010 00000000 		.4byte	.LFB391
 2729 0014 1C000000 		.4byte	.LFE391-.LFB391
 2730 0018 00000000 		.4byte	.LFB390
 2731 001c 1C000000 		.4byte	.LFE390-.LFB390
 2732 0020 00000000 		.4byte	.LFB392
 2733 0024 88000000 		.4byte	.LFE392-.LFB392
 2734 0028 00000000 		.4byte	0
 2735 002c 00000000 		.4byte	0
 2736              		.section	.debug_ranges,"",%progbits
 2737              	.Ldebug_ranges0:
 2738 0000 00000000 		.4byte	.LFB391
 2739 0004 1C000000 		.4byte	.LFE391
 2740 0008 00000000 		.4byte	.LFB390
 2741 000c 1C000000 		.4byte	.LFE390
 2742 0010 00000000 		.4byte	.LFB392
 2743 0014 88000000 		.4byte	.LFE392
 2744 0018 00000000 		.4byte	0
 2745 001c 00000000 		.4byte	0
 2746              		.section	.debug_line,"",%progbits
 2747              	.Ldebug_line0:
 2748 0000 22040000 		.section	.debug_str,"MS",%progbits,1
 2748      02009B03 
 2748      00000201 
 2748      FB0E0D00 
 2748      01010101 
 2749              	.LASF137:
 2750 0000 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 2750      696E7465 
 2750      72727570 
 2750      74735F35 
 2750      5F495251 
 2751              	.LASF239:
 2752 0016 43595F53 		.ascii	"CY_SYSPM_WAIT_FOR_INTERRUPT\000"
 2752      5953504D 
 2752      5F574149 
 2752      545F464F 
 2752      525F494E 
 2753              	.LASF62:
 2754 0032 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 2754      735F696E 
 2754      74657272 
 2754      75707473 
 2754      5F647730 
 2755              	.LASF238:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 128


 2756 004e 63795F73 		.ascii	"cy_stc_sysint_t\000"
 2756      74635F73 
 2756      7973696E 
 2756      745F7400 
 2757              	.LASF207:
 2758 005e 5644445F 		.ascii	"VDD_ACTIVE\000"
 2758      41435449 
 2758      564500
 2759              	.LASF203:
 2760 0069 494E5452 		.ascii	"INTR_CAUSE0\000"
 2760      5F434155 
 2760      53453000 
 2761              	.LASF204:
 2762 0075 494E5452 		.ascii	"INTR_CAUSE1\000"
 2762      5F434155 
 2762      53453100 
 2763              	.LASF205:
 2764 0081 494E5452 		.ascii	"INTR_CAUSE2\000"
 2764      5F434155 
 2764      53453200 
 2765              	.LASF206:
 2766 008d 494E5452 		.ascii	"INTR_CAUSE3\000"
 2766      5F434155 
 2766      53453300 
 2767              	.LASF123:
 2768 0099 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 2768      6D5F315F 
 2768      696E7465 
 2768      72727570 
 2768      74735F31 
 2769              	.LASF225:
 2770 00b4 434D445F 		.ascii	"CMD_CAPTURE\000"
 2770      43415054 
 2770      55524500 
 2771              	.LASF287:
 2772 00c0 6D61696E 		.ascii	"main_cm4.c\000"
 2772      5F636D34 
 2772      2E6300
 2773              	.LASF142:
 2774 00cb 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 2774      696E7465 
 2774      72727570 
 2774      74735F31 
 2774      305F4952 
 2775              	.LASF262:
 2776 00e2 62617365 		.ascii	"base\000"
 2776      00
 2777              	.LASF67:
 2778 00e7 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 2778      735F696E 
 2778      74657272 
 2778      75707473 
 2778      5F647730 
 2779              	.LASF233:
 2780 0103 63686172 		.ascii	"char\000"
 2780      00
 2781              	.LASF36:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 129


 2782 0108 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 2782      735F696E 
 2782      74657272 
 2782      75707473 
 2782      5F697063 
 2783              	.LASF222:
 2784 0124 54435057 		.ascii	"TCPWM_CNT_Type\000"
 2784      4D5F434E 
 2784      545F5479 
 2784      706500
 2785              	.LASF54:
 2786 0133 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 2786      335F696E 
 2786      74657272 
 2786      7570745F 
 2786      4952516E 
 2787              	.LASF84:
 2788 0148 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 2788      735F696E 
 2788      74657272 
 2788      75707473 
 2788      5F647731 
 2789              	.LASF90:
 2790 0164 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 2790      735F696E 
 2790      74657272 
 2790      75707473 
 2790      5F647731 
 2791              	.LASF283:
 2792 0181 43795F53 		.ascii	"Cy_SysInt_Init\000"
 2792      7973496E 
 2792      745F496E 
 2792      697400
 2793              	.LASF274:
 2794 0190 43795F54 		.ascii	"Cy_TCPWM_TriggerStart\000"
 2794      4350574D 
 2794      5F547269 
 2794      67676572 
 2794      53746172 
 2795              	.LASF170:
 2796 01a6 756E7369 		.ascii	"unsigned int\000"
 2796      676E6564 
 2796      20696E74 
 2796      00
 2797              	.LASF226:
 2798 01b3 434D445F 		.ascii	"CMD_RELOAD\000"
 2798      52454C4F 
 2798      414400
 2799              	.LASF46:
 2800 01be 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 2800      735F696E 
 2800      74657272 
 2800      75707473 
 2800      5F697063 
 2801              	.LASF229:
 2802 01db 494E5452 		.ascii	"INTR_CAUSE\000"
 2802      5F434155 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 130


 2802      534500
 2803              	.LASF285:
 2804 01e6 43795F53 		.ascii	"Cy_SysPm_Sleep\000"
 2804      7973506D 
 2804      5F536C65 
 2804      657000
 2805              	.LASF115:
 2806 01f5 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 2806      6D5F315F 
 2806      696E7465 
 2806      72727570 
 2806      74735F37 
 2807              	.LASF198:
 2808 020f 4346475F 		.ascii	"CFG_SIO\000"
 2808      53494F00 
 2809              	.LASF164:
 2810 0217 5F5F696E 		.ascii	"__int32_t\000"
 2810      7433325F 
 2810      7400
 2811              	.LASF33:
 2812 0221 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 2812      5F696E74 
 2812      65727275 
 2812      70745F63 
 2812      7462735F 
 2813              	.LASF227:
 2814 023a 434D445F 		.ascii	"CMD_STOP\000"
 2814      53544F50 
 2814      00
 2815              	.LASF30:
 2816 0243 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 2816      5F696E74 
 2816      65727275 
 2816      70745F6D 
 2816      63776474 
 2817              	.LASF12:
 2818 025f 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 2818      5F696E74 
 2818      65727275 
 2818      7074735F 
 2818      6770696F 
 2819              	.LASF189:
 2820 027b 4F55545F 		.ascii	"OUT_SET\000"
 2820      53455400 
 2821              	.LASF73:
 2822 0283 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 2822      735F696E 
 2822      74657272 
 2822      75707473 
 2822      5F647730 
 2823              	.LASF158:
 2824 02a0 73686F72 		.ascii	"short int\000"
 2824      7420696E 
 2824      7400
 2825              	.LASF25:
 2826 02aa 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 2826      5F696E74 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 131


 2826      65727275 
 2826      70745F67 
 2826      70696F5F 
 2827              	.LASF129:
 2828 02c3 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 2828      6D5F315F 
 2828      696E7465 
 2828      72727570 
 2828      74735F32 
 2829              	.LASF146:
 2830 02de 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 2830      696E7465 
 2830      72727570 
 2830      74735F31 
 2830      345F4952 
 2831              	.LASF107:
 2832 02f5 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 2832      6D5F305F 
 2832      696E7465 
 2832      72727570 
 2832      74735F37 
 2833              	.LASF194:
 2834 030f 494E5452 		.ascii	"INTR_SET\000"
 2834      5F534554 
 2834      00
 2835              	.LASF76:
 2836 0318 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 2836      735F696E 
 2836      74657272 
 2836      75707473 
 2836      5F647731 
 2837              	.LASF102:
 2838 0334 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 2838      6D5F305F 
 2838      696E7465 
 2838      72727570 
 2838      74735F32 
 2839              	.LASF8:
 2840 034e 50656E64 		.ascii	"PendSV_IRQn\000"
 2840      53565F49 
 2840      52516E00 
 2841              	.LASF247:
 2842 035a 636F6D70 		.ascii	"compare0\000"
 2842      61726530 
 2842      00
 2843              	.LASF248:
 2844 0363 636F6D70 		.ascii	"compare1\000"
 2844      61726531 
 2844      00
 2845              	.LASF286:
 2846 036c 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 2846      43313120 
 2846      352E342E 
 2846      31203230 
 2846      31363036 
 2847 039f 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 2847      20726576 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 132


 2847      6973696F 
 2847      6E203233 
 2847      37373135 
 2848 03d2 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 2848      70202D6D 
 2848      6670753D 
 2848      66707634 
 2848      2D73702D 
 2849 0405 65637469 		.ascii	"ections -ffat-lto-objects\000"
 2849      6F6E7320 
 2849      2D666661 
 2849      742D6C74 
 2849      6F2D6F62 
 2850              	.LASF199:
 2851 041f 52455345 		.ascii	"RESERVED\000"
 2851      52564544 
 2851      00
 2852              	.LASF240:
 2853 0428 43595F53 		.ascii	"CY_SYSPM_WAIT_FOR_EVENT\000"
 2853      5953504D 
 2853      5F574149 
 2853      545F464F 
 2853      525F4556 
 2854              	.LASF196:
 2855 0440 4346475F 		.ascii	"CFG_IN\000"
 2855      494E00
 2856              	.LASF28:
 2857 0447 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 2857      385F696E 
 2857      74657272 
 2857      7570745F 
 2857      4952516E 
 2858              	.LASF3:
 2859 045c 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 2859      72794D61 
 2859      6E616765 
 2859      6D656E74 
 2859      5F495251 
 2860              	.LASF125:
 2861 0472 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 2861      6D5F315F 
 2861      696E7465 
 2861      72727570 
 2861      74735F31 
 2862              	.LASF134:
 2863 048d 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 2863      696E7465 
 2863      72727570 
 2863      74735F32 
 2863      5F495251 
 2864              	.LASF250:
 2865 04a3 696E7465 		.ascii	"interruptSources\000"
 2865      72727570 
 2865      74536F75 
 2865      72636573 
 2865      00
 2866              	.LASF173:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 133


 2867 04b4 75696E74 		.ascii	"uint32_t\000"
 2867      33325F74 
 2867      00
 2868              	.LASF120:
 2869 04bd 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 2869      6D5F315F 
 2869      696E7465 
 2869      72727570 
 2869      74735F31 
 2870              	.LASF17:
 2871 04d8 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 2871      5F696E74 
 2871      65727275 
 2871      7074735F 
 2871      6770696F 
 2872              	.LASF23:
 2873 04f4 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 2873      5F696E74 
 2873      65727275 
 2873      7074735F 
 2873      6770696F 
 2874              	.LASF147:
 2875 0511 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 2875      696E7465 
 2875      72727570 
 2875      74735F31 
 2875      355F4952 
 2876              	.LASF174:
 2877 0528 49534552 		.ascii	"ISER\000"
 2877      00
 2878              	.LASF97:
 2879 052d 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 2879      735F696E 
 2879      74657272 
 2879      75707473 
 2879      5F636D30 
 2880              	.LASF234:
 2881 054d 666C6F61 		.ascii	"float\000"
 2881      7400
 2882              	.LASF276:
 2883 0553 4973725F 		.ascii	"Isr_switch\000"
 2883      73776974 
 2883      636800
 2884              	.LASF55:
 2885 055e 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 2885      345F696E 
 2885      74657272 
 2885      7570745F 
 2885      4952516E 
 2886              	.LASF277:
 2887 0573 636F756E 		.ascii	"count\000"
 2887      7400
 2888              	.LASF177:
 2889 0579 52534552 		.ascii	"RSERVED1\000"
 2889      56454431 
 2889      00
 2890              	.LASF169:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 134


 2891 0582 6C6F6E67 		.ascii	"long long unsigned int\000"
 2891      206C6F6E 
 2891      6720756E 
 2891      7369676E 
 2891      65642069 
 2892              	.LASF188:
 2893 0599 4F55545F 		.ascii	"OUT_CLR\000"
 2893      434C5200 
 2894              	.LASF254:
 2895 05a1 72656C6F 		.ascii	"reloadInput\000"
 2895      6164496E 
 2895      70757400 
 2896              	.LASF81:
 2897 05ad 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 2897      735F696E 
 2897      74657272 
 2897      75707473 
 2897      5F647731 
 2898              	.LASF87:
 2899 05c9 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 2899      735F696E 
 2899      74657272 
 2899      75707473 
 2899      5F647731 
 2900              	.LASF154:
 2901 05e6 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 2901      696E7465 
 2901      72727570 
 2901      745F6D65 
 2901      645F4952 
 2902              	.LASF275:
 2903 05fd 54696D65 		.ascii	"TimerInterruptHandler\000"
 2903      72496E74 
 2903      65727275 
 2903      70744861 
 2903      6E646C65 
 2904              	.LASF48:
 2905 0613 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 2905      735F696E 
 2905      74657272 
 2905      75707473 
 2905      5F697063 
 2906              	.LASF31:
 2907 0630 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 2907      5F696E74 
 2907      65727275 
 2907      70745F62 
 2907      61636B75 
 2908              	.LASF117:
 2909 064b 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 2909      6D5F315F 
 2909      696E7465 
 2909      72727570 
 2909      74735F39 
 2910              	.LASF6:
 2911 0665 53564361 		.ascii	"SVCall_IRQn\000"
 2911      6C6C5F49 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 135


 2911      52516E00 
 2912              	.LASF51:
 2913 0671 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 2913      305F696E 
 2913      74657272 
 2913      7570745F 
 2913      4952516E 
 2914              	.LASF112:
 2915 0686 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 2915      6D5F315F 
 2915      696E7465 
 2915      72727570 
 2915      74735F34 
 2916              	.LASF255:
 2917 06a0 73746172 		.ascii	"startInputMode\000"
 2917      74496E70 
 2917      75744D6F 
 2917      646500
 2918              	.LASF151:
 2919 06af 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 2919      696C655F 
 2919      696E7465 
 2919      72727570 
 2919      745F4952 
 2920              	.LASF251:
 2921 06c6 63617074 		.ascii	"captureInputMode\000"
 2921      75726549 
 2921      6E707574 
 2921      4D6F6465 
 2921      00
 2922              	.LASF257:
 2923 06d7 73746F70 		.ascii	"stopInputMode\000"
 2923      496E7075 
 2923      744D6F64 
 2923      6500
 2924              	.LASF21:
 2925 06e5 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 2925      5F696E74 
 2925      65727275 
 2925      7074735F 
 2925      6770696F 
 2926              	.LASF43:
 2927 0702 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 2927      735F696E 
 2927      74657272 
 2927      75707473 
 2927      5F697063 
 2928              	.LASF197:
 2929 071e 4346475F 		.ascii	"CFG_OUT\000"
 2929      4F555400 
 2930              	.LASF92:
 2931 0726 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 2931      735F696E 
 2931      74657272 
 2931      75707473 
 2931      5F666175 
 2932              	.LASF223:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 136


 2933 0744 4354524C 		.ascii	"CTRL_CLR\000"
 2933      5F434C52 
 2933      00
 2934              	.LASF160:
 2935 074d 4952516E 		.ascii	"IRQn_Type\000"
 2935      5F547970 
 2935      6500
 2936              	.LASF69:
 2937 0757 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 2937      735F696E 
 2937      74657272 
 2937      75707473 
 2937      5F647730 
 2938              	.LASF143:
 2939 0773 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 2939      696E7465 
 2939      72727570 
 2939      74735F31 
 2939      315F4952 
 2940              	.LASF37:
 2941 078a 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 2941      735F696E 
 2941      74657272 
 2941      75707473 
 2941      5F697063 
 2942              	.LASF104:
 2943 07a6 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 2943      6D5F305F 
 2943      696E7465 
 2943      72727570 
 2943      74735F34 
 2944              	.LASF241:
 2945 07c0 5F426F6F 		.ascii	"_Bool\000"
 2945      6C00
 2946              	.LASF208:
 2947 07c6 5644445F 		.ascii	"VDD_INTR\000"
 2947      494E5452 
 2947      00
 2948              	.LASF156:
 2949 07cf 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 2949      5F696E74 
 2949      65727275 
 2949      70745F64 
 2949      6163735F 
 2950              	.LASF109:
 2951 07e8 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 2951      6D5F315F 
 2951      696E7465 
 2951      72727570 
 2951      74735F31 
 2952              	.LASF136:
 2953 0802 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 2953      696E7465 
 2953      72727570 
 2953      74735F34 
 2953      5F495251 
 2954              	.LASF271:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 137


 2955 0818 636F756E 		.ascii	"counters\000"
 2955      74657273 
 2955      00
 2956              	.LASF280:
 2957 0821 69737254 		.ascii	"isrTimer_cfg\000"
 2957      696D6572 
 2957      5F636667 
 2957      00
 2958              	.LASF150:
 2959 082e 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 2959      6F73735F 
 2959      696E7465 
 2959      72727570 
 2959      745F7064 
 2960              	.LASF70:
 2961 0849 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 2961      735F696E 
 2961      74657272 
 2961      75707473 
 2961      5F647730 
 2962              	.LASF122:
 2963 0866 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 2963      6D5F315F 
 2963      696E7465 
 2963      72727570 
 2963      74735F31 
 2964              	.LASF19:
 2965 0881 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 2965      5F696E74 
 2965      65727275 
 2965      7074735F 
 2965      6770696F 
 2966              	.LASF191:
 2967 089d 494E5452 		.ascii	"INTR\000"
 2967      00
 2968              	.LASF202:
 2969 08a2 4750494F 		.ascii	"GPIO_PRT_Type\000"
 2969      5F505254 
 2969      5F547970 
 2969      6500
 2970              	.LASF192:
 2971 08b0 494E5452 		.ascii	"INTR_MASK\000"
 2971      5F4D4153 
 2971      4B00
 2972              	.LASF66:
 2973 08ba 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 2973      735F696E 
 2973      74657272 
 2973      75707473 
 2973      5F647730 
 2974              	.LASF14:
 2975 08d6 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 2975      5F696E74 
 2975      65727275 
 2975      7074735F 
 2975      6770696F 
 2976              	.LASF20:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 138


 2977 08f2 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 2977      5F696E74 
 2977      65727275 
 2977      7074735F 
 2977      6770696F 
 2978              	.LASF75:
 2979 090f 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 2979      735F696E 
 2979      74657272 
 2979      75707473 
 2979      5F647730 
 2980              	.LASF32:
 2981 092c 73727373 		.ascii	"srss_interrupt_IRQn\000"
 2981      5F696E74 
 2981      65727275 
 2981      70745F49 
 2981      52516E00 
 2982              	.LASF230:
 2983 0940 54435057 		.ascii	"TCPWM_Type\000"
 2983      4D5F5479 
 2983      706500
 2984              	.LASF252:
 2985 094b 63617074 		.ascii	"captureInput\000"
 2985      75726549 
 2985      6E707574 
 2985      00
 2986              	.LASF83:
 2987 0958 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 2987      735F696E 
 2987      74657272 
 2987      75707473 
 2987      5F647731 
 2988              	.LASF217:
 2989 0974 50455249 		.ascii	"PERIOD\000"
 2989      4F4400
 2990              	.LASF89:
 2991 097b 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 2991      735F696E 
 2991      74657272 
 2991      75707473 
 2991      5F647731 
 2992              	.LASF61:
 2993 0998 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 2993      735F696E 
 2993      74657272 
 2993      75707473 
 2993      5F647730 
 2994              	.LASF224:
 2995 09b4 4354524C 		.ascii	"CTRL_SET\000"
 2995      5F534554 
 2995      00
 2996              	.LASF139:
 2997 09bd 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 2997      696E7465 
 2997      72727570 
 2997      74735F37 
 2997      5F495251 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 139


 2998              	.LASF228:
 2999 09d3 434D445F 		.ascii	"CMD_START\000"
 2999      53544152 
 2999      5400
 3000              	.LASF41:
 3001 09dd 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 3001      735F696E 
 3001      74657272 
 3001      75707473 
 3001      5F697063 
 3002              	.LASF157:
 3003 09f9 756E636F 		.ascii	"unconnected_IRQn\000"
 3003      6E6E6563 
 3003      7465645F 
 3003      4952516E 
 3003      00
 3004              	.LASF78:
 3005 0a0a 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 3005      735F696E 
 3005      74657272 
 3005      75707473 
 3005      5F647731 
 3006              	.LASF246:
 3007 0a26 636F6D70 		.ascii	"compareOrCapture\000"
 3007      6172654F 
 3007      72436170 
 3007      74757265 
 3007      00
 3008              	.LASF243:
 3009 0a37 636C6F63 		.ascii	"clockPrescaler\000"
 3009      6B507265 
 3009      7363616C 
 3009      657200
 3010              	.LASF45:
 3011 0a46 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 3011      735F696E 
 3011      74657272 
 3011      75707473 
 3011      5F697063 
 3012              	.LASF95:
 3013 0a63 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 3013      735F696E 
 3013      74657272 
 3013      7570745F 
 3013      666D5F49 
 3014              	.LASF114:
 3015 0a7b 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 3015      6D5F315F 
 3015      696E7465 
 3015      72727570 
 3015      74735F36 
 3016              	.LASF141:
 3017 0a95 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 3017      696E7465 
 3017      72727570 
 3017      74735F39 
 3017      5F495251 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 140


 3018              	.LASF268:
 3019 0aab 43795F47 		.ascii	"Cy_GPIO_ClearInterrupt\000"
 3019      50494F5F 
 3019      436C6561 
 3019      72496E74 
 3019      65727275 
 3020              	.LASF145:
 3021 0ac2 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 3021      696E7465 
 3021      72727570 
 3021      74735F31 
 3021      335F4952 
 3022              	.LASF171:
 3023 0ad9 75696E74 		.ascii	"uint8_t\000"
 3023      385F7400 
 3024              	.LASF127:
 3025 0ae1 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 3025      6D5F315F 
 3025      696E7465 
 3025      72727570 
 3025      74735F31 
 3026              	.LASF236:
 3027 0afc 696E7472 		.ascii	"intrSrc\000"
 3027      53726300 
 3028              	.LASF29:
 3029 0b04 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 3029      5F696E74 
 3029      65727275 
 3029      70745F6D 
 3029      63776474 
 3030              	.LASF27:
 3031 0b20 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 3031      6D705F69 
 3031      6E746572 
 3031      72757074 
 3031      5F495251 
 3032              	.LASF40:
 3033 0b36 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 3033      735F696E 
 3033      74657272 
 3033      75707473 
 3033      5F697063 
 3034              	.LASF128:
 3035 0b52 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 3035      6D5F315F 
 3035      696E7465 
 3035      72727570 
 3035      74735F32 
 3036              	.LASF168:
 3037 0b6d 6C6F6E67 		.ascii	"long long int\000"
 3037      206C6F6E 
 3037      6720696E 
 3037      7400
 3038              	.LASF288:
 3039 0b7b 433A5C55 		.ascii	"C:\\Users\\User\\Desktop\\labs\\olega\\Stepaniuk\\l"
 3039      73657273 
 3039      5C557365 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 141


 3039      725C4465 
 3039      736B746F 
 3040 0ba7 6162365C 		.ascii	"ab6\\lab6_2\\lab6.cydsn\000"
 3040      6C616236 
 3040      5F325C6C 
 3040      6162362E 
 3040      63796473 
 3041              	.LASF35:
 3042 0bbd 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 3042      735F696E 
 3042      74657272 
 3042      75707473 
 3042      5F697063 
 3043              	.LASF269:
 3044 0bd9 43795F54 		.ascii	"Cy_TCPWM_Counter_SetPeriod\000"
 3044      4350574D 
 3044      5F436F75 
 3044      6E746572 
 3044      5F536574 
 3045              	.LASF101:
 3046 0bf4 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 3046      6D5F305F 
 3046      696E7465 
 3046      72727570 
 3046      74735F31 
 3047              	.LASF56:
 3048 0c0e 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 3048      355F696E 
 3048      74657272 
 3048      7570745F 
 3048      4952516E 
 3049              	.LASF50:
 3050 0c23 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 3050      735F696E 
 3050      74657272 
 3050      75707473 
 3050      5F697063 
 3051              	.LASF265:
 3052 0c40 43795F54 		.ascii	"Cy_TCPWM_ClearInterrupt\000"
 3052      4350574D 
 3052      5F436C65 
 3052      6172496E 
 3052      74657272 
 3053              	.LASF4:
 3054 0c58 42757346 		.ascii	"BusFault_IRQn\000"
 3054      61756C74 
 3054      5F495251 
 3054      6E00
 3055              	.LASF133:
 3056 0c66 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 3056      696E7465 
 3056      72727570 
 3056      74735F31 
 3056      5F495251 
 3057              	.LASF253:
 3058 0c7c 72656C6F 		.ascii	"reloadInputMode\000"
 3058      6164496E 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 142


 3058      7075744D 
 3058      6F646500 
 3059              	.LASF153:
 3060 0c8c 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 3060      696E7465 
 3060      72727570 
 3060      745F6869 
 3060      5F495251 
 3061              	.LASF52:
 3062 0ca2 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 3062      315F696E 
 3062      74657272 
 3062      7570745F 
 3062      4952516E 
 3063              	.LASF119:
 3064 0cb7 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 3064      6D5F315F 
 3064      696E7465 
 3064      72727570 
 3064      74735F31 
 3065              	.LASF16:
 3066 0cd2 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 3066      5F696E74 
 3066      65727275 
 3066      7074735F 
 3066      6770696F 
 3067              	.LASF96:
 3068 0cee 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 3068      735F696E 
 3068      74657272 
 3068      75707473 
 3068      5F636D30 
 3069              	.LASF85:
 3070 0d0e 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 3070      735F696E 
 3070      74657272 
 3070      75707473 
 3070      5F647731 
 3071              	.LASF149:
 3072 0d2a 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 3072      6F73735F 
 3072      696E7465 
 3072      72727570 
 3072      745F6932 
 3073              	.LASF63:
 3074 0d45 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 3074      735F696E 
 3074      74657272 
 3074      75707473 
 3074      5F647730 
 3075              	.LASF11:
 3076 0d61 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 3076      5F696E74 
 3076      65727275 
 3076      7074735F 
 3076      6770696F 
 3077              	.LASF195:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 143


 3078 0d7d 494E5452 		.ascii	"INTR_CFG\000"
 3078      5F434647 
 3078      00
 3079              	.LASF180:
 3080 0d86 49435052 		.ascii	"ICPR\000"
 3080      00
 3081              	.LASF72:
 3082 0d8b 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 3082      735F696E 
 3082      74657272 
 3082      75707473 
 3082      5F647730 
 3083              	.LASF80:
 3084 0da8 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 3084      735F696E 
 3084      74657272 
 3084      75707473 
 3084      5F647731 
 3085              	.LASF86:
 3086 0dc4 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 3086      735F696E 
 3086      74657272 
 3086      75707473 
 3086      5F647731 
 3087              	.LASF106:
 3088 0de1 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 3088      6D5F305F 
 3088      696E7465 
 3088      72727570 
 3088      74735F36 
 3089              	.LASF210:
 3090 0dfb 5644445F 		.ascii	"VDD_INTR_MASKED\000"
 3090      494E5452 
 3090      5F4D4153 
 3090      4B454400 
 3091              	.LASF116:
 3092 0e0b 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 3092      6D5F315F 
 3092      696E7465 
 3092      72727570 
 3092      74735F38 
 3093              	.LASF231:
 3094 0e25 6C6F6E67 		.ascii	"long double\000"
 3094      20646F75 
 3094      626C6500 
 3095              	.LASF273:
 3096 0e31 4952516E 		.ascii	"IRQn\000"
 3096      00
 3097              	.LASF211:
 3098 0e36 5644445F 		.ascii	"VDD_INTR_SET\000"
 3098      494E5452 
 3098      5F534554 
 3098      00
 3099              	.LASF244:
 3100 0e43 72756E4D 		.ascii	"runMode\000"
 3100      6F646500 
 3101              	.LASF99:
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 144


 3102 0e4b 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 3102      735F696E 
 3102      74657272 
 3102      75707473 
 3102      5F636D34 
 3103              	.LASF111:
 3104 0e6b 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 3104      6D5F315F 
 3104      696E7465 
 3104      72727570 
 3104      74735F33 
 3105              	.LASF138:
 3106 0e85 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 3106      696E7465 
 3106      72727570 
 3106      74735F36 
 3106      5F495251 
 3107              	.LASF185:
 3108 0e9b 53544952 		.ascii	"STIR\000"
 3108      00
 3109              	.LASF261:
 3110 0ea0 63795F73 		.ascii	"cy_stc_tcpwm_counter_config_t\000"
 3110      74635F74 
 3110      6370776D 
 3110      5F636F75 
 3110      6E746572 
 3111              	.LASF124:
 3112 0ebe 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 3112      6D5F315F 
 3112      696E7465 
 3112      72727570 
 3112      74735F31 
 3113              	.LASF42:
 3114 0ed9 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 3114      735F696E 
 3114      74657272 
 3114      75707473 
 3114      5F697063 
 3115              	.LASF175:
 3116 0ef5 52455345 		.ascii	"RESERVED0\000"
 3116      52564544 
 3116      3000
 3117              	.LASF201:
 3118 0eff 52455345 		.ascii	"RESERVED1\000"
 3118      52564544 
 3118      3100
 3119              	.LASF179:
 3120 0f09 52455345 		.ascii	"RESERVED2\000"
 3120      52564544 
 3120      3200
 3121              	.LASF181:
 3122 0f13 52455345 		.ascii	"RESERVED3\000"
 3122      52564544 
 3122      3300
 3123              	.LASF183:
 3124 0f1d 52455345 		.ascii	"RESERVED4\000"
 3124      52564544 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 145


 3124      3400
 3125              	.LASF184:
 3126 0f27 52455345 		.ascii	"RESERVED5\000"
 3126      52564544 
 3126      3500
 3127              	.LASF22:
 3128 0f31 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 3128      5F696E74 
 3128      65727275 
 3128      7074735F 
 3128      6770696F 
 3129              	.LASF34:
 3130 0f4e 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 3130      735F696E 
 3130      74657272 
 3130      7570745F 
 3130      4952516E 
 3131              	.LASF249:
 3132 0f63 656E6162 		.ascii	"enableCompareSwap\000"
 3132      6C65436F 
 3132      6D706172 
 3132      65537761 
 3132      7000
 3133              	.LASF165:
 3134 0f75 6C6F6E67 		.ascii	"long int\000"
 3134      20696E74 
 3134      00
 3135              	.LASF91:
 3136 0f7e 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 3136      735F696E 
 3136      74657272 
 3136      75707473 
 3136      5F647731 
 3137              	.LASF279:
 3138 0f9b 49544D5F 		.ascii	"ITM_RxBuffer\000"
 3138      52784275 
 3138      66666572 
 3138      00
 3139              	.LASF259:
 3140 0fa8 636F756E 		.ascii	"countInputMode\000"
 3140      74496E70 
 3140      75744D6F 
 3140      646500
 3141              	.LASF1:
 3142 0fb7 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 3142      61736B61 
 3142      626C6549 
 3142      6E745F49 
 3142      52516E00 
 3143              	.LASF290:
 3144 0fcb 5F5F656E 		.ascii	"__enable_irq\000"
 3144      61626C65 
 3144      5F697271 
 3144      00
 3145              	.LASF57:
 3146 0fd8 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 3146      365F696E 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 146


 3146      74657272 
 3146      7570745F 
 3146      4952516E 
 3147              	.LASF245:
 3148 0fed 636F756E 		.ascii	"countDirection\000"
 3148      74446972 
 3148      65637469 
 3148      6F6E00
 3149              	.LASF232:
 3150 0ffc 63686172 		.ascii	"char_t\000"
 3150      5F7400
 3151              	.LASF47:
 3152 1003 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 3152      735F696E 
 3152      74657272 
 3152      75707473 
 3152      5F697063 
 3153              	.LASF24:
 3154 1020 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 3154      5F696E74 
 3154      65727275 
 3154      7074735F 
 3154      6770696F 
 3155              	.LASF200:
 3156 103d 4346475F 		.ascii	"CFG_IN_GPIO5V\000"
 3156      494E5F47 
 3156      50494F35 
 3156      5600
 3157              	.LASF88:
 3158 104b 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 3158      735F696E 
 3158      74657272 
 3158      75707473 
 3158      5F647731 
 3159              	.LASF18:
 3160 1068 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 3160      5F696E74 
 3160      65727275 
 3160      7074735F 
 3160      6770696F 
 3161              	.LASF266:
 3162 1084 636E744E 		.ascii	"cntNum\000"
 3162      756D00
 3163              	.LASF155:
 3164 108b 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 3164      696E7465 
 3164      72727570 
 3164      745F6C6F 
 3164      5F495251 
 3165              	.LASF190:
 3166 10a1 4F55545F 		.ascii	"OUT_INV\000"
 3166      494E5600 
 3167              	.LASF152:
 3168 10a9 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 3168      5F696E74 
 3168      65727275 
 3168      70745F49 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 147


 3168      52516E00 
 3169              	.LASF267:
 3170 10bd 736F7572 		.ascii	"source\000"
 3170      636500
 3171              	.LASF53:
 3172 10c4 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 3172      325F696E 
 3172      74657272 
 3172      7570745F 
 3172      4952516E 
 3173              	.LASF284:
 3174 10d9 43795F54 		.ascii	"Cy_TCPWM_Counter_Init\000"
 3174      4350574D 
 3174      5F436F75 
 3174      6E746572 
 3174      5F496E69 
 3175              	.LASF13:
 3176 10ef 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 3176      5F696E74 
 3176      65727275 
 3176      7074735F 
 3176      6770696F 
 3177              	.LASF74:
 3178 110b 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 3178      735F696E 
 3178      74657272 
 3178      75707473 
 3178      5F647730 
 3179              	.LASF82:
 3180 1128 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 3180      735F696E 
 3180      74657272 
 3180      75707473 
 3180      5F647731 
 3181              	.LASF130:
 3182 1144 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 3182      6D5F315F 
 3182      696E7465 
 3182      72727570 
 3182      74735F32 
 3183              	.LASF193:
 3184 115f 494E5452 		.ascii	"INTR_MASKED\000"
 3184      5F4D4153 
 3184      4B454400 
 3185              	.LASF216:
 3186 116b 43435F42 		.ascii	"CC_BUFF\000"
 3186      55464600 
 3187              	.LASF60:
 3188 1173 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 3188      735F696E 
 3188      74657272 
 3188      75707473 
 3188      5F647730 
 3189              	.LASF131:
 3190 118f 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 3190      6D5F315F 
 3190      696E7465 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 148


 3190      72727570 
 3190      74735F32 
 3191              	.LASF237:
 3192 11aa 696E7472 		.ascii	"intrPriority\000"
 3192      5072696F 
 3192      72697479 
 3192      00
 3193              	.LASF144:
 3194 11b7 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 3194      696E7465 
 3194      72727570 
 3194      74735F31 
 3194      325F4952 
 3195              	.LASF9:
 3196 11ce 53797354 		.ascii	"SysTick_IRQn\000"
 3196      69636B5F 
 3196      4952516E 
 3196      00
 3197              	.LASF186:
 3198 11db 73697A65 		.ascii	"sizetype\000"
 3198      74797065 
 3198      00
 3199              	.LASF77:
 3200 11e4 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 3200      735F696E 
 3200      74657272 
 3200      75707473 
 3200      5F647731 
 3201              	.LASF167:
 3202 1200 6C6F6E67 		.ascii	"long unsigned int\000"
 3202      20756E73 
 3202      69676E65 
 3202      6420696E 
 3202      7400
 3203              	.LASF103:
 3204 1212 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 3204      6D5F305F 
 3204      696E7465 
 3204      72727570 
 3204      74735F33 
 3205              	.LASF281:
 3206 122c 54696D65 		.ascii	"Timer_config\000"
 3206      725F636F 
 3206      6E666967 
 3206      00
 3207              	.LASF64:
 3208 1239 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 3208      735F696E 
 3208      74657272 
 3208      75707473 
 3208      5F647730 
 3209              	.LASF172:
 3210 1255 696E7433 		.ascii	"int32_t\000"
 3210      325F7400 
 3211              	.LASF113:
 3212 125d 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 3212      6D5F315F 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 149


 3212      696E7465 
 3212      72727570 
 3212      74735F35 
 3213              	.LASF140:
 3214 1277 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 3214      696E7465 
 3214      72727570 
 3214      74735F38 
 3214      5F495251 
 3215              	.LASF272:
 3216 128d 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 3216      49435F45 
 3216      6E61626C 
 3216      65495251 
 3216      00
 3217              	.LASF126:
 3218 129e 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 3218      6D5F315F 
 3218      696E7465 
 3218      72727570 
 3218      74735F31 
 3219              	.LASF7:
 3220 12b9 44656275 		.ascii	"DebugMonitor_IRQn\000"
 3220      674D6F6E 
 3220      69746F72 
 3220      5F495251 
 3220      6E00
 3221              	.LASF5:
 3222 12cb 55736167 		.ascii	"UsageFault_IRQn\000"
 3222      65466175 
 3222      6C745F49 
 3222      52516E00 
 3223              	.LASF108:
 3224 12db 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 3224      6D5F315F 
 3224      696E7465 
 3224      72727570 
 3224      74735F30 
 3225              	.LASF135:
 3226 12f5 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 3226      696E7465 
 3226      72727570 
 3226      74735F33 
 3226      5F495251 
 3227              	.LASF162:
 3228 130b 756E7369 		.ascii	"unsigned char\000"
 3228      676E6564 
 3228      20636861 
 3228      7200
 3229              	.LASF166:
 3230 1319 5F5F7569 		.ascii	"__uint32_t\000"
 3230      6E743332 
 3230      5F7400
 3231              	.LASF212:
 3232 1324 4750494F 		.ascii	"GPIO_Type\000"
 3232      5F547970 
 3232      6500
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 150


 3233              	.LASF260:
 3234 132e 636F756E 		.ascii	"countInput\000"
 3234      74496E70 
 3234      757400
 3235              	.LASF39:
 3236 1339 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 3236      735F696E 
 3236      74657272 
 3236      75707473 
 3236      5F697063 
 3237              	.LASF258:
 3238 1355 73746F70 		.ascii	"stopInput\000"
 3238      496E7075 
 3238      7400
 3239              	.LASF278:
 3240 135f 64656C61 		.ascii	"delayMs\000"
 3240      794D7300 
 3241              	.LASF65:
 3242 1367 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 3242      735F696E 
 3242      74657272 
 3242      75707473 
 3242      5F647730 
 3243              	.LASF176:
 3244 1383 49434552 		.ascii	"ICER\000"
 3244      00
 3245              	.LASF182:
 3246 1388 49414252 		.ascii	"IABR\000"
 3246      00
 3247              	.LASF26:
 3248 138d 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 3248      5F696E74 
 3248      65727275 
 3248      70745F76 
 3248      64645F49 
 3249              	.LASF161:
 3250 13a5 5F5F7569 		.ascii	"__uint8_t\000"
 3250      6E74385F 
 3250      7400
 3251              	.LASF49:
 3252 13af 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 3252      735F696E 
 3252      74657272 
 3252      75707473 
 3252      5F697063 
 3253              	.LASF0:
 3254 13cc 52657365 		.ascii	"Reset_IRQn\000"
 3254      745F4952 
 3254      516E00
 3255              	.LASF263:
 3256 13d7 70696E4E 		.ascii	"pinNum\000"
 3256      756D00
 3257              	.LASF68:
 3258 13de 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 3258      735F696E 
 3258      74657272 
 3258      75707473 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 151


 3258      5F647730 
 3259              	.LASF209:
 3260 13fa 5644445F 		.ascii	"VDD_INTR_MASK\000"
 3260      494E5452 
 3260      5F4D4153 
 3260      4B00
 3261              	.LASF2:
 3262 1408 48617264 		.ascii	"HardFault_IRQn\000"
 3262      4661756C 
 3262      745F4952 
 3262      516E00
 3263              	.LASF159:
 3264 1417 7369676E 		.ascii	"signed char\000"
 3264      65642063 
 3264      68617200 
 3265              	.LASF242:
 3266 1423 70657269 		.ascii	"period\000"
 3266      6F6400
 3267              	.LASF148:
 3268 142a 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 3268      5F696E74 
 3268      65727275 
 3268      70745F73 
 3268      61725F49 
 3269              	.LASF132:
 3270 1442 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 3270      696E7465 
 3270      72727570 
 3270      74735F30 
 3270      5F495251 
 3271              	.LASF163:
 3272 1458 73686F72 		.ascii	"short unsigned int\000"
 3272      7420756E 
 3272      7369676E 
 3272      65642069 
 3272      6E7400
 3273              	.LASF289:
 3274 146b 63795F73 		.ascii	"cy_stc_tcpwm_counter_config\000"
 3274      74635F74 
 3274      6370776D 
 3274      5F636F75 
 3274      6E746572 
 3275              	.LASF292:
 3276 1487 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 3276      49435F43 
 3276      6C656172 
 3276      50656E64 
 3276      696E6749 
 3277              	.LASF291:
 3278 149e 6D61696E 		.ascii	"main\000"
 3278      00
 3279              	.LASF118:
 3280 14a3 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 3280      6D5F315F 
 3280      696E7465 
 3280      72727570 
 3280      74735F31 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 152


 3281              	.LASF15:
 3282 14be 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 3282      5F696E74 
 3282      65727275 
 3282      7074735F 
 3282      6770696F 
 3283              	.LASF219:
 3284 14da 54525F43 		.ascii	"TR_CTRL0\000"
 3284      54524C30 
 3284      00
 3285              	.LASF220:
 3286 14e3 54525F43 		.ascii	"TR_CTRL1\000"
 3286      54524C31 
 3286      00
 3287              	.LASF221:
 3288 14ec 54525F43 		.ascii	"TR_CTRL2\000"
 3288      54524C32 
 3288      00
 3289              	.LASF44:
 3290 14f5 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 3290      735F696E 
 3290      74657272 
 3290      75707473 
 3290      5F697063 
 3291              	.LASF270:
 3292 1511 43795F54 		.ascii	"Cy_TCPWM_Enable_Multiple\000"
 3292      4350574D 
 3292      5F456E61 
 3292      626C655F 
 3292      4D756C74 
 3293              	.LASF178:
 3294 152a 49535052 		.ascii	"ISPR\000"
 3294      00
 3295              	.LASF264:
 3296 152f 43795F47 		.ascii	"Cy_GPIO_Inv\000"
 3296      50494F5F 
 3296      496E7600 
 3297              	.LASF59:
 3298 153b 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 3298      696E7465 
 3298      72727570 
 3298      745F4952 
 3298      516E00
 3299              	.LASF93:
 3300 154e 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 3300      735F696E 
 3300      74657272 
 3300      75707473 
 3300      5F666175 
 3301              	.LASF235:
 3302 156c 646F7562 		.ascii	"double\000"
 3302      6C6500
 3303              	.LASF10:
 3304 1573 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 3304      5F696E74 
 3304      65727275 
 3304      7074735F 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 153


 3304      6770696F 
 3305              	.LASF187:
 3306 158f 4E564943 		.ascii	"NVIC_Type\000"
 3306      5F547970 
 3306      6500
 3307              	.LASF71:
 3308 1599 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 3308      735F696E 
 3308      74657272 
 3308      75707473 
 3308      5F647730 
 3309              	.LASF214:
 3310 15b6 53544154 		.ascii	"STATUS\000"
 3310      555300
 3311              	.LASF79:
 3312 15bd 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 3312      735F696E 
 3312      74657272 
 3312      75707473 
 3312      5F647731 
 3313              	.LASF282:
 3314 15d9 696E7465 		.ascii	"interrupt_flag\000"
 3314      72727570 
 3314      745F666C 
 3314      616700
 3315              	.LASF105:
 3316 15e8 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 3316      6D5F305F 
 3316      696E7465 
 3316      72727570 
 3316      74735F35 
 3317              	.LASF121:
 3318 1602 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 3318      6D5F315F 
 3318      696E7465 
 3318      72727570 
 3318      74735F31 
 3319              	.LASF215:
 3320 161d 434F554E 		.ascii	"COUNTER\000"
 3320      54455200 
 3321              	.LASF94:
 3322 1625 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 3322      735F696E 
 3322      74657272 
 3322      7570745F 
 3322      63727970 
 3323              	.LASF100:
 3324 1641 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 3324      6D5F305F 
 3324      696E7465 
 3324      72727570 
 3324      74735F30 
 3325              	.LASF38:
 3326 165b 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 3326      735F696E 
 3326      74657272 
 3326      75707473 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccR3k0Qp.s 			page 154


 3326      5F697063 
 3327              	.LASF218:
 3328 1677 50455249 		.ascii	"PERIOD_BUFF\000"
 3328      4F445F42 
 3328      55464600 
 3329              	.LASF58:
 3330 1683 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 3330      375F696E 
 3330      74657272 
 3330      7570745F 
 3330      4952516E 
 3331              	.LASF213:
 3332 1698 4354524C 		.ascii	"CTRL\000"
 3332      00
 3333              	.LASF98:
 3334 169d 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 3334      735F696E 
 3334      74657272 
 3334      75707473 
 3334      5F636D34 
 3335              	.LASF256:
 3336 16bd 73746172 		.ascii	"startInput\000"
 3336      74496E70 
 3336      757400
 3337              	.LASF110:
 3338 16c8 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 3338      6D5F315F 
 3338      696E7465 
 3338      72727570 
 3338      74735F32 
 3339              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
