// Seed: 2335713198
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  wire id_3;
  supply1 id_4;
  assign id_4 = id_4;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  id_4(
      .id_0(id_2[1 : 1'b0]), .min(1)
  );
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    input uwire id_0,
    input uwire id_1,
    input supply0 id_2,
    input wire id_3
);
endmodule
module module_3 (
    input wand id_0,
    input tri id_1,
    output tri0 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input tri id_5,
    input wire id_6,
    input wor id_7,
    input tri0 id_8,
    input wire id_9,
    input wire id_10,
    input wand id_11,
    input wire id_12,
    output wor id_13
    , id_23,
    input supply0 id_14,
    output wand id_15,
    input wand id_16,
    output supply1 id_17,
    input wor id_18,
    input uwire id_19,
    input tri1 id_20,
    input supply0 id_21
);
  wire id_24;
  module_2 modCall_1 (
      id_7,
      id_18,
      id_7,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
