{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "100000000"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "u_ila_0",
                        "spec": "labtools_ila_v6",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "23e7d65a79bc59f7bc47406c1714dfae",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "design_1_i/Net",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/Net[7]"
                                            },
                                            {
                                                "name": "design_1_i/Net[6]"
                                            },
                                            {
                                                "name": "design_1_i/Net[5]"
                                            },
                                            {
                                                "name": "design_1_i/Net[4]"
                                            },
                                            {
                                                "name": "design_1_i/Net[3]"
                                            },
                                            {
                                                "name": "design_1_i/Net[2]"
                                            },
                                            {
                                                "name": "design_1_i/Net[1]"
                                            },
                                            {
                                                "name": "design_1_i/Net[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "design_1_i/matrix_processor_0_address",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/matrix_processor_0_address[7]"
                                            },
                                            {
                                                "name": "design_1_i/matrix_processor_0_address[6]"
                                            },
                                            {
                                                "name": "design_1_i/matrix_processor_0_address[5]"
                                            },
                                            {
                                                "name": "design_1_i/matrix_processor_0_address[4]"
                                            },
                                            {
                                                "name": "design_1_i/matrix_processor_0_address[3]"
                                            },
                                            {
                                                "name": "design_1_i/matrix_processor_0_address[2]"
                                            },
                                            {
                                                "name": "design_1_i/matrix_processor_0_address[1]"
                                            },
                                            {
                                                "name": "design_1_i/matrix_processor_0_address[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "design_1_i/mux_interface_0_addr_bram",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/mux_interface_0_addr_bram[7]"
                                            },
                                            {
                                                "name": "design_1_i/mux_interface_0_addr_bram[6]"
                                            },
                                            {
                                                "name": "design_1_i/mux_interface_0_addr_bram[5]"
                                            },
                                            {
                                                "name": "design_1_i/mux_interface_0_addr_bram[4]"
                                            },
                                            {
                                                "name": "design_1_i/mux_interface_0_addr_bram[3]"
                                            },
                                            {
                                                "name": "design_1_i/mux_interface_0_addr_bram[2]"
                                            },
                                            {
                                                "name": "design_1_i/mux_interface_0_addr_bram[1]"
                                            },
                                            {
                                                "name": "design_1_i/mux_interface_0_addr_bram[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "design_1_i/matrix_processor_0_data_out",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/matrix_processor_0_data_out[7]"
                                            },
                                            {
                                                "name": "design_1_i/matrix_processor_0_data_out[6]"
                                            },
                                            {
                                                "name": "design_1_i/matrix_processor_0_data_out[5]"
                                            },
                                            {
                                                "name": "design_1_i/matrix_processor_0_data_out[4]"
                                            },
                                            {
                                                "name": "design_1_i/matrix_processor_0_data_out[3]"
                                            },
                                            {
                                                "name": "design_1_i/matrix_processor_0_data_out[2]"
                                            },
                                            {
                                                "name": "design_1_i/matrix_processor_0_data_out[1]"
                                            },
                                            {
                                                "name": "design_1_i/matrix_processor_0_data_out[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "design_1_i/mux_interface_0_data_in_bram",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "design_1_i/mux_interface_0_data_in_bram[7]"
                                            },
                                            {
                                                "name": "design_1_i/mux_interface_0_data_in_bram[6]"
                                            },
                                            {
                                                "name": "design_1_i/mux_interface_0_data_in_bram[5]"
                                            },
                                            {
                                                "name": "design_1_i/mux_interface_0_data_in_bram[4]"
                                            },
                                            {
                                                "name": "design_1_i/mux_interface_0_data_in_bram[3]"
                                            },
                                            {
                                                "name": "design_1_i/mux_interface_0_data_in_bram[2]"
                                            },
                                            {
                                                "name": "design_1_i/mux_interface_0_data_in_bram[1]"
                                            },
                                            {
                                                "name": "design_1_i/mux_interface_0_data_in_bram[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "design_1_i/contral_0_pl_start",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "design_1_i/contral_0_write_enable",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "design_1_i/matrix_processor_0_done",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "design_1_i/matrix_processor_0_write_en",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 9,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "design_1_i/mux_interface_0_write_en_bram",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 10,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "design_1_i/proc_sys_reset_0_peripheral_aresetn",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 11,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "u_ila_0_FCLK_CLK0",
                                        "isBus": false,
                                        "parentNetId": 46
                                    }
                                ]
                            }
                        ]
                    }
                ],
                "parent_nets": [
                    {
                        "id": 46,
                        "name": "design_1_i/processing_system7_0/inst/FCLK_CLK0",
                        "state_reg": [
                            {
                                "name": "u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state_reg[0]",
                                "states": [
                                    {
                                        "name": "REG",
                                        "val": "0010"
                                    },
                                    {
                                        "name": "P2S",
                                        "val": "0100"
                                    },
                                    {
                                        "name": "IDLE",
                                        "val": "0001"
                                    },
                                    {
                                        "name": "S2P",
                                        "val": "1000"
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}