Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 23 01:31:26 2022
| Host         : LAPTOP-8IF7AABH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cputop_control_sets_placed.rpt
| Design       : cputop
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   107 |
| Unused register locations in slices containing registers |   279 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             143 |           73 |
| No           | No                    | Yes                    |              76 |           30 |
| No           | Yes                   | No                     |             219 |           88 |
| Yes          | No                    | No                     |             327 |          219 |
| Yes          | No                    | Yes                    |             259 |           89 |
| Yes          | Yes                   | No                     |             953 |          736 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                    Enable Signal                                                   |                                                       Set/Reset Signal                                                      | Slice Load Count | Bel Load Count |
+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~cpu_clock/inst/clk_out1                      |                                                                                                                    |                                                                                                                             |                1 |              1 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG       | uart/inst/upg_inst/upg_done_o_i_1_n_0                                                                              | stage_controll/upg_rst_i                                                                                                    |                1 |              1 |
|  uart/inst/upg_inst/rdStat_BUFG               | uart/inst/upg_inst/upg_wen_o2_out                                                                                  | stage_controll/upg_rst_i                                                                                                    |                1 |              1 |
|  uart/inst/upg_inst/rdStat_BUFG               |                                                                                                                    | stage_controll/upg_rst_i                                                                                                    |                2 |              2 |
|  stage_controll/clka_BUFG                     |                                                                                                                    |                                                                                                                             |                1 |              2 |
|  stage_controll/PC_reg[31]_BUFG               |                                                                                                                    |                                                                                                                             |                1 |              2 |
|  nolabel_line22/tube/clock_f1/scan_cnt_reg[0] |                                                                                                                    | stage_controll/SR[0]                                                                                                        |                1 |              3 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG       | uart/inst/upg_inst/s_axi_wdata                                                                                     |                                                                                                                             |                2 |              3 |
|  nolabel_line22/key/key_clk                   | nolabel_line22/key/keyboard_val[3]_i_1_n_1                                                                         | stage_controll/SR[0]                                                                                                        |                1 |              4 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[26][12]_0                                                                                     |                                                                                                                             |                4 |              4 |
| ~cpu_clock/inst/clk_out1                      | ifetch/PC[31]_i_1_n_1                                                                                              | stage_controll/led_OBUF[2]                                                                                                  |                1 |              4 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[2][28]_0                                                                                      | stage_controll/led_OBUF[2]                                                                                                  |                3 |              4 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG       | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        |                                                                                                                             |                2 |              4 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG       | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                      | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG       | uart/inst/upg_inst/s_axi_wdata                                                                                     | uart/inst/upg_inst/s_axi_wdata[6]_i_1_n_0                                                                                   |                2 |              4 |
|  clk_IBUF_BUFG                                | nolabel_line22/key/value_decoder_reg[0][0]                                                                         |                                                                                                                             |                1 |              4 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[4][30]_0                                                                                      | stage_controll/led_OBUF[2]                                                                                                  |                4 |              4 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[16][30]_1                                                                                     | stage_controll/led_OBUF[2]                                                                                                  |                3 |              5 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[29][23]_0                                                                                     |                                                                                                                             |                6 |              6 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[28][31]_0                                                                                     |                                                                                                                             |                6 |              6 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG       |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG       |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |
|  nolabel_line22/key/next_state_reg[5]_i_2_n_1 |                                                                                                                    |                                                                                                                             |                2 |              6 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG       | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                           |                                                                                                                             |                1 |              7 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[27][31]_0                                                                                     |                                                                                                                             |                7 |              7 |
|  clk_IBUF_BUFG                                |                                                                                                                    | stage_controll/rst_key/cnt[19]_i_1__0_n_1                                                                                   |                4 |              7 |
|  clk_IBUF_BUFG                                |                                                                                                                    | stage_controll/uart_key/cnt[19]_i_1_n_1                                                                                     |                4 |              7 |
|  clk_IBUF_BUFG                                |                                                                                                                    | key_confirm/cnt10_in                                                                                                        |                3 |              7 |
|  clk_IBUF_BUFG                                |                                                                                                                    | key_confirm_b/cnt[19]_i_1__2_n_1                                                                                            |                3 |              7 |
|  nolabel_line22/key/key_clk                   |                                                                                                                    | stage_controll/SR[0]                                                                                                        |                2 |              7 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[6][30]_0                                                                                      |                                                                                                                             |                7 |              7 |
|  clk_IBUF_BUFG                                |                                                                                                                    | key_confirm_a/cnt[19]_i_1__3_n_1                                                                                            |                4 |              7 |
|  clk_IBUF_BUFG                                |                                                                                                                    | nolabel_line22/key1/cnt[19]_i_1__1_n_1                                                                                      |                3 |              7 |
|  nolabel_line22/key/key_clk                   | nolabel_line22/key/col_val                                                                                         |                                                                                                                             |                2 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG       |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG       | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr |                                                                                                                             |                1 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG       | uart/inst/upg_inst/uart_rdat                                                                                       |                                                                                                                             |                1 |              8 |
|  uart/inst/upg_inst/rdStat_BUFG               | stage_controll/led_OBUF[1]                                                                                         | stage_controll/upg_rst_i                                                                                                    |                4 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG       | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                               | uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |              8 |
|  nolabel_line22/key/key_clk                   | nolabel_line22/key/col[3]_i_1_n_1                                                                                  | stage_controll/SR[0]                                                                                                        |                3 |              8 |
|  clk_IBUF_BUFG                                | nolabel_line22/key/E[1]                                                                                            | nolabel_line22/key1/SS[0]                                                                                                   |                2 |              8 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG       | uart/inst/upg_inst/msg_indx[7]_i_1_n_0                                                                             | stage_controll/upg_rst_i                                                                                                    |                3 |              8 |
|  uart/inst/upg_inst/rdStat_BUFG               | uart/inst/upg_inst/byte_len[7]_i_1_n_0                                                                             | stage_controll/upg_rst_i                                                                                                    |                3 |              9 |
|  cpu_clock/inst/clk_out1                      |                                                                                                                    |                                                                                                                             |               10 |             10 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG       | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                     |                2 |             10 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[20][31]_0                                                                                     |                                                                                                                             |               10 |             11 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG       |                                                                                                                    | stage_controll/upg_rst_i                                                                                                    |                6 |             11 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[31][21]_0                                                                                     |                                                                                                                             |               11 |             11 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[0][3]_0[0]                                                                                    |                                                                                                                             |                7 |             11 |
|  clk_IBUF_BUFG                                |                                                                                                                    | stage_controll/uart_key/cnt[15]_i_1_n_1                                                                                     |                5 |             13 |
|  clk_IBUF_BUFG                                |                                                                                                                    | stage_controll/rst_key/cnt[15]_i_1__0_n_1                                                                                   |                5 |             13 |
|  clk_IBUF_BUFG                                |                                                                                                                    | key_confirm_b/cnt[15]_i_1__3_n_1                                                                                            |                5 |             13 |
|  clk_IBUF_BUFG                                |                                                                                                                    | key_confirm_a/cnt[15]_i_1__4_n_1                                                                                            |                5 |             13 |
|  clk_IBUF_BUFG                                |                                                                                                                    | nolabel_line22/key1/cnt[15]_i_1__2_n_1                                                                                      |                5 |             13 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[25][26]_0                                                                                     |                                                                                                                             |               12 |             13 |
|  clk_IBUF_BUFG                                |                                                                                                                    | key_confirm/cnt[15]_i_1__5_n_1                                                                                              |                5 |             13 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG       | uart/inst/upg_inst/rwait_cnt[15]_i_1_n_0                                                                           | stage_controll/upg_rst_i                                                                                                    |                5 |             16 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG       | uart/inst/upg_inst/wwait_cnt[15]_i_1_n_0                                                                           | stage_controll/upg_rst_i                                                                                                    |                5 |             16 |
|  clk_IBUF_BUFG                                |                                                                                                                    |                                                                                                                             |               12 |             18 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[25][26]_0                                                                                     | stage_controll/led_OBUF[2]                                                                                                  |               19 |             19 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG       |                                                                                                                    |                                                                                                                             |                9 |             20 |
|  cpu_clock/inst/clk_out1                      | ifetch/dataToio_reg[0][0]                                                                                          | stage_controll/led_OBUF[2]                                                                                                  |                5 |             20 |
|  ifetch/E[0]                                  |                                                                                                                    |                                                                                                                             |                7 |             20 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[0][3]_0[0]                                                                                    | stage_controll/led_OBUF[2]                                                                                                  |               13 |             21 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[20][31]_0                                                                                     | stage_controll/led_OBUF[2]                                                                                                  |               18 |             21 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[31][21]_0                                                                                     | stage_controll/led_OBUF[2]                                                                                                  |               20 |             21 |
|  uart/inst/upg_inst/upg_clk_i_IBUF_BUFG       |                                                                                                                    | uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                     |               11 |             22 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[27][31]_0                                                                                     | stage_controll/led_OBUF[2]                                                                                                  |               22 |             25 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[6][30]_0                                                                                      | stage_controll/led_OBUF[2]                                                                                                  |               23 |             25 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[28][31]_0                                                                                     | stage_controll/led_OBUF[2]                                                                                                  |               24 |             26 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[29][23]_0                                                                                     | stage_controll/led_OBUF[2]                                                                                                  |               25 |             26 |
| ~cpu_clock/inst/clk_out1                      |                                                                                                                    | stage_controll/led_OBUF[2]                                                                                                  |               11 |             26 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[16][30]_1                                                                                     |                                                                                                                             |               22 |             27 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[26][12]_0                                                                                     | stage_controll/led_OBUF[2]                                                                                                  |               22 |             28 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[2][28]_0                                                                                      |                                                                                                                             |               21 |             28 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[4][30]_0                                                                                      |                                                                                                                             |               25 |             28 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[9][31]                                                                                        | stage_controll/registers_reg[9][31]                                                                                         |               22 |             29 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[5][30]                                                                                        | stage_controll/registers_reg[5][30]                                                                                         |               21 |             30 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[12][31]                                                                                       | stage_controll/registers_reg[12][31]                                                                                        |               28 |             30 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[7][31]                                                                                        | stage_controll/registers_reg[7][31]                                                                                         |               27 |             31 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[24][31]                                                                                       | stage_controll/registers_reg[24][31]                                                                                        |               26 |             31 |
|  clk_IBUF_BUFG                                |                                                                                                                    | uart_clock/clk_out                                                                                                          |                8 |             31 |
| ~cpu_clock/inst/clk_out1                      | ifetch/link_addr[31]_i_1_n_1                                                                                       |                                                                                                                             |               14 |             31 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[13][31]                                                                                       | stage_controll/registers_reg[13][31]                                                                                        |               26 |             31 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[17][31]                                                                                       | stage_controll/led_OBUF[2]                                                                                                  |               30 |             32 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[19][31]                                                                                       | ifetch/registers_reg[19][31]_1                                                                                              |               30 |             32 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[18][31]                                                                                       | stage_controll/led_OBUF[2]                                                                                                  |               23 |             32 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[30][31]                                                                                       | stage_controll/led_OBUF[2]                                                                                                  |               27 |             32 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[1][31]_0[0]                                                                                   |                                                                                                                             |               23 |             32 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[21][31]                                                                                       | stage_controll/led_OBUF[2]                                                                                                  |               28 |             32 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[22][31]                                                                                       | stage_controll/led_OBUF[2]                                                                                                  |               25 |             32 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[23][31]                                                                                       | stage_controll/led_OBUF[2]                                                                                                  |               29 |             32 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[3][31]                                                                                        | stage_controll/led_OBUF[2]                                                                                                  |               27 |             32 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[11][31]                                                                                       | stage_controll/led_OBUF[2]                                                                                                  |               28 |             32 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[8][31]_0[0]                                                                                   |                                                                                                                             |               27 |             32 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[10][31]                                                                                       | stage_controll/led_OBUF[2]                                                                                                  |               29 |             32 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[14][31]                                                                                       | stage_controll/led_OBUF[2]                                                                                                  |               30 |             32 |
|  cpu_clock/inst/clk_out1                      | ifetch/registers_reg[15][31]                                                                                       | stage_controll/led_OBUF[2]                                                                                                  |               28 |             32 |
|  uart/inst/upg_inst/rdStat_BUFG               | uart/inst/upg_inst/byte_num                                                                                        | stage_controll/upg_rst_i                                                                                                    |                8 |             36 |
|  clk_IBUF_BUFG                                | nolabel_line22/key/E[0]                                                                                            | stage_controll/SR[0]                                                                                                        |                8 |             40 |
|  uart/inst/upg_inst/rdStat_BUFG               | uart/inst/upg_inst/upg_adr_o[14]_i_1_n_0                                                                           | stage_controll/upg_rst_i                                                                                                    |               23 |             47 |
|  clk_IBUF_BUFG                                | nolabel_line22/key1/E[0]                                                                                           |                                                                                                                             |               10 |             48 |
|  uart/inst/upg_inst/rdStat_BUFG               | uart/inst/upg_inst/wr_byte_num_done                                                                                | stage_controll/upg_rst_i                                                                                                    |               13 |             49 |
|  clk_IBUF_BUFG                                |                                                                                                                    | stage_controll/SR[0]                                                                                                        |               19 |             53 |
|  uart/inst/upg_inst/rdStat_BUFG               | uart/inst/upg_inst/byte_cnt                                                                                        | stage_controll/upg_rst_i                                                                                                    |               19 |             56 |
|  cpu_clock/inst/clk_out1                      | ifetch/lo                                                                                                          | stage_controll/led_OBUF[2]                                                                                                  |               32 |             64 |
|  n_0_5647_BUFG                                |                                                                                                                    |                                                                                                                             |               30 |             64 |
+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     3 |
| 3      |                     2 |
| 4      |                     9 |
| 5      |                     1 |
| 6      |                     5 |
| 7      |                    10 |
| 8      |                     9 |
| 9      |                     1 |
| 10     |                     2 |
| 11     |                     4 |
| 13     |                     7 |
| 16+    |                    51 |
+--------+-----------------------+


