// Seed: 1377263581
module module_0 ();
  wire id_1, id_2;
  assign id_1 = 1;
  assign module_2._id_6 = 0;
  assign id_2 = id_1#(
      .id_1(1),
      .id_2(-1),
      .id_1(1),
      .id_1(1 - 1),
      .id_2(1)
  );
endmodule
module module_1 (
    output wor id_0
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_10 = 32'd24,
    parameter id_6  = 32'd39
) (
    input  wand  id_0,
    input  wand  id_1,
    output tri0  id_2,
    output uwire id_3,
    output wire  id_4,
    output wand  id_5,
    input  wand  _id_6,
    output tri1  id_7
);
  wire id_9, _id_10, id_11;
  static logic [(  id_6  ) : id_10] id_12;
  ;
  module_0 modCall_1 ();
endmodule
