vendor_name = ModelSim
source_file = 1, C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/andFunction.vhd
source_file = 1, C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/FFD.vhd
source_file = 1, C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/register7b.vhd
source_file = 1, C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/dataFlux.vhd
source_file = 1, C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/halfAdder.vhd
source_file = 1, C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/fullAdder.vhd
source_file = 1, C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/adder7b.vhd
source_file = 1, C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/orFunction.vhd
source_file = 1, C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/halfSubtractor.vhd
source_file = 1, C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/fullSubtractor.vhd
source_file = 1, C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/subtractor7b.vhd
source_file = 1, C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/subtractor7bSimulation.vwf
source_file = 1, C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/simulation/dataFluxSimulation.vwf
source_file = 1, C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/output_files/Chain2.cdf
source_file = 1, C:/Users/Helder/Documents/GitHub/Circuitos/Projeto2/db/Calculator.cbx.xml
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = adder7b
instance = comp, \S[0]~output , S[0]~output, adder7b, 1
instance = comp, \S[1]~output , S[1]~output, adder7b, 1
instance = comp, \S[2]~output , S[2]~output, adder7b, 1
instance = comp, \S[3]~output , S[3]~output, adder7b, 1
instance = comp, \S[4]~output , S[4]~output, adder7b, 1
instance = comp, \S[5]~output , S[5]~output, adder7b, 1
instance = comp, \S[6]~output , S[6]~output, adder7b, 1
instance = comp, \S[7]~output , S[7]~output, adder7b, 1
instance = comp, \B[0]~input , B[0]~input, adder7b, 1
instance = comp, \A[0]~input , A[0]~input, adder7b, 1
instance = comp, \ha|S~0 , ha|S~0, adder7b, 1
instance = comp, \A[1]~input , A[1]~input, adder7b, 1
instance = comp, \B[1]~input , B[1]~input, adder7b, 1
instance = comp, \fa0|S~0 , fa0|S~0, adder7b, 1
instance = comp, \fa0|Co~0 , fa0|Co~0, adder7b, 1
instance = comp, \B[2]~input , B[2]~input, adder7b, 1
instance = comp, \A[2]~input , A[2]~input, adder7b, 1
instance = comp, \fa1|S~0 , fa1|S~0, adder7b, 1
instance = comp, \A[3]~input , A[3]~input, adder7b, 1
instance = comp, \B[3]~input , B[3]~input, adder7b, 1
instance = comp, \fa2|S~0 , fa2|S~0, adder7b, 1
instance = comp, \fa2|S~1 , fa2|S~1, adder7b, 1
instance = comp, \fa2|Co~2 , fa2|Co~2, adder7b, 1
instance = comp, \fa2|Co~3 , fa2|Co~3, adder7b, 1
instance = comp, \A[4]~input , A[4]~input, adder7b, 1
instance = comp, \B[4]~input , B[4]~input, adder7b, 1
instance = comp, \fa3|S~0 , fa3|S~0, adder7b, 1
instance = comp, \A[5]~input , A[5]~input, adder7b, 1
instance = comp, \fa3|Co~0 , fa3|Co~0, adder7b, 1
instance = comp, \B[5]~input , B[5]~input, adder7b, 1
instance = comp, \fa4|S~0 , fa4|S~0, adder7b, 1
instance = comp, \fa4|Co~0 , fa4|Co~0, adder7b, 1
instance = comp, \A[6]~input , A[6]~input, adder7b, 1
instance = comp, \B[6]~input , B[6]~input, adder7b, 1
instance = comp, \fa5|S~0 , fa5|S~0, adder7b, 1
instance = comp, \fa5|Co~0 , fa5|Co~0, adder7b, 1
