vcs -sverilog -full64 -debug_acc+all ../../src_syn_no_always_comb/test_bench3_128words.sv ../dc-syn/output/my_risc_syn.sv /apps/designlib/SAED90_EDK/SAED_EDK90nm/Memories/verilog/SRAM16x128.v /apps/designlib/SAED90_EDK/SAED_EDK90nm_IO/IO_Standard_Cell_Library/verilog/saed90nm_io_fc.v /apps/designlib/SAED90_EDK/SAED_EDK90nm/Digital_Standard_cell_Library/verilog/saed90nm.v -o my_risc_128_3.simv
vcs -sverilog -full64 -debug_acc+all ../../src_syn_no_always_comb/test_bench2_128words.sv ../dc-syn/output/my_risc_syn.sv /apps/designlib/SAED90_EDK/SAED_EDK90nm/Memories/verilog/SRAM16x128.v /apps/designlib/SAED90_EDK/SAED_EDK90nm_IO/IO_Standard_Cell_Library/verilog/saed90nm_io_fc.v /apps/designlib/SAED90_EDK/SAED_EDK90nm/Digital_Standard_cell_Library/verilog/saed90nm.v -o my_risc_128_2.simv
vcs -sverilog -full64 -debug_acc+all ../../src_syn_no_always_comb/test_bench1_128word.sv ../dc-syn/output/my_risc_syn.sv /apps/designlib/SAED90_EDK/SAED_EDK90nm/Memories/verilog/SRAM16x128.v /apps/designlib/SAED90_EDK/SAED_EDK90nm_IO/IO_Standard_Cell_Library/verilog/saed90nm_io_fc.v /apps/designlib/SAED90_EDK/SAED_EDK90nm/Digital_Standard_cell_Library/verilog/saed90nm.v -o my_risc_128_1.simv
