
Camera.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b388  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000028b8  0800b538  0800b538  0001b538  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ddf0  0800ddf0  00020160  2**0
                  CONTENTS
  4 .ARM          00000008  0800ddf0  0800ddf0  0001ddf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ddf8  0800ddf8  00020160  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ddf8  0800ddf8  0001ddf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ddfc  0800ddfc  0001ddfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000160  20000000  0800de00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001c4f0  20000160  0800df60  00020160  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2001c650  0800df60  0002c650  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020160  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e521  00000000  00000000  00020190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040de  00000000  00000000  0003e6b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001998  00000000  00000000  00042790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000017f0  00000000  00000000  00044128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ec20  00000000  00000000  00045918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001be60  00000000  00000000  00074538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010de07  00000000  00000000  00090398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0019e19f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000073f8  00000000  00000000  0019e1f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000160 	.word	0x20000160
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800b520 	.word	0x0800b520

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000164 	.word	0x20000164
 80001ec:	0800b520 	.word	0x0800b520

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <head_ptr_advance>:
 * @brief Advance head pointer by 1 position
 *
 * @param rb variable of type ring_buffer_t* which contains the struct associated to the ring buffer
 */
static void head_ptr_advance(ring_buffer_handle_t rb)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
    assert(rb);
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d105      	bne.n	80005ae <head_ptr_advance+0x1a>
 80005a2:	4b19      	ldr	r3, [pc, #100]	; (8000608 <head_ptr_advance+0x74>)
 80005a4:	4a19      	ldr	r2, [pc, #100]	; (800060c <head_ptr_advance+0x78>)
 80005a6:	2126      	movs	r1, #38	; 0x26
 80005a8:	4819      	ldr	r0, [pc, #100]	; (8000610 <head_ptr_advance+0x7c>)
 80005aa:	f009 feff 	bl	800a3ac <__assert_func>

    if (rb->full)
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	7c1b      	ldrb	r3, [r3, #16]
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d00b      	beq.n	80005ce <head_ptr_advance+0x3a>
    {
        rb->tail = (rb->tail + 1) % rb->length;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	689b      	ldr	r3, [r3, #8]
 80005ba:	3301      	adds	r3, #1
 80005bc:	687a      	ldr	r2, [r7, #4]
 80005be:	68d2      	ldr	r2, [r2, #12]
 80005c0:	fbb3 f1f2 	udiv	r1, r3, r2
 80005c4:	fb01 f202 	mul.w	r2, r1, r2
 80005c8:	1a9a      	subs	r2, r3, r2
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	609a      	str	r2, [r3, #8]
    }

    // We mark full because we will advance tail on the next time around
    rb->head = (rb->head + 1) % rb->length;
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	685b      	ldr	r3, [r3, #4]
 80005d2:	3301      	adds	r3, #1
 80005d4:	687a      	ldr	r2, [r7, #4]
 80005d6:	68d2      	ldr	r2, [r2, #12]
 80005d8:	fbb3 f1f2 	udiv	r1, r3, r2
 80005dc:	fb01 f202 	mul.w	r2, r1, r2
 80005e0:	1a9a      	subs	r2, r3, r2
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	605a      	str	r2, [r3, #4]
    rb->full = (rb->head == rb->tail);
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	685a      	ldr	r2, [r3, #4]
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	689b      	ldr	r3, [r3, #8]
 80005ee:	429a      	cmp	r2, r3
 80005f0:	bf0c      	ite	eq
 80005f2:	2301      	moveq	r3, #1
 80005f4:	2300      	movne	r3, #0
 80005f6:	b2db      	uxtb	r3, r3
 80005f8:	461a      	mov	r2, r3
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	741a      	strb	r2, [r3, #16]
}
 80005fe:	bf00      	nop
 8000600:	3708      	adds	r7, #8
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	0800b538 	.word	0x0800b538
 800060c:	0800b7e4 	.word	0x0800b7e4
 8000610:	0800b53c 	.word	0x0800b53c

08000614 <tail_ptr_retreat>:
 * @brief Retreat tail pointer by 1 position
 *
 * @param rb variable of type ring_buffer_t* which contains the struct associated to the ring buffer
 */
static void tail_ptr_retreat(ring_buffer_handle_t rb)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b082      	sub	sp, #8
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
    assert(rb);
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	2b00      	cmp	r3, #0
 8000620:	d105      	bne.n	800062e <tail_ptr_retreat+0x1a>
 8000622:	4b0c      	ldr	r3, [pc, #48]	; (8000654 <tail_ptr_retreat+0x40>)
 8000624:	4a0c      	ldr	r2, [pc, #48]	; (8000658 <tail_ptr_retreat+0x44>)
 8000626:	2139      	movs	r1, #57	; 0x39
 8000628:	480c      	ldr	r0, [pc, #48]	; (800065c <tail_ptr_retreat+0x48>)
 800062a:	f009 febf 	bl	800a3ac <__assert_func>

    rb->full = 0;
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	2200      	movs	r2, #0
 8000632:	741a      	strb	r2, [r3, #16]
    rb->tail = (rb->tail + 1) % rb->length;
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	689b      	ldr	r3, [r3, #8]
 8000638:	3301      	adds	r3, #1
 800063a:	687a      	ldr	r2, [r7, #4]
 800063c:	68d2      	ldr	r2, [r2, #12]
 800063e:	fbb3 f1f2 	udiv	r1, r3, r2
 8000642:	fb01 f202 	mul.w	r2, r1, r2
 8000646:	1a9a      	subs	r2, r3, r2
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	609a      	str	r2, [r3, #8]
}
 800064c:	bf00      	nop
 800064e:	3708      	adds	r7, #8
 8000650:	46bd      	mov	sp, r7
 8000652:	bd80      	pop	{r7, pc}
 8000654:	0800b538 	.word	0x0800b538
 8000658:	0800b7f8 	.word	0x0800b7f8
 800065c:	0800b53c 	.word	0x0800b53c

08000660 <is_ring_buffer_empty>:
 *
 * @param rb variable of type ring_buffer_t* which contains the struct associated to the ring buffer
 * @return uint8_t return 1 if ring buffer is empty, return 0 otherwise.
 */
uint8_t is_ring_buffer_empty(ring_buffer_handle_t rb)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
    assert(rb);
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	2b00      	cmp	r3, #0
 800066c:	d105      	bne.n	800067a <is_ring_buffer_empty+0x1a>
 800066e:	4b0c      	ldr	r3, [pc, #48]	; (80006a0 <is_ring_buffer_empty+0x40>)
 8000670:	4a0c      	ldr	r2, [pc, #48]	; (80006a4 <is_ring_buffer_empty+0x44>)
 8000672:	214e      	movs	r1, #78	; 0x4e
 8000674:	480c      	ldr	r0, [pc, #48]	; (80006a8 <is_ring_buffer_empty+0x48>)
 8000676:	f009 fe99 	bl	800a3ac <__assert_func>

    return (!rb->full && (rb->tail == rb->head));
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	7c1b      	ldrb	r3, [r3, #16]
 800067e:	2b00      	cmp	r3, #0
 8000680:	d107      	bne.n	8000692 <is_ring_buffer_empty+0x32>
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	689a      	ldr	r2, [r3, #8]
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	685b      	ldr	r3, [r3, #4]
 800068a:	429a      	cmp	r2, r3
 800068c:	d101      	bne.n	8000692 <is_ring_buffer_empty+0x32>
 800068e:	2301      	movs	r3, #1
 8000690:	e000      	b.n	8000694 <is_ring_buffer_empty+0x34>
 8000692:	2300      	movs	r3, #0
 8000694:	b2db      	uxtb	r3, r3
}
 8000696:	4618      	mov	r0, r3
 8000698:	3708      	adds	r7, #8
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	0800b538 	.word	0x0800b538
 80006a4:	0800b80c 	.word	0x0800b80c
 80006a8:	0800b53c 	.word	0x0800b53c

080006ac <ring_buffer_init>:
 * @param buffer  pointer to a buffer reserved in memory by the user that is going to be register in ring buffer
 * @param size    size of the buffer to be register.
 * @param rb variable of type ring_buffer_t* which contains the struct associated to the initialized ring buffer.
 */
ring_buffer_handle_t ring_buffer_init(uint16_t *buffer, size_t size)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	6039      	str	r1, [r7, #0]
    assert(buffer && size);
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d002      	beq.n	80006c2 <ring_buffer_init+0x16>
 80006bc:	683b      	ldr	r3, [r7, #0]
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d105      	bne.n	80006ce <ring_buffer_init+0x22>
 80006c2:	4b17      	ldr	r3, [pc, #92]	; (8000720 <ring_buffer_init+0x74>)
 80006c4:	4a17      	ldr	r2, [pc, #92]	; (8000724 <ring_buffer_init+0x78>)
 80006c6:	2169      	movs	r1, #105	; 0x69
 80006c8:	4817      	ldr	r0, [pc, #92]	; (8000728 <ring_buffer_init+0x7c>)
 80006ca:	f009 fe6f 	bl	800a3ac <__assert_func>

    ring_buffer_handle_t rb = malloc(sizeof(ring_buffer_t));
 80006ce:	2014      	movs	r0, #20
 80006d0:	f009 fec6 	bl	800a460 <malloc>
 80006d4:	4603      	mov	r3, r0
 80006d6:	60fb      	str	r3, [r7, #12]
    assert(rb);
 80006d8:	68fb      	ldr	r3, [r7, #12]
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d105      	bne.n	80006ea <ring_buffer_init+0x3e>
 80006de:	4b13      	ldr	r3, [pc, #76]	; (800072c <ring_buffer_init+0x80>)
 80006e0:	4a10      	ldr	r2, [pc, #64]	; (8000724 <ring_buffer_init+0x78>)
 80006e2:	216c      	movs	r1, #108	; 0x6c
 80006e4:	4810      	ldr	r0, [pc, #64]	; (8000728 <ring_buffer_init+0x7c>)
 80006e6:	f009 fe61 	bl	800a3ac <__assert_func>

    rb->buffer = buffer;
 80006ea:	68fb      	ldr	r3, [r7, #12]
 80006ec:	687a      	ldr	r2, [r7, #4]
 80006ee:	601a      	str	r2, [r3, #0]
    rb->length = size;
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	683a      	ldr	r2, [r7, #0]
 80006f4:	60da      	str	r2, [r3, #12]
    ring_buffer_reset(rb);
 80006f6:	68f8      	ldr	r0, [r7, #12]
 80006f8:	f000 f81c 	bl	8000734 <ring_buffer_reset>

    assert(is_ring_buffer_empty(rb));
 80006fc:	68f8      	ldr	r0, [r7, #12]
 80006fe:	f7ff ffaf 	bl	8000660 <is_ring_buffer_empty>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	d105      	bne.n	8000714 <ring_buffer_init+0x68>
 8000708:	4b09      	ldr	r3, [pc, #36]	; (8000730 <ring_buffer_init+0x84>)
 800070a:	4a06      	ldr	r2, [pc, #24]	; (8000724 <ring_buffer_init+0x78>)
 800070c:	2172      	movs	r1, #114	; 0x72
 800070e:	4806      	ldr	r0, [pc, #24]	; (8000728 <ring_buffer_init+0x7c>)
 8000710:	f009 fe4c 	bl	800a3ac <__assert_func>

    return rb;
 8000714:	68fb      	ldr	r3, [r7, #12]
}
 8000716:	4618      	mov	r0, r3
 8000718:	3710      	adds	r7, #16
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	0800b560 	.word	0x0800b560
 8000724:	0800b824 	.word	0x0800b824
 8000728:	0800b53c 	.word	0x0800b53c
 800072c:	0800b538 	.word	0x0800b538
 8000730:	0800b570 	.word	0x0800b570

08000734 <ring_buffer_reset>:
 * @brief Reset ring buffer to default configuration
 *
 * @param rb variable of type ring_buffer_t* which contains the struct associated to the ring buffer
 */
void ring_buffer_reset(ring_buffer_handle_t rb)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
    assert(rb);
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d105      	bne.n	800074e <ring_buffer_reset+0x1a>
 8000742:	4b09      	ldr	r3, [pc, #36]	; (8000768 <ring_buffer_reset+0x34>)
 8000744:	4a09      	ldr	r2, [pc, #36]	; (800076c <ring_buffer_reset+0x38>)
 8000746:	2189      	movs	r1, #137	; 0x89
 8000748:	4809      	ldr	r0, [pc, #36]	; (8000770 <ring_buffer_reset+0x3c>)
 800074a:	f009 fe2f 	bl	800a3ac <__assert_func>
    rb->head = 0;
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	2200      	movs	r2, #0
 8000752:	605a      	str	r2, [r3, #4]
    rb->tail = 0;
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	2200      	movs	r2, #0
 8000758:	609a      	str	r2, [r3, #8]
    rb->full = 0;
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	2200      	movs	r2, #0
 800075e:	741a      	strb	r2, [r3, #16]
}
 8000760:	bf00      	nop
 8000762:	3708      	adds	r7, #8
 8000764:	46bd      	mov	sp, r7
 8000766:	bd80      	pop	{r7, pc}
 8000768:	0800b538 	.word	0x0800b538
 800076c:	0800b838 	.word	0x0800b838
 8000770:	0800b53c 	.word	0x0800b53c

08000774 <ring_buffer_put>:
 *
 * @param rb variable of type ring_buffer_t* which contains the struct associated to the ring buffer
 * @param data byte to be written in buffer.
 */
void ring_buffer_put(ring_buffer_handle_t rb, uint16_t data)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b082      	sub	sp, #8
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
 800077c:	460b      	mov	r3, r1
 800077e:	807b      	strh	r3, [r7, #2]
    assert(rb && rb->buffer);
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	2b00      	cmp	r3, #0
 8000784:	d003      	beq.n	800078e <ring_buffer_put+0x1a>
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	2b00      	cmp	r3, #0
 800078c:	d105      	bne.n	800079a <ring_buffer_put+0x26>
 800078e:	4b0a      	ldr	r3, [pc, #40]	; (80007b8 <ring_buffer_put+0x44>)
 8000790:	4a0a      	ldr	r2, [pc, #40]	; (80007bc <ring_buffer_put+0x48>)
 8000792:	21ca      	movs	r1, #202	; 0xca
 8000794:	480a      	ldr	r0, [pc, #40]	; (80007c0 <ring_buffer_put+0x4c>)
 8000796:	f009 fe09 	bl	800a3ac <__assert_func>

    rb->buffer[rb->head] = data;
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	681a      	ldr	r2, [r3, #0]
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	685b      	ldr	r3, [r3, #4]
 80007a2:	005b      	lsls	r3, r3, #1
 80007a4:	4413      	add	r3, r2
 80007a6:	887a      	ldrh	r2, [r7, #2]
 80007a8:	801a      	strh	r2, [r3, #0]

    head_ptr_advance(rb);
 80007aa:	6878      	ldr	r0, [r7, #4]
 80007ac:	f7ff fef2 	bl	8000594 <head_ptr_advance>
}
 80007b0:	bf00      	nop
 80007b2:	3708      	adds	r7, #8
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	0800b58c 	.word	0x0800b58c
 80007bc:	0800b84c 	.word	0x0800b84c
 80007c0:	0800b53c 	.word	0x0800b53c

080007c4 <ring_buffer_get>:
 * @param rb variable of type ring_buffer_t* which contains the struct associated to the ring buffer
 * @param data   pointer to a variable to be fill whit the data in buffer.
 * @return uint8_t  return 0 if there is not data available to be read, return 1 otherwise.
 */
uint8_t ring_buffer_get(ring_buffer_handle_t rb, uint16_t *data)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b084      	sub	sp, #16
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
 80007cc:	6039      	str	r1, [r7, #0]
    assert(rb && data && rb->buffer);
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d006      	beq.n	80007e2 <ring_buffer_get+0x1e>
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d003      	beq.n	80007e2 <ring_buffer_get+0x1e>
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d105      	bne.n	80007ee <ring_buffer_get+0x2a>
 80007e2:	4b11      	ldr	r3, [pc, #68]	; (8000828 <ring_buffer_get+0x64>)
 80007e4:	4a11      	ldr	r2, [pc, #68]	; (800082c <ring_buffer_get+0x68>)
 80007e6:	21da      	movs	r1, #218	; 0xda
 80007e8:	4811      	ldr	r0, [pc, #68]	; (8000830 <ring_buffer_get+0x6c>)
 80007ea:	f009 fddf 	bl	800a3ac <__assert_func>

    int r = 0;
 80007ee:	2300      	movs	r3, #0
 80007f0:	60fb      	str	r3, [r7, #12]

    if (!is_ring_buffer_empty(rb))
 80007f2:	6878      	ldr	r0, [r7, #4]
 80007f4:	f7ff ff34 	bl	8000660 <is_ring_buffer_empty>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d10d      	bne.n	800081a <ring_buffer_get+0x56>
    {
        *data = rb->buffer[rb->tail];
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	681a      	ldr	r2, [r3, #0]
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	689b      	ldr	r3, [r3, #8]
 8000806:	005b      	lsls	r3, r3, #1
 8000808:	4413      	add	r3, r2
 800080a:	881a      	ldrh	r2, [r3, #0]
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	801a      	strh	r2, [r3, #0]
        tail_ptr_retreat(rb);
 8000810:	6878      	ldr	r0, [r7, #4]
 8000812:	f7ff feff 	bl	8000614 <tail_ptr_retreat>

        r = 1;
 8000816:	2301      	movs	r3, #1
 8000818:	60fb      	str	r3, [r7, #12]
    }

    return r;
 800081a:	68fb      	ldr	r3, [r7, #12]
 800081c:	b2db      	uxtb	r3, r3
}
 800081e:	4618      	mov	r0, r3
 8000820:	3710      	adds	r7, #16
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	0800b5a0 	.word	0x0800b5a0
 800082c:	0800b85c 	.word	0x0800b85c
 8000830:	0800b53c 	.word	0x0800b53c

08000834 <mfxstm32l152_Init>:
  * @brief  Initialize the mfxstm32l152 and configure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_Init(uint16_t DeviceAddr)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b084      	sub	sp, #16
 8000838:	af00      	add	r7, sp, #0
 800083a:	4603      	mov	r3, r0
 800083c:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;

  /* Check if device instance already exists */
  instance = mfxstm32l152_GetInstance(DeviceAddr);
 800083e:	88fb      	ldrh	r3, [r7, #6]
 8000840:	4618      	mov	r0, r3
 8000842:	f000 ffd1 	bl	80017e8 <mfxstm32l152_GetInstance>
 8000846:	4603      	mov	r3, r0
 8000848:	73fb      	strb	r3, [r7, #15]

  /* To prevent double initialization */
  if(instance == 0xFF)
 800084a:	7bfb      	ldrb	r3, [r7, #15]
 800084c:	2bff      	cmp	r3, #255	; 0xff
 800084e:	d10e      	bne.n	800086e <mfxstm32l152_Init+0x3a>
  {
    /* Look for empty instance */
    empty = mfxstm32l152_GetInstance(0);
 8000850:	2000      	movs	r0, #0
 8000852:	f000 ffc9 	bl	80017e8 <mfxstm32l152_GetInstance>
 8000856:	4603      	mov	r3, r0
 8000858:	73bb      	strb	r3, [r7, #14]

    if(empty < MFXSTM32L152_MAX_INSTANCE)
 800085a:	7bbb      	ldrb	r3, [r7, #14]
 800085c:	2b02      	cmp	r3, #2
 800085e:	d806      	bhi.n	800086e <mfxstm32l152_Init+0x3a>
    {
      /* Register the current device instance */
      mfxstm32l152[empty] = DeviceAddr;
 8000860:	7bbb      	ldrb	r3, [r7, #14]
 8000862:	88fa      	ldrh	r2, [r7, #6]
 8000864:	b2d1      	uxtb	r1, r2
 8000866:	4a09      	ldr	r2, [pc, #36]	; (800088c <mfxstm32l152_Init+0x58>)
 8000868:	54d1      	strb	r1, [r2, r3]

      /* Initialize IO BUS layer */
      MFX_IO_Init();
 800086a:	f001 fe87 	bl	800257c <MFX_IO_Init>
    }
  }

  mfxstm32l152_SetIrqOutPinPolarity(DeviceAddr, MFXSTM32L152_OUT_PIN_POLARITY_HIGH);
 800086e:	88fb      	ldrh	r3, [r7, #6]
 8000870:	2102      	movs	r1, #2
 8000872:	4618      	mov	r0, r3
 8000874:	f000 f8db 	bl	8000a2e <mfxstm32l152_SetIrqOutPinPolarity>
  mfxstm32l152_SetIrqOutPinType(DeviceAddr, MFXSTM32L152_OUT_PIN_TYPE_PUSHPULL);
 8000878:	88fb      	ldrh	r3, [r7, #6]
 800087a:	2101      	movs	r1, #1
 800087c:	4618      	mov	r0, r3
 800087e:	f000 f8fc 	bl	8000a7a <mfxstm32l152_SetIrqOutPinType>
}
 8000882:	bf00      	nop
 8000884:	3710      	adds	r7, #16
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	2000017c 	.word	0x2000017c

08000890 <mfxstm32l152_DeInit>:
  * @brief  DeInitialize the mfxstm32l152 and unconfigure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_DeInit(uint16_t DeviceAddr)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b084      	sub	sp, #16
 8000894:	af00      	add	r7, sp, #0
 8000896:	4603      	mov	r3, r0
 8000898:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;

  /* release existing instance */
  instance = mfxstm32l152_ReleaseInstance(DeviceAddr);
 800089a:	88fb      	ldrh	r3, [r7, #6]
 800089c:	4618      	mov	r0, r3
 800089e:	f000 ffc3 	bl	8001828 <mfxstm32l152_ReleaseInstance>
 80008a2:	4603      	mov	r3, r0
 80008a4:	73fb      	strb	r3, [r7, #15]

  /* De-Init only if instance was previously registered */
  if(instance != 0xFF)
 80008a6:	7bfb      	ldrb	r3, [r7, #15]
 80008a8:	2bff      	cmp	r3, #255	; 0xff
 80008aa:	d001      	beq.n	80008b0 <mfxstm32l152_DeInit+0x20>
  {
    /* De-Initialize IO BUS layer */
    MFX_IO_DeInit();
 80008ac:	f001 fe76 	bl	800259c <MFX_IO_DeInit>
  }
}
 80008b0:	bf00      	nop
 80008b2:	3710      	adds	r7, #16
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}

080008b8 <mfxstm32l152_Reset>:
  * @brief  Reset the mfxstm32l152 by Software.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_Reset(uint16_t DeviceAddr)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
 80008be:	4603      	mov	r3, r0
 80008c0:	80fb      	strh	r3, [r7, #6]
  /* Soft Reset */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL, MFXSTM32L152_SWRST);
 80008c2:	88fb      	ldrh	r3, [r7, #6]
 80008c4:	2280      	movs	r2, #128	; 0x80
 80008c6:	2140      	movs	r1, #64	; 0x40
 80008c8:	4618      	mov	r0, r3
 80008ca:	f001 ff09 	bl	80026e0 <MFX_IO_Write>

  /* Wait for a delay to ensure registers erasing */
  MFX_IO_Delay(10);
 80008ce:	200a      	movs	r0, #10
 80008d0:	f001 ff48 	bl	8002764 <MFX_IO_Delay>
}
 80008d4:	bf00      	nop
 80008d6:	3708      	adds	r7, #8
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}

080008dc <mfxstm32l152_LowPower>:
  * @brief  Put mfxstm32l152 Device in Low Power standby mode
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void  mfxstm32l152_LowPower(uint16_t DeviceAddr)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b082      	sub	sp, #8
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	4603      	mov	r3, r0
 80008e4:	80fb      	strh	r3, [r7, #6]
  /* Enter standby mode */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL, MFXSTM32L152_STANDBY);
 80008e6:	88fb      	ldrh	r3, [r7, #6]
 80008e8:	2240      	movs	r2, #64	; 0x40
 80008ea:	2140      	movs	r1, #64	; 0x40
 80008ec:	4618      	mov	r0, r3
 80008ee:	f001 fef7 	bl	80026e0 <MFX_IO_Write>

  /* enable wakeup pin */
  MFX_IO_EnableWakeupPin();
 80008f2:	f001 febd 	bl	8002670 <MFX_IO_EnableWakeupPin>
}
 80008f6:	bf00      	nop
 80008f8:	3708      	adds	r7, #8
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}

080008fe <mfxstm32l152_WakeUp>:
  * @brief  WakeUp mfxstm32l152 from standby mode
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void  mfxstm32l152_WakeUp(uint16_t DeviceAddr)
{
 80008fe:	b580      	push	{r7, lr}
 8000900:	b084      	sub	sp, #16
 8000902:	af00      	add	r7, sp, #0
 8000904:	4603      	mov	r3, r0
 8000906:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;

  /* Check if device instance already exists */
  instance = mfxstm32l152_GetInstance(DeviceAddr);
 8000908:	88fb      	ldrh	r3, [r7, #6]
 800090a:	4618      	mov	r0, r3
 800090c:	f000 ff6c 	bl	80017e8 <mfxstm32l152_GetInstance>
 8000910:	4603      	mov	r3, r0
 8000912:	73fb      	strb	r3, [r7, #15]

  /* if instance does not exist, first initialize pins*/
  if(instance == 0xFF)
 8000914:	7bfb      	ldrb	r3, [r7, #15]
 8000916:	2bff      	cmp	r3, #255	; 0xff
 8000918:	d101      	bne.n	800091e <mfxstm32l152_WakeUp+0x20>
  {
    /* enable wakeup pin */
    MFX_IO_EnableWakeupPin();
 800091a:	f001 fea9 	bl	8002670 <MFX_IO_EnableWakeupPin>
  }

  /* toggle wakeup pin */
  MFX_IO_Wakeup();
 800091e:	f001 fecb 	bl	80026b8 <MFX_IO_Wakeup>
}
 8000922:	bf00      	nop
 8000924:	3710      	adds	r7, #16
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}

0800092a <mfxstm32l152_ReadID>:
  * @brief  Read the MFXSTM32L152 IO Expander device ID.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval The Device ID (two bytes).
  */
uint16_t mfxstm32l152_ReadID(uint16_t DeviceAddr)
{
 800092a:	b580      	push	{r7, lr}
 800092c:	b084      	sub	sp, #16
 800092e:	af00      	add	r7, sp, #0
 8000930:	4603      	mov	r3, r0
 8000932:	80fb      	strh	r3, [r7, #6]
  uint8_t id;

  /* Wait for a delay to ensure the state of registers */
  MFX_IO_Delay(1);
 8000934:	2001      	movs	r0, #1
 8000936:	f001 ff15 	bl	8002764 <MFX_IO_Delay>

  /* Initialize IO BUS layer */
  MFX_IO_Init();
 800093a:	f001 fe1f 	bl	800257c <MFX_IO_Init>


  id = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_ID);
 800093e:	88fb      	ldrh	r3, [r7, #6]
 8000940:	2100      	movs	r1, #0
 8000942:	4618      	mov	r0, r3
 8000944:	f001 fee0 	bl	8002708 <MFX_IO_Read>
 8000948:	4603      	mov	r3, r0
 800094a:	73fb      	strb	r3, [r7, #15]
  /* Return the device ID value */
  return (id);
 800094c:	7bfb      	ldrb	r3, [r7, #15]
 800094e:	b29b      	uxth	r3, r3
}
 8000950:	4618      	mov	r0, r3
 8000952:	3710      	adds	r7, #16
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}

08000958 <mfxstm32l152_EnableITSource>:
  *   @arg  MFXSTM32L152_IRQ_TS_FULL : Touch Screen FIFO Full
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow
  * @retval None
  */
void mfxstm32l152_EnableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b084      	sub	sp, #16
 800095c:	af00      	add	r7, sp, #0
 800095e:	4603      	mov	r3, r0
 8000960:	460a      	mov	r2, r1
 8000962:	80fb      	strh	r3, [r7, #6]
 8000964:	4613      	mov	r3, r2
 8000966:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8000968:	2300      	movs	r3, #0
 800096a:	73fb      	strb	r3, [r7, #15]

  /* Get the current value of the INT_EN register */
  tmp = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_SRC_EN);
 800096c:	88fb      	ldrh	r3, [r7, #6]
 800096e:	2142      	movs	r1, #66	; 0x42
 8000970:	4618      	mov	r0, r3
 8000972:	f001 fec9 	bl	8002708 <MFX_IO_Read>
 8000976:	4603      	mov	r3, r0
 8000978:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */
  tmp |= Source;
 800097a:	7bfa      	ldrb	r2, [r7, #15]
 800097c:	797b      	ldrb	r3, [r7, #5]
 800097e:	4313      	orrs	r3, r2
 8000980:	73fb      	strb	r3, [r7, #15]

  /* Set the register */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_SRC_EN, tmp);
 8000982:	7bfa      	ldrb	r2, [r7, #15]
 8000984:	88fb      	ldrh	r3, [r7, #6]
 8000986:	2142      	movs	r1, #66	; 0x42
 8000988:	4618      	mov	r0, r3
 800098a:	f001 fea9 	bl	80026e0 <MFX_IO_Write>
}
 800098e:	bf00      	nop
 8000990:	3710      	adds	r7, #16
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}

08000996 <mfxstm32l152_DisableITSource>:
  *   @arg  MFXSTM32L152_IRQ_TS_FULL : Touch Screen FIFO Full
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow
  * @retval None
  */
void mfxstm32l152_DisableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8000996:	b580      	push	{r7, lr}
 8000998:	b084      	sub	sp, #16
 800099a:	af00      	add	r7, sp, #0
 800099c:	4603      	mov	r3, r0
 800099e:	460a      	mov	r2, r1
 80009a0:	80fb      	strh	r3, [r7, #6]
 80009a2:	4613      	mov	r3, r2
 80009a4:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 80009a6:	2300      	movs	r3, #0
 80009a8:	73fb      	strb	r3, [r7, #15]

  /* Get the current value of the INT_EN register */
  tmp = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_SRC_EN);
 80009aa:	88fb      	ldrh	r3, [r7, #6]
 80009ac:	2142      	movs	r1, #66	; 0x42
 80009ae:	4618      	mov	r0, r3
 80009b0:	f001 feaa 	bl	8002708 <MFX_IO_Read>
 80009b4:	4603      	mov	r3, r0
 80009b6:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */
  tmp &= ~Source;
 80009b8:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80009bc:	43db      	mvns	r3, r3
 80009be:	b25a      	sxtb	r2, r3
 80009c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009c4:	4013      	ands	r3, r2
 80009c6:	b25b      	sxtb	r3, r3
 80009c8:	73fb      	strb	r3, [r7, #15]

  /* Set the register */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_SRC_EN, tmp);
 80009ca:	7bfa      	ldrb	r2, [r7, #15]
 80009cc:	88fb      	ldrh	r3, [r7, #6]
 80009ce:	2142      	movs	r1, #66	; 0x42
 80009d0:	4618      	mov	r0, r3
 80009d2:	f001 fe85 	bl	80026e0 <MFX_IO_Write>
}
 80009d6:	bf00      	nop
 80009d8:	3710      	adds	r7, #16
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}

080009de <mfxstm32l152_GlobalITStatus>:
  *   @arg  MFXSTM32L152_IRQ_TS_FULL : Touch Screen FIFO Full
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow
  * @retval The value of the checked Global interrupt source status.
  */
uint8_t mfxstm32l152_GlobalITStatus(uint16_t DeviceAddr, uint8_t Source)
{
 80009de:	b580      	push	{r7, lr}
 80009e0:	b082      	sub	sp, #8
 80009e2:	af00      	add	r7, sp, #0
 80009e4:	4603      	mov	r3, r0
 80009e6:	460a      	mov	r2, r1
 80009e8:	80fb      	strh	r3, [r7, #6]
 80009ea:	4613      	mov	r3, r2
 80009ec:	717b      	strb	r3, [r7, #5]
  /* Return the global IT source status (pending or not)*/
  return((MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_PENDING) & Source));
 80009ee:	88fb      	ldrh	r3, [r7, #6]
 80009f0:	2108      	movs	r1, #8
 80009f2:	4618      	mov	r0, r3
 80009f4:	f001 fe88 	bl	8002708 <MFX_IO_Read>
 80009f8:	4603      	mov	r3, r0
 80009fa:	461a      	mov	r2, r3
 80009fc:	797b      	ldrb	r3, [r7, #5]
 80009fe:	4013      	ands	r3, r2
 8000a00:	b2db      	uxtb	r3, r3
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	3708      	adds	r7, #8
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}

08000a0a <mfxstm32l152_ClearGlobalIT>:
  *   @arg  MFXSTM32L152_IRQ_TS_OVF : Touch Screen FIFO Overflow
  *  /\/\ IMPORTANT NOTE /\/\ must not use MFXSTM32L152_IRQ_GPIO as argument, see IRQ_GPI_ACK1 and IRQ_GPI_ACK2 registers
  * @retval None
  */
void mfxstm32l152_ClearGlobalIT(uint16_t DeviceAddr, uint8_t Source)
{
 8000a0a:	b580      	push	{r7, lr}
 8000a0c:	b082      	sub	sp, #8
 8000a0e:	af00      	add	r7, sp, #0
 8000a10:	4603      	mov	r3, r0
 8000a12:	460a      	mov	r2, r1
 8000a14:	80fb      	strh	r3, [r7, #6]
 8000a16:	4613      	mov	r3, r2
 8000a18:	717b      	strb	r3, [r7, #5]
  /* Write 1 to the bits that have to be cleared */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_ACK, Source);
 8000a1a:	797a      	ldrb	r2, [r7, #5]
 8000a1c:	88fb      	ldrh	r3, [r7, #6]
 8000a1e:	2144      	movs	r1, #68	; 0x44
 8000a20:	4618      	mov	r0, r3
 8000a22:	f001 fe5d 	bl	80026e0 <MFX_IO_Write>
}
 8000a26:	bf00      	nop
 8000a28:	3708      	adds	r7, #8
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}

08000a2e <mfxstm32l152_SetIrqOutPinPolarity>:
  *   @arg  MFXSTM32L152_OUT_PIN_POLARITY_LOW: Interrupt output line is active Low edge
  *   @arg  MFXSTM32L152_OUT_PIN_POLARITY_HIGH: Interrupt line output is active High edge
  * @retval None
  */
void mfxstm32l152_SetIrqOutPinPolarity(uint16_t DeviceAddr, uint8_t Polarity)
{
 8000a2e:	b580      	push	{r7, lr}
 8000a30:	b084      	sub	sp, #16
 8000a32:	af00      	add	r7, sp, #0
 8000a34:	4603      	mov	r3, r0
 8000a36:	460a      	mov	r2, r1
 8000a38:	80fb      	strh	r3, [r7, #6]
 8000a3a:	4613      	mov	r3, r2
 8000a3c:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	73fb      	strb	r3, [r7, #15]

  /* Get the current register value */
  tmp = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT);
 8000a42:	88fb      	ldrh	r3, [r7, #6]
 8000a44:	2141      	movs	r1, #65	; 0x41
 8000a46:	4618      	mov	r0, r3
 8000a48:	f001 fe5e 	bl	8002708 <MFX_IO_Read>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	73fb      	strb	r3, [r7, #15]

  /* Mask the polarity bits */
  tmp &= ~(uint8_t)0x02;
 8000a50:	7bfb      	ldrb	r3, [r7, #15]
 8000a52:	f023 0302 	bic.w	r3, r3, #2
 8000a56:	73fb      	strb	r3, [r7, #15]

  /* Modify the Interrupt Output line configuration */
  tmp |= Polarity;
 8000a58:	7bfa      	ldrb	r2, [r7, #15]
 8000a5a:	797b      	ldrb	r3, [r7, #5]
 8000a5c:	4313      	orrs	r3, r2
 8000a5e:	73fb      	strb	r3, [r7, #15]

  /* Set the new register value */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT, tmp);
 8000a60:	7bfa      	ldrb	r2, [r7, #15]
 8000a62:	88fb      	ldrh	r3, [r7, #6]
 8000a64:	2141      	movs	r1, #65	; 0x41
 8000a66:	4618      	mov	r0, r3
 8000a68:	f001 fe3a 	bl	80026e0 <MFX_IO_Write>

  /* Wait for 1 ms for MFX to change IRQ_out pin config, before activate it */
  MFX_IO_Delay(1);
 8000a6c:	2001      	movs	r0, #1
 8000a6e:	f001 fe79 	bl	8002764 <MFX_IO_Delay>

}
 8000a72:	bf00      	nop
 8000a74:	3710      	adds	r7, #16
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}

08000a7a <mfxstm32l152_SetIrqOutPinType>:
  *   @arg  MFXSTM32L152_OUT_PIN_TYPE_OPENDRAIN: Open Drain output Interrupt line
  *   @arg  MFXSTM32L152_OUT_PIN_TYPE_PUSHPULL: Push Pull output Interrupt line
  * @retval None
  */
void mfxstm32l152_SetIrqOutPinType(uint16_t DeviceAddr, uint8_t Type)
{
 8000a7a:	b580      	push	{r7, lr}
 8000a7c:	b084      	sub	sp, #16
 8000a7e:	af00      	add	r7, sp, #0
 8000a80:	4603      	mov	r3, r0
 8000a82:	460a      	mov	r2, r1
 8000a84:	80fb      	strh	r3, [r7, #6]
 8000a86:	4613      	mov	r3, r2
 8000a88:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	73fb      	strb	r3, [r7, #15]

  /* Get the current register value */
  tmp = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT);
 8000a8e:	88fb      	ldrh	r3, [r7, #6]
 8000a90:	2141      	movs	r1, #65	; 0x41
 8000a92:	4618      	mov	r0, r3
 8000a94:	f001 fe38 	bl	8002708 <MFX_IO_Read>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	73fb      	strb	r3, [r7, #15]

  /* Mask the type bits */
  tmp &= ~(uint8_t)0x01;
 8000a9c:	7bfb      	ldrb	r3, [r7, #15]
 8000a9e:	f023 0301 	bic.w	r3, r3, #1
 8000aa2:	73fb      	strb	r3, [r7, #15]

  /* Modify the Interrupt Output line configuration */
  tmp |= Type;
 8000aa4:	7bfa      	ldrb	r2, [r7, #15]
 8000aa6:	797b      	ldrb	r3, [r7, #5]
 8000aa8:	4313      	orrs	r3, r2
 8000aaa:	73fb      	strb	r3, [r7, #15]

  /* Set the new register value */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_MFX_IRQ_OUT, tmp);
 8000aac:	7bfa      	ldrb	r2, [r7, #15]
 8000aae:	88fb      	ldrh	r3, [r7, #6]
 8000ab0:	2141      	movs	r1, #65	; 0x41
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f001 fe14 	bl	80026e0 <MFX_IO_Write>

  /* Wait for 1 ms for MFX to change IRQ_out pin config, before activate it */
  MFX_IO_Delay(1);
 8000ab8:	2001      	movs	r0, #1
 8000aba:	f001 fe53 	bl	8002764 <MFX_IO_Delay>

}
 8000abe:	bf00      	nop
 8000ac0:	3710      	adds	r7, #16
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}

08000ac6 <mfxstm32l152_IO_Start>:
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  AF_en: 0 to disable, else enabled.
  * @retval None
  */
void mfxstm32l152_IO_Start(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8000ac6:	b580      	push	{r7, lr}
 8000ac8:	b084      	sub	sp, #16
 8000aca:	af00      	add	r7, sp, #0
 8000acc:	4603      	mov	r3, r0
 8000ace:	6039      	str	r1, [r7, #0]
 8000ad0:	80fb      	strh	r3, [r7, #6]
  uint8_t mode;

  /* Get the current register value */
  mode = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL);
 8000ad2:	88fb      	ldrh	r3, [r7, #6]
 8000ad4:	2140      	movs	r1, #64	; 0x40
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f001 fe16 	bl	8002708 <MFX_IO_Read>
 8000adc:	4603      	mov	r3, r0
 8000ade:	73fb      	strb	r3, [r7, #15]

  /* Set the IO Functionalities to be Enabled */
  mode |= MFXSTM32L152_GPIO_EN;
 8000ae0:	7bfb      	ldrb	r3, [r7, #15]
 8000ae2:	f043 0301 	orr.w	r3, r3, #1
 8000ae6:	73fb      	strb	r3, [r7, #15]
  /* if IDD or TS are enabled no matter the value this bit GPIO are not available for those pins */
  /*  however the MFX will waste some cycles to to handle these potential GPIO (pooling, etc) */
  /* so if IDD and TS are both active it is better to let ALTERNATE off (0) */
  /* if however IDD or TS are not connected then set it on gives more GPIOs availability */
  /* remind that AGPIO are less efficient then normal GPIO (They use pooling rather then EXTI */
  if (IO_Pin > 0xFFFF)
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000aee:	d304      	bcc.n	8000afa <mfxstm32l152_IO_Start+0x34>
  {
    mode |= MFXSTM32L152_ALTERNATE_GPIO_EN;
 8000af0:	7bfb      	ldrb	r3, [r7, #15]
 8000af2:	f043 0308 	orr.w	r3, r3, #8
 8000af6:	73fb      	strb	r3, [r7, #15]
 8000af8:	e003      	b.n	8000b02 <mfxstm32l152_IO_Start+0x3c>
  }
  else
  {
    mode &= ~MFXSTM32L152_ALTERNATE_GPIO_EN;
 8000afa:	7bfb      	ldrb	r3, [r7, #15]
 8000afc:	f023 0308 	bic.w	r3, r3, #8
 8000b00:	73fb      	strb	r3, [r7, #15]
  }

  /* Write the new register value */
  MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL, mode);
 8000b02:	7bfa      	ldrb	r2, [r7, #15]
 8000b04:	88fb      	ldrh	r3, [r7, #6]
 8000b06:	2140      	movs	r1, #64	; 0x40
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f001 fde9 	bl	80026e0 <MFX_IO_Write>

  /* Wait for 1 ms for MFX to change IRQ_out pin config, before activate it */
  MFX_IO_Delay(1);
 8000b0e:	2001      	movs	r0, #1
 8000b10:	f001 fe28 	bl	8002764 <MFX_IO_Delay>
}
 8000b14:	bf00      	nop
 8000b16:	3710      	adds	r7, #16
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}

08000b1c <mfxstm32l152_IO_Config>:
  *   @arg  IO_MODE_IT_LOW_LEVEL_PD
  *   @arg  IO_MODE_IT_HIGH_LEVEL_PD
  * @retval None
  */
uint8_t mfxstm32l152_IO_Config(uint16_t DeviceAddr, uint32_t IO_Pin, IO_ModeTypedef IO_Mode)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b084      	sub	sp, #16
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	4603      	mov	r3, r0
 8000b24:	6039      	str	r1, [r7, #0]
 8000b26:	80fb      	strh	r3, [r7, #6]
 8000b28:	4613      	mov	r3, r2
 8000b2a:	717b      	strb	r3, [r7, #5]
  uint8_t error_code = 0;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	73fb      	strb	r3, [r7, #15]

  /* Configure IO pin according to selected IO mode */
  switch(IO_Mode)
 8000b30:	797b      	ldrb	r3, [r7, #5]
 8000b32:	2b17      	cmp	r3, #23
 8000b34:	f200 82d4 	bhi.w	80010e0 <mfxstm32l152_IO_Config+0x5c4>
 8000b38:	a201      	add	r2, pc, #4	; (adr r2, 8000b40 <mfxstm32l152_IO_Config+0x24>)
 8000b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b3e:	bf00      	nop
 8000b40:	08000bd1 	.word	0x08000bd1
 8000b44:	08000c61 	.word	0x08000c61
 8000b48:	08000d21 	.word	0x08000d21
 8000b4c:	08000e11 	.word	0x08000e11
 8000b50:	08000f01 	.word	0x08000f01
 8000b54:	08000ff1 	.word	0x08000ff1
 8000b58:	08000ba1 	.word	0x08000ba1
 8000b5c:	08000ba1 	.word	0x08000ba1
 8000b60:	08000c01 	.word	0x08000c01
 8000b64:	08000c31 	.word	0x08000c31
 8000b68:	080010e1 	.word	0x080010e1
 8000b6c:	08000cf1 	.word	0x08000cf1
 8000b70:	08000cc1 	.word	0x08000cc1
 8000b74:	080010e1 	.word	0x080010e1
 8000b78:	08000c91 	.word	0x08000c91
 8000b7c:	08000c61 	.word	0x08000c61
 8000b80:	08000d71 	.word	0x08000d71
 8000b84:	08000dc1 	.word	0x08000dc1
 8000b88:	08000e61 	.word	0x08000e61
 8000b8c:	08000eb1 	.word	0x08000eb1
 8000b90:	08000f51 	.word	0x08000f51
 8000b94:	08000fa1 	.word	0x08000fa1
 8000b98:	08001041 	.word	0x08001041
 8000b9c:	08001091 	.word	0x08001091
  {
  case IO_MODE_OFF: /* Off or analog mode */
  case IO_MODE_ANALOG: /* Off or analog mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8000ba0:	88fb      	ldrh	r3, [r7, #6]
 8000ba2:	6839      	ldr	r1, [r7, #0]
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f000 fb67 	bl	8001278 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8000baa:	88fb      	ldrh	r3, [r7, #6]
 8000bac:	2200      	movs	r2, #0
 8000bae:	6839      	ldr	r1, [r7, #0]
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f000 fa9d 	bl	80010f0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 8000bb6:	88f8      	ldrh	r0, [r7, #6]
 8000bb8:	2300      	movs	r3, #0
 8000bba:	683a      	ldr	r2, [r7, #0]
 8000bbc:	2164      	movs	r1, #100	; 0x64
 8000bbe:	f000 fe57 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8000bc2:	88f8      	ldrh	r0, [r7, #6]
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	683a      	ldr	r2, [r7, #0]
 8000bc8:	2168      	movs	r1, #104	; 0x68
 8000bca:	f000 fe51 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    break;
 8000bce:	e28a      	b.n	80010e6 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_INPUT: /* Input mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8000bd0:	88fb      	ldrh	r3, [r7, #6]
 8000bd2:	6839      	ldr	r1, [r7, #0]
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f000 fb4f 	bl	8001278 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8000bda:	88fb      	ldrh	r3, [r7, #6]
 8000bdc:	2200      	movs	r2, #0
 8000bde:	6839      	ldr	r1, [r7, #0]
 8000be0:	4618      	mov	r0, r3
 8000be2:	f000 fa85 	bl	80010f0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 8000be6:	88f8      	ldrh	r0, [r7, #6]
 8000be8:	2300      	movs	r3, #0
 8000bea:	683a      	ldr	r2, [r7, #0]
 8000bec:	2164      	movs	r1, #100	; 0x64
 8000bee:	f000 fe3f 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8000bf2:	88f8      	ldrh	r0, [r7, #6]
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	683a      	ldr	r2, [r7, #0]
 8000bf8:	2168      	movs	r1, #104	; 0x68
 8000bfa:	f000 fe39 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    break;
 8000bfe:	e272      	b.n	80010e6 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_INPUT_PU: /* Input mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8000c00:	88fb      	ldrh	r3, [r7, #6]
 8000c02:	6839      	ldr	r1, [r7, #0]
 8000c04:	4618      	mov	r0, r3
 8000c06:	f000 fb37 	bl	8001278 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8000c0a:	88fb      	ldrh	r3, [r7, #6]
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	6839      	ldr	r1, [r7, #0]
 8000c10:	4618      	mov	r0, r3
 8000c12:	f000 fa6d 	bl	80010f0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8000c16:	88f8      	ldrh	r0, [r7, #6]
 8000c18:	2301      	movs	r3, #1
 8000c1a:	683a      	ldr	r2, [r7, #0]
 8000c1c:	2164      	movs	r1, #100	; 0x64
 8000c1e:	f000 fe27 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8000c22:	88f8      	ldrh	r0, [r7, #6]
 8000c24:	2301      	movs	r3, #1
 8000c26:	683a      	ldr	r2, [r7, #0]
 8000c28:	2168      	movs	r1, #104	; 0x68
 8000c2a:	f000 fe21 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    break;
 8000c2e:	e25a      	b.n	80010e6 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_INPUT_PD: /* Input mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8000c30:	88fb      	ldrh	r3, [r7, #6]
 8000c32:	6839      	ldr	r1, [r7, #0]
 8000c34:	4618      	mov	r0, r3
 8000c36:	f000 fb1f 	bl	8001278 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8000c3a:	88fb      	ldrh	r3, [r7, #6]
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	6839      	ldr	r1, [r7, #0]
 8000c40:	4618      	mov	r0, r3
 8000c42:	f000 fa55 	bl	80010f0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8000c46:	88f8      	ldrh	r0, [r7, #6]
 8000c48:	2301      	movs	r3, #1
 8000c4a:	683a      	ldr	r2, [r7, #0]
 8000c4c:	2164      	movs	r1, #100	; 0x64
 8000c4e:	f000 fe0f 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8000c52:	88f8      	ldrh	r0, [r7, #6]
 8000c54:	2300      	movs	r3, #0
 8000c56:	683a      	ldr	r2, [r7, #0]
 8000c58:	2168      	movs	r1, #104	; 0x68
 8000c5a:	f000 fe09 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    break;
 8000c5e:	e242      	b.n	80010e6 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_OUTPUT: /* Output mode */
  case IO_MODE_OUTPUT_PP_PD: /* Output mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8000c60:	88fb      	ldrh	r3, [r7, #6]
 8000c62:	6839      	ldr	r1, [r7, #0]
 8000c64:	4618      	mov	r0, r3
 8000c66:	f000 fb07 	bl	8001278 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_OUT);
 8000c6a:	88fb      	ldrh	r3, [r7, #6]
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	6839      	ldr	r1, [r7, #0]
 8000c70:	4618      	mov	r0, r3
 8000c72:	f000 fa3d 	bl	80010f0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPO_PUSH_PULL);
 8000c76:	88f8      	ldrh	r0, [r7, #6]
 8000c78:	2300      	movs	r3, #0
 8000c7a:	683a      	ldr	r2, [r7, #0]
 8000c7c:	2164      	movs	r1, #100	; 0x64
 8000c7e:	f000 fdf7 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8000c82:	88f8      	ldrh	r0, [r7, #6]
 8000c84:	2300      	movs	r3, #0
 8000c86:	683a      	ldr	r2, [r7, #0]
 8000c88:	2168      	movs	r1, #104	; 0x68
 8000c8a:	f000 fdf1 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    break;
 8000c8e:	e22a      	b.n	80010e6 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_OUTPUT_PP_PU: /* Output mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8000c90:	88fb      	ldrh	r3, [r7, #6]
 8000c92:	6839      	ldr	r1, [r7, #0]
 8000c94:	4618      	mov	r0, r3
 8000c96:	f000 faef 	bl	8001278 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_OUT);
 8000c9a:	88fb      	ldrh	r3, [r7, #6]
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	6839      	ldr	r1, [r7, #0]
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f000 fa25 	bl	80010f0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPO_PUSH_PULL);
 8000ca6:	88f8      	ldrh	r0, [r7, #6]
 8000ca8:	2300      	movs	r3, #0
 8000caa:	683a      	ldr	r2, [r7, #0]
 8000cac:	2164      	movs	r1, #100	; 0x64
 8000cae:	f000 fddf 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8000cb2:	88f8      	ldrh	r0, [r7, #6]
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	683a      	ldr	r2, [r7, #0]
 8000cb8:	2168      	movs	r1, #104	; 0x68
 8000cba:	f000 fdd9 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    break;
 8000cbe:	e212      	b.n	80010e6 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_OUTPUT_OD_PD: /* Output mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8000cc0:	88fb      	ldrh	r3, [r7, #6]
 8000cc2:	6839      	ldr	r1, [r7, #0]
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f000 fad7 	bl	8001278 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_OUT);
 8000cca:	88fb      	ldrh	r3, [r7, #6]
 8000ccc:	2201      	movs	r2, #1
 8000cce:	6839      	ldr	r1, [r7, #0]
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f000 fa0d 	bl	80010f0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPO_OPEN_DRAIN);
 8000cd6:	88f8      	ldrh	r0, [r7, #6]
 8000cd8:	2301      	movs	r3, #1
 8000cda:	683a      	ldr	r2, [r7, #0]
 8000cdc:	2164      	movs	r1, #100	; 0x64
 8000cde:	f000 fdc7 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8000ce2:	88f8      	ldrh	r0, [r7, #6]
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	683a      	ldr	r2, [r7, #0]
 8000ce8:	2168      	movs	r1, #104	; 0x68
 8000cea:	f000 fdc1 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    break;
 8000cee:	e1fa      	b.n	80010e6 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_OUTPUT_OD_PU: /* Output mode */
    mfxstm32l152_IO_DisablePinIT(DeviceAddr, IO_Pin); /* first disable IT */
 8000cf0:	88fb      	ldrh	r3, [r7, #6]
 8000cf2:	6839      	ldr	r1, [r7, #0]
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f000 fabf 	bl	8001278 <mfxstm32l152_IO_DisablePinIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_OUT);
 8000cfa:	88fb      	ldrh	r3, [r7, #6]
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	6839      	ldr	r1, [r7, #0]
 8000d00:	4618      	mov	r0, r3
 8000d02:	f000 f9f5 	bl	80010f0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPO_OPEN_DRAIN);
 8000d06:	88f8      	ldrh	r0, [r7, #6]
 8000d08:	2301      	movs	r3, #1
 8000d0a:	683a      	ldr	r2, [r7, #0]
 8000d0c:	2164      	movs	r1, #100	; 0x64
 8000d0e:	f000 fdaf 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8000d12:	88f8      	ldrh	r0, [r7, #6]
 8000d14:	2301      	movs	r3, #1
 8000d16:	683a      	ldr	r2, [r7, #0]
 8000d18:	2168      	movs	r1, #104	; 0x68
 8000d1a:	f000 fda9 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    break;
 8000d1e:	e1e2      	b.n	80010e6 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_RISING_EDGE: /* Interrupt rising edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8000d20:	88fb      	ldrh	r3, [r7, #6]
 8000d22:	4618      	mov	r0, r3
 8000d24:	f000 fa7a 	bl	800121c <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8000d28:	88fb      	ldrh	r3, [r7, #6]
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	6839      	ldr	r1, [r7, #0]
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f000 f9de 	bl	80010f0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 8000d34:	88f8      	ldrh	r0, [r7, #6]
 8000d36:	2300      	movs	r3, #0
 8000d38:	683a      	ldr	r2, [r7, #0]
 8000d3a:	2164      	movs	r1, #100	; 0x64
 8000d3c:	f000 fd98 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8000d40:	88f8      	ldrh	r0, [r7, #6]
 8000d42:	2301      	movs	r3, #1
 8000d44:	683a      	ldr	r2, [r7, #0]
 8000d46:	2168      	movs	r1, #104	; 0x68
 8000d48:	f000 fd92 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 8000d4c:	88fb      	ldrh	r3, [r7, #6]
 8000d4e:	2201      	movs	r2, #1
 8000d50:	6839      	ldr	r1, [r7, #0]
 8000d52:	4618      	mov	r0, r3
 8000d54:	f000 f9de 	bl	8001114 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 8000d58:	88fb      	ldrh	r3, [r7, #6]
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	6839      	ldr	r1, [r7, #0]
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f000 f9ed 	bl	800113e <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin); /* last to do: enable IT */
 8000d64:	88fb      	ldrh	r3, [r7, #6]
 8000d66:	6839      	ldr	r1, [r7, #0]
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f000 fa75 	bl	8001258 <mfxstm32l152_IO_EnablePinIT>
    break;
 8000d6e:	e1ba      	b.n	80010e6 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_RISING_EDGE_PU: /* Interrupt rising edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8000d70:	88fb      	ldrh	r3, [r7, #6]
 8000d72:	4618      	mov	r0, r3
 8000d74:	f000 fa52 	bl	800121c <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8000d78:	88fb      	ldrh	r3, [r7, #6]
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	6839      	ldr	r1, [r7, #0]
 8000d7e:	4618      	mov	r0, r3
 8000d80:	f000 f9b6 	bl	80010f0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8000d84:	88f8      	ldrh	r0, [r7, #6]
 8000d86:	2301      	movs	r3, #1
 8000d88:	683a      	ldr	r2, [r7, #0]
 8000d8a:	2164      	movs	r1, #100	; 0x64
 8000d8c:	f000 fd70 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8000d90:	88f8      	ldrh	r0, [r7, #6]
 8000d92:	2301      	movs	r3, #1
 8000d94:	683a      	ldr	r2, [r7, #0]
 8000d96:	2168      	movs	r1, #104	; 0x68
 8000d98:	f000 fd6a 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 8000d9c:	88fb      	ldrh	r3, [r7, #6]
 8000d9e:	2201      	movs	r2, #1
 8000da0:	6839      	ldr	r1, [r7, #0]
 8000da2:	4618      	mov	r0, r3
 8000da4:	f000 f9b6 	bl	8001114 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 8000da8:	88fb      	ldrh	r3, [r7, #6]
 8000daa:	2201      	movs	r2, #1
 8000dac:	6839      	ldr	r1, [r7, #0]
 8000dae:	4618      	mov	r0, r3
 8000db0:	f000 f9c5 	bl	800113e <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8000db4:	88fb      	ldrh	r3, [r7, #6]
 8000db6:	6839      	ldr	r1, [r7, #0]
 8000db8:	4618      	mov	r0, r3
 8000dba:	f000 fa4d 	bl	8001258 <mfxstm32l152_IO_EnablePinIT>
    break;
 8000dbe:	e192      	b.n	80010e6 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_RISING_EDGE_PD: /* Interrupt rising edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8000dc0:	88fb      	ldrh	r3, [r7, #6]
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f000 fa2a 	bl	800121c <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8000dc8:	88fb      	ldrh	r3, [r7, #6]
 8000dca:	2200      	movs	r2, #0
 8000dcc:	6839      	ldr	r1, [r7, #0]
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f000 f98e 	bl	80010f0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8000dd4:	88f8      	ldrh	r0, [r7, #6]
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	683a      	ldr	r2, [r7, #0]
 8000dda:	2164      	movs	r1, #100	; 0x64
 8000ddc:	f000 fd48 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8000de0:	88f8      	ldrh	r0, [r7, #6]
 8000de2:	2300      	movs	r3, #0
 8000de4:	683a      	ldr	r2, [r7, #0]
 8000de6:	2168      	movs	r1, #104	; 0x68
 8000de8:	f000 fd42 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 8000dec:	88fb      	ldrh	r3, [r7, #6]
 8000dee:	2201      	movs	r2, #1
 8000df0:	6839      	ldr	r1, [r7, #0]
 8000df2:	4618      	mov	r0, r3
 8000df4:	f000 f98e 	bl	8001114 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 8000df8:	88fb      	ldrh	r3, [r7, #6]
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	6839      	ldr	r1, [r7, #0]
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f000 f99d 	bl	800113e <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8000e04:	88fb      	ldrh	r3, [r7, #6]
 8000e06:	6839      	ldr	r1, [r7, #0]
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f000 fa25 	bl	8001258 <mfxstm32l152_IO_EnablePinIT>
    break;
 8000e0e:	e16a      	b.n	80010e6 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_FALLING_EDGE: /* Interrupt falling edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8000e10:	88fb      	ldrh	r3, [r7, #6]
 8000e12:	4618      	mov	r0, r3
 8000e14:	f000 fa02 	bl	800121c <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8000e18:	88fb      	ldrh	r3, [r7, #6]
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	6839      	ldr	r1, [r7, #0]
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f000 f966 	bl	80010f0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 8000e24:	88f8      	ldrh	r0, [r7, #6]
 8000e26:	2300      	movs	r3, #0
 8000e28:	683a      	ldr	r2, [r7, #0]
 8000e2a:	2164      	movs	r1, #100	; 0x64
 8000e2c:	f000 fd20 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8000e30:	88f8      	ldrh	r0, [r7, #6]
 8000e32:	2301      	movs	r3, #1
 8000e34:	683a      	ldr	r2, [r7, #0]
 8000e36:	2168      	movs	r1, #104	; 0x68
 8000e38:	f000 fd1a 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 8000e3c:	88fb      	ldrh	r3, [r7, #6]
 8000e3e:	2201      	movs	r2, #1
 8000e40:	6839      	ldr	r1, [r7, #0]
 8000e42:	4618      	mov	r0, r3
 8000e44:	f000 f966 	bl	8001114 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 8000e48:	88fb      	ldrh	r3, [r7, #6]
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	6839      	ldr	r1, [r7, #0]
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f000 f975 	bl	800113e <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8000e54:	88fb      	ldrh	r3, [r7, #6]
 8000e56:	6839      	ldr	r1, [r7, #0]
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f000 f9fd 	bl	8001258 <mfxstm32l152_IO_EnablePinIT>
    break;
 8000e5e:	e142      	b.n	80010e6 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_FALLING_EDGE_PU: /* Interrupt falling edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8000e60:	88fb      	ldrh	r3, [r7, #6]
 8000e62:	4618      	mov	r0, r3
 8000e64:	f000 f9da 	bl	800121c <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8000e68:	88fb      	ldrh	r3, [r7, #6]
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	6839      	ldr	r1, [r7, #0]
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f000 f93e 	bl	80010f0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8000e74:	88f8      	ldrh	r0, [r7, #6]
 8000e76:	2301      	movs	r3, #1
 8000e78:	683a      	ldr	r2, [r7, #0]
 8000e7a:	2164      	movs	r1, #100	; 0x64
 8000e7c:	f000 fcf8 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8000e80:	88f8      	ldrh	r0, [r7, #6]
 8000e82:	2301      	movs	r3, #1
 8000e84:	683a      	ldr	r2, [r7, #0]
 8000e86:	2168      	movs	r1, #104	; 0x68
 8000e88:	f000 fcf2 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 8000e8c:	88fb      	ldrh	r3, [r7, #6]
 8000e8e:	2201      	movs	r2, #1
 8000e90:	6839      	ldr	r1, [r7, #0]
 8000e92:	4618      	mov	r0, r3
 8000e94:	f000 f93e 	bl	8001114 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 8000e98:	88fb      	ldrh	r3, [r7, #6]
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	6839      	ldr	r1, [r7, #0]
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f000 f94d 	bl	800113e <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8000ea4:	88fb      	ldrh	r3, [r7, #6]
 8000ea6:	6839      	ldr	r1, [r7, #0]
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f000 f9d5 	bl	8001258 <mfxstm32l152_IO_EnablePinIT>
    break;
 8000eae:	e11a      	b.n	80010e6 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_FALLING_EDGE_PD: /* Interrupt falling edge mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8000eb0:	88fb      	ldrh	r3, [r7, #6]
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f000 f9b2 	bl	800121c <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8000eb8:	88fb      	ldrh	r3, [r7, #6]
 8000eba:	2200      	movs	r2, #0
 8000ebc:	6839      	ldr	r1, [r7, #0]
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f000 f916 	bl	80010f0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8000ec4:	88f8      	ldrh	r0, [r7, #6]
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	683a      	ldr	r2, [r7, #0]
 8000eca:	2164      	movs	r1, #100	; 0x64
 8000ecc:	f000 fcd0 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8000ed0:	88f8      	ldrh	r0, [r7, #6]
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	683a      	ldr	r2, [r7, #0]
 8000ed6:	2168      	movs	r1, #104	; 0x68
 8000ed8:	f000 fcca 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_EDGE);
 8000edc:	88fb      	ldrh	r3, [r7, #6]
 8000ede:	2201      	movs	r2, #1
 8000ee0:	6839      	ldr	r1, [r7, #0]
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f000 f916 	bl	8001114 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 8000ee8:	88fb      	ldrh	r3, [r7, #6]
 8000eea:	2200      	movs	r2, #0
 8000eec:	6839      	ldr	r1, [r7, #0]
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f000 f925 	bl	800113e <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8000ef4:	88fb      	ldrh	r3, [r7, #6]
 8000ef6:	6839      	ldr	r1, [r7, #0]
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f000 f9ad 	bl	8001258 <mfxstm32l152_IO_EnablePinIT>
    break;
 8000efe:	e0f2      	b.n	80010e6 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_LOW_LEVEL: /* Low level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8000f00:	88fb      	ldrh	r3, [r7, #6]
 8000f02:	4618      	mov	r0, r3
 8000f04:	f000 f98a 	bl	800121c <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8000f08:	88fb      	ldrh	r3, [r7, #6]
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	6839      	ldr	r1, [r7, #0]
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f000 f8ee 	bl	80010f0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 8000f14:	88f8      	ldrh	r0, [r7, #6]
 8000f16:	2300      	movs	r3, #0
 8000f18:	683a      	ldr	r2, [r7, #0]
 8000f1a:	2164      	movs	r1, #100	; 0x64
 8000f1c:	f000 fca8 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8000f20:	88f8      	ldrh	r0, [r7, #6]
 8000f22:	2301      	movs	r3, #1
 8000f24:	683a      	ldr	r2, [r7, #0]
 8000f26:	2168      	movs	r1, #104	; 0x68
 8000f28:	f000 fca2 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 8000f2c:	88fb      	ldrh	r3, [r7, #6]
 8000f2e:	2200      	movs	r2, #0
 8000f30:	6839      	ldr	r1, [r7, #0]
 8000f32:	4618      	mov	r0, r3
 8000f34:	f000 f8ee 	bl	8001114 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 8000f38:	88fb      	ldrh	r3, [r7, #6]
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	6839      	ldr	r1, [r7, #0]
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f000 f8fd 	bl	800113e <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8000f44:	88fb      	ldrh	r3, [r7, #6]
 8000f46:	6839      	ldr	r1, [r7, #0]
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f000 f985 	bl	8001258 <mfxstm32l152_IO_EnablePinIT>
    break;
 8000f4e:	e0ca      	b.n	80010e6 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_LOW_LEVEL_PU: /* Low level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8000f50:	88fb      	ldrh	r3, [r7, #6]
 8000f52:	4618      	mov	r0, r3
 8000f54:	f000 f962 	bl	800121c <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8000f58:	88fb      	ldrh	r3, [r7, #6]
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	6839      	ldr	r1, [r7, #0]
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f000 f8c6 	bl	80010f0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8000f64:	88f8      	ldrh	r0, [r7, #6]
 8000f66:	2301      	movs	r3, #1
 8000f68:	683a      	ldr	r2, [r7, #0]
 8000f6a:	2164      	movs	r1, #100	; 0x64
 8000f6c:	f000 fc80 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8000f70:	88f8      	ldrh	r0, [r7, #6]
 8000f72:	2301      	movs	r3, #1
 8000f74:	683a      	ldr	r2, [r7, #0]
 8000f76:	2168      	movs	r1, #104	; 0x68
 8000f78:	f000 fc7a 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 8000f7c:	88fb      	ldrh	r3, [r7, #6]
 8000f7e:	2200      	movs	r2, #0
 8000f80:	6839      	ldr	r1, [r7, #0]
 8000f82:	4618      	mov	r0, r3
 8000f84:	f000 f8c6 	bl	8001114 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 8000f88:	88fb      	ldrh	r3, [r7, #6]
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	6839      	ldr	r1, [r7, #0]
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f000 f8d5 	bl	800113e <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8000f94:	88fb      	ldrh	r3, [r7, #6]
 8000f96:	6839      	ldr	r1, [r7, #0]
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f000 f95d 	bl	8001258 <mfxstm32l152_IO_EnablePinIT>
    break;
 8000f9e:	e0a2      	b.n	80010e6 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_LOW_LEVEL_PD: /* Low level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8000fa0:	88fb      	ldrh	r3, [r7, #6]
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f000 f93a 	bl	800121c <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8000fa8:	88fb      	ldrh	r3, [r7, #6]
 8000faa:	2200      	movs	r2, #0
 8000fac:	6839      	ldr	r1, [r7, #0]
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f000 f89e 	bl	80010f0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8000fb4:	88f8      	ldrh	r0, [r7, #6]
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	683a      	ldr	r2, [r7, #0]
 8000fba:	2164      	movs	r1, #100	; 0x64
 8000fbc:	f000 fc58 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 8000fc0:	88f8      	ldrh	r0, [r7, #6]
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	683a      	ldr	r2, [r7, #0]
 8000fc6:	2168      	movs	r1, #104	; 0x68
 8000fc8:	f000 fc52 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 8000fcc:	88fb      	ldrh	r3, [r7, #6]
 8000fce:	2200      	movs	r2, #0
 8000fd0:	6839      	ldr	r1, [r7, #0]
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f000 f89e 	bl	8001114 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_LLFE);
 8000fd8:	88fb      	ldrh	r3, [r7, #6]
 8000fda:	2200      	movs	r2, #0
 8000fdc:	6839      	ldr	r1, [r7, #0]
 8000fde:	4618      	mov	r0, r3
 8000fe0:	f000 f8ad 	bl	800113e <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8000fe4:	88fb      	ldrh	r3, [r7, #6]
 8000fe6:	6839      	ldr	r1, [r7, #0]
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f000 f935 	bl	8001258 <mfxstm32l152_IO_EnablePinIT>
    break;
 8000fee:	e07a      	b.n	80010e6 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_HIGH_LEVEL: /* High level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8000ff0:	88fb      	ldrh	r3, [r7, #6]
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f000 f912 	bl	800121c <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8000ff8:	88fb      	ldrh	r3, [r7, #6]
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	6839      	ldr	r1, [r7, #0]
 8000ffe:	4618      	mov	r0, r3
 8001000:	f000 f876 	bl	80010f0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR);
 8001004:	88f8      	ldrh	r0, [r7, #6]
 8001006:	2300      	movs	r3, #0
 8001008:	683a      	ldr	r2, [r7, #0]
 800100a:	2164      	movs	r1, #100	; 0x64
 800100c:	f000 fc30 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8001010:	88f8      	ldrh	r0, [r7, #6]
 8001012:	2301      	movs	r3, #1
 8001014:	683a      	ldr	r2, [r7, #0]
 8001016:	2168      	movs	r1, #104	; 0x68
 8001018:	f000 fc2a 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 800101c:	88fb      	ldrh	r3, [r7, #6]
 800101e:	2200      	movs	r2, #0
 8001020:	6839      	ldr	r1, [r7, #0]
 8001022:	4618      	mov	r0, r3
 8001024:	f000 f876 	bl	8001114 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 8001028:	88fb      	ldrh	r3, [r7, #6]
 800102a:	2201      	movs	r2, #1
 800102c:	6839      	ldr	r1, [r7, #0]
 800102e:	4618      	mov	r0, r3
 8001030:	f000 f885 	bl	800113e <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8001034:	88fb      	ldrh	r3, [r7, #6]
 8001036:	6839      	ldr	r1, [r7, #0]
 8001038:	4618      	mov	r0, r3
 800103a:	f000 f90d 	bl	8001258 <mfxstm32l152_IO_EnablePinIT>
    break;
 800103e:	e052      	b.n	80010e6 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_HIGH_LEVEL_PU: /* High level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8001040:	88fb      	ldrh	r3, [r7, #6]
 8001042:	4618      	mov	r0, r3
 8001044:	f000 f8ea 	bl	800121c <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8001048:	88fb      	ldrh	r3, [r7, #6]
 800104a:	2200      	movs	r2, #0
 800104c:	6839      	ldr	r1, [r7, #0]
 800104e:	4618      	mov	r0, r3
 8001050:	f000 f84e 	bl	80010f0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 8001054:	88f8      	ldrh	r0, [r7, #6]
 8001056:	2301      	movs	r3, #1
 8001058:	683a      	ldr	r2, [r7, #0]
 800105a:	2164      	movs	r1, #100	; 0x64
 800105c:	f000 fc08 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_UP);
 8001060:	88f8      	ldrh	r0, [r7, #6]
 8001062:	2301      	movs	r3, #1
 8001064:	683a      	ldr	r2, [r7, #0]
 8001066:	2168      	movs	r1, #104	; 0x68
 8001068:	f000 fc02 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 800106c:	88fb      	ldrh	r3, [r7, #6]
 800106e:	2200      	movs	r2, #0
 8001070:	6839      	ldr	r1, [r7, #0]
 8001072:	4618      	mov	r0, r3
 8001074:	f000 f84e 	bl	8001114 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 8001078:	88fb      	ldrh	r3, [r7, #6]
 800107a:	2201      	movs	r2, #1
 800107c:	6839      	ldr	r1, [r7, #0]
 800107e:	4618      	mov	r0, r3
 8001080:	f000 f85d 	bl	800113e <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 8001084:	88fb      	ldrh	r3, [r7, #6]
 8001086:	6839      	ldr	r1, [r7, #0]
 8001088:	4618      	mov	r0, r3
 800108a:	f000 f8e5 	bl	8001258 <mfxstm32l152_IO_EnablePinIT>
    break;
 800108e:	e02a      	b.n	80010e6 <mfxstm32l152_IO_Config+0x5ca>

  case IO_MODE_IT_HIGH_LEVEL_PD: /* High level interrupt mode */
    mfxstm32l152_IO_EnableIT(DeviceAddr);
 8001090:	88fb      	ldrh	r3, [r7, #6]
 8001092:	4618      	mov	r0, r3
 8001094:	f000 f8c2 	bl	800121c <mfxstm32l152_IO_EnableIT>
    mfxstm32l152_IO_InitPin(DeviceAddr, IO_Pin, MFXSTM32L152_GPIO_DIR_IN);
 8001098:	88fb      	ldrh	r3, [r7, #6]
 800109a:	2200      	movs	r2, #0
 800109c:	6839      	ldr	r1, [r7, #0]
 800109e:	4618      	mov	r0, r3
 80010a0:	f000 f826 	bl	80010f0 <mfxstm32l152_IO_InitPin>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_TYPE1, IO_Pin, MFXSTM32L152_GPI_WITH_PULL_RESISTOR);
 80010a4:	88f8      	ldrh	r0, [r7, #6]
 80010a6:	2301      	movs	r3, #1
 80010a8:	683a      	ldr	r2, [r7, #0]
 80010aa:	2164      	movs	r1, #100	; 0x64
 80010ac:	f000 fbe0 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_PUPD1, IO_Pin, MFXSTM32L152_GPIO_PULL_DOWN);
 80010b0:	88f8      	ldrh	r0, [r7, #6]
 80010b2:	2300      	movs	r3, #0
 80010b4:	683a      	ldr	r2, [r7, #0]
 80010b6:	2168      	movs	r1, #104	; 0x68
 80010b8:	f000 fbda 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
    mfxstm32l152_IO_SetIrqEvtMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_EVT_LEVEL);
 80010bc:	88fb      	ldrh	r3, [r7, #6]
 80010be:	2200      	movs	r2, #0
 80010c0:	6839      	ldr	r1, [r7, #0]
 80010c2:	4618      	mov	r0, r3
 80010c4:	f000 f826 	bl	8001114 <mfxstm32l152_IO_SetIrqEvtMode>
    mfxstm32l152_IO_SetIrqTypeMode(DeviceAddr, IO_Pin, MFXSTM32L152_IRQ_GPI_TYPE_HLRE);
 80010c8:	88fb      	ldrh	r3, [r7, #6]
 80010ca:	2201      	movs	r2, #1
 80010cc:	6839      	ldr	r1, [r7, #0]
 80010ce:	4618      	mov	r0, r3
 80010d0:	f000 f835 	bl	800113e <mfxstm32l152_IO_SetIrqTypeMode>
    mfxstm32l152_IO_EnablePinIT(DeviceAddr, IO_Pin);  /* last to do: enable IT */
 80010d4:	88fb      	ldrh	r3, [r7, #6]
 80010d6:	6839      	ldr	r1, [r7, #0]
 80010d8:	4618      	mov	r0, r3
 80010da:	f000 f8bd 	bl	8001258 <mfxstm32l152_IO_EnablePinIT>
    break;
 80010de:	e002      	b.n	80010e6 <mfxstm32l152_IO_Config+0x5ca>

  default:
    error_code = (uint8_t) IO_Mode;
 80010e0:	797b      	ldrb	r3, [r7, #5]
 80010e2:	73fb      	strb	r3, [r7, #15]
    break;
 80010e4:	bf00      	nop
  }

  return error_code;
 80010e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80010e8:	4618      	mov	r0, r3
 80010ea:	3710      	adds	r7, #16
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <mfxstm32l152_IO_InitPin>:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: Where x can be from 0 to 23.
  * @param  Direction: could be MFXSTM32L152_GPIO_DIR_IN or MFXSTM32L152_GPIO_DIR_OUT.
  * @retval None
  */
void mfxstm32l152_IO_InitPin(uint16_t DeviceAddr, uint32_t IO_Pin, uint8_t Direction)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	4603      	mov	r3, r0
 80010f8:	6039      	str	r1, [r7, #0]
 80010fa:	80fb      	strh	r3, [r7, #6]
 80010fc:	4613      	mov	r3, r2
 80010fe:	717b      	strb	r3, [r7, #5]
  mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_DIR1, IO_Pin, Direction);
 8001100:	797b      	ldrb	r3, [r7, #5]
 8001102:	88f8      	ldrh	r0, [r7, #6]
 8001104:	683a      	ldr	r2, [r7, #0]
 8001106:	2160      	movs	r1, #96	; 0x60
 8001108:	f000 fbb2 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <mfxstm32l152_IO_SetIrqEvtMode>:
  *   @arg  MFXSTM32L152_IRQ_GPI_EVT_LEVEL: Interrupt line is active in level model
  *   @arg  MFXSTM32L152_IRQ_GPI_EVT_EDGE: Interrupt line is active in edge model
  * @retval None
  */
void mfxstm32l152_IO_SetIrqEvtMode(uint16_t DeviceAddr, uint32_t IO_Pin, uint8_t Evt)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
 800111a:	4603      	mov	r3, r0
 800111c:	6039      	str	r1, [r7, #0]
 800111e:	80fb      	strh	r3, [r7, #6]
 8001120:	4613      	mov	r3, r2
 8001122:	717b      	strb	r3, [r7, #5]
  mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_EVT1, IO_Pin, Evt);
 8001124:	797b      	ldrb	r3, [r7, #5]
 8001126:	88f8      	ldrh	r0, [r7, #6]
 8001128:	683a      	ldr	r2, [r7, #0]
 800112a:	214c      	movs	r1, #76	; 0x4c
 800112c:	f000 fba0 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
  MFX_IO_Delay(1);
 8001130:	2001      	movs	r0, #1
 8001132:	f001 fb17 	bl	8002764 <MFX_IO_Delay>
}
 8001136:	bf00      	nop
 8001138:	3708      	adds	r7, #8
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}

0800113e <mfxstm32l152_IO_SetIrqTypeMode>:
  *   @arg  MFXSTM32L152_IRQ_GPI_TYPE_LLFE: Interrupt line is active in Low Level or Falling Edge
  *   @arg  MFXSTM32L152_IRQ_GPI_TYPE_HLRE: Interrupt line is active in High Level or Rising Edge
  * @retval None
  */
void mfxstm32l152_IO_SetIrqTypeMode(uint16_t DeviceAddr, uint32_t IO_Pin, uint8_t Type)
{
 800113e:	b580      	push	{r7, lr}
 8001140:	b082      	sub	sp, #8
 8001142:	af00      	add	r7, sp, #0
 8001144:	4603      	mov	r3, r0
 8001146:	6039      	str	r1, [r7, #0]
 8001148:	80fb      	strh	r3, [r7, #6]
 800114a:	4613      	mov	r3, r2
 800114c:	717b      	strb	r3, [r7, #5]
  mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_TYPE1, IO_Pin, Type);
 800114e:	797b      	ldrb	r3, [r7, #5]
 8001150:	88f8      	ldrh	r0, [r7, #6]
 8001152:	683a      	ldr	r2, [r7, #0]
 8001154:	2150      	movs	r1, #80	; 0x50
 8001156:	f000 fb8b 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
  MFX_IO_Delay(1);
 800115a:	2001      	movs	r0, #1
 800115c:	f001 fb02 	bl	8002764 <MFX_IO_Delay>
}
 8001160:	bf00      	nop
 8001162:	3708      	adds	r7, #8
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}

08001168 <mfxstm32l152_IO_WritePin>:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @param PinState: The new IO pin state.
  * @retval None
  */
void mfxstm32l152_IO_WritePin(uint16_t DeviceAddr, uint32_t IO_Pin, uint8_t PinState)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	6039      	str	r1, [r7, #0]
 8001172:	80fb      	strh	r3, [r7, #6]
 8001174:	4613      	mov	r3, r2
 8001176:	717b      	strb	r3, [r7, #5]
  /* Apply the bit value to the selected pin */
  if (PinState != 0)
 8001178:	797b      	ldrb	r3, [r7, #5]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d006      	beq.n	800118c <mfxstm32l152_IO_WritePin+0x24>
  {
    /* Set the SET register */
	mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPO_SET1, IO_Pin, 1);
 800117e:	88f8      	ldrh	r0, [r7, #6]
 8001180:	2301      	movs	r3, #1
 8001182:	683a      	ldr	r2, [r7, #0]
 8001184:	216c      	movs	r1, #108	; 0x6c
 8001186:	f000 fb73 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
  else
  {
    /* Set the CLEAR register */
	mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPO_CLR1, IO_Pin, 1);
  }
}
 800118a:	e005      	b.n	8001198 <mfxstm32l152_IO_WritePin+0x30>
	mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_GPO_CLR1, IO_Pin, 1);
 800118c:	88f8      	ldrh	r0, [r7, #6]
 800118e:	2301      	movs	r3, #1
 8001190:	683a      	ldr	r2, [r7, #0]
 8001192:	2170      	movs	r1, #112	; 0x70
 8001194:	f000 fb6c 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
}
 8001198:	bf00      	nop
 800119a:	3708      	adds	r7, #8
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}

080011a0 <mfxstm32l152_IO_ReadPin>:
  *         of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @retval IO pin(s) state.
  */
uint32_t mfxstm32l152_IO_ReadPin(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b086      	sub	sp, #24
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	6039      	str	r1, [r7, #0]
 80011aa:	80fb      	strh	r3, [r7, #6]
  uint32_t  tmp1 = 0;
 80011ac:	2300      	movs	r3, #0
 80011ae:	617b      	str	r3, [r7, #20]
  uint32_t  tmp2 = 0;
 80011b0:	2300      	movs	r3, #0
 80011b2:	613b      	str	r3, [r7, #16]
  uint32_t  tmp3 = 0;
 80011b4:	2300      	movs	r3, #0
 80011b6:	60fb      	str	r3, [r7, #12]

  if(IO_Pin & 0x000000FF)
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d006      	beq.n	80011ce <mfxstm32l152_IO_ReadPin+0x2e>
  {
    tmp1 = (uint32_t) MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_STATE1);
 80011c0:	88fb      	ldrh	r3, [r7, #6]
 80011c2:	2110      	movs	r1, #16
 80011c4:	4618      	mov	r0, r3
 80011c6:	f001 fa9f 	bl	8002708 <MFX_IO_Read>
 80011ca:	4603      	mov	r3, r0
 80011cc:	617b      	str	r3, [r7, #20]
  }
  if(IO_Pin & 0x0000FF00)
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d006      	beq.n	80011e6 <mfxstm32l152_IO_ReadPin+0x46>
  {
    tmp2 = (uint32_t) MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_STATE2);
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	2111      	movs	r1, #17
 80011dc:	4618      	mov	r0, r3
 80011de:	f001 fa93 	bl	8002708 <MFX_IO_Read>
 80011e2:	4603      	mov	r3, r0
 80011e4:	613b      	str	r3, [r7, #16]
  }
  if(IO_Pin & 0x00FF0000)
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d006      	beq.n	80011fe <mfxstm32l152_IO_ReadPin+0x5e>
  {
    tmp3 = (uint32_t) MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_GPIO_STATE3);
 80011f0:	88fb      	ldrh	r3, [r7, #6]
 80011f2:	2112      	movs	r1, #18
 80011f4:	4618      	mov	r0, r3
 80011f6:	f001 fa87 	bl	8002708 <MFX_IO_Read>
 80011fa:	4603      	mov	r3, r0
 80011fc:	60fb      	str	r3, [r7, #12]
  }

  tmp3 = tmp1 + (tmp2 << 8) + (tmp3 << 16);
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	021a      	lsls	r2, r3, #8
 8001202:	697b      	ldr	r3, [r7, #20]
 8001204:	441a      	add	r2, r3
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	041b      	lsls	r3, r3, #16
 800120a:	4413      	add	r3, r2
 800120c:	60fb      	str	r3, [r7, #12]

  return(tmp3 & IO_Pin);
 800120e:	68fa      	ldr	r2, [r7, #12]
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	4013      	ands	r3, r2
}
 8001214:	4618      	mov	r0, r3
 8001216:	3718      	adds	r7, #24
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}

0800121c <mfxstm32l152_IO_EnableIT>:
  * @brief  Enable the global IO interrupt source.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_IO_EnableIT(uint16_t DeviceAddr)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	80fb      	strh	r3, [r7, #6]
  MFX_IO_ITConfig();
 8001226:	f001 f9f5 	bl	8002614 <MFX_IO_ITConfig>

  /* Enable global IO IT source */
  mfxstm32l152_EnableITSource(DeviceAddr, MFXSTM32L152_IRQ_GPIO);
 800122a:	88fb      	ldrh	r3, [r7, #6]
 800122c:	2101      	movs	r1, #1
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff fb92 	bl	8000958 <mfxstm32l152_EnableITSource>
}
 8001234:	bf00      	nop
 8001236:	3708      	adds	r7, #8
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}

0800123c <mfxstm32l152_IO_DisableIT>:
  * @brief  Disable the global IO interrupt source.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_IO_DisableIT(uint16_t DeviceAddr)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	4603      	mov	r3, r0
 8001244:	80fb      	strh	r3, [r7, #6]
  /* Disable global IO IT source */
  mfxstm32l152_DisableITSource(DeviceAddr, MFXSTM32L152_IRQ_GPIO);
 8001246:	88fb      	ldrh	r3, [r7, #6]
 8001248:	2101      	movs	r1, #1
 800124a:	4618      	mov	r0, r3
 800124c:	f7ff fba3 	bl	8000996 <mfxstm32l152_DisableITSource>
}
 8001250:	bf00      	nop
 8001252:	3708      	adds	r7, #8
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}

08001258 <mfxstm32l152_IO_EnablePinIT>:
  *         combination of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @retval None
  */
void mfxstm32l152_IO_EnablePinIT(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
 800125e:	4603      	mov	r3, r0
 8001260:	6039      	str	r1, [r7, #0]
 8001262:	80fb      	strh	r3, [r7, #6]
  mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_SRC1, IO_Pin, 1);
 8001264:	88f8      	ldrh	r0, [r7, #6]
 8001266:	2301      	movs	r3, #1
 8001268:	683a      	ldr	r2, [r7, #0]
 800126a:	2148      	movs	r1, #72	; 0x48
 800126c:	f000 fb00 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
}
 8001270:	bf00      	nop
 8001272:	3708      	adds	r7, #8
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}

08001278 <mfxstm32l152_IO_DisablePinIT>:
  *         combination of the following values:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: where x can be from 0 to 23.
  * @retval None
  */
void mfxstm32l152_IO_DisablePinIT(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
 800127e:	4603      	mov	r3, r0
 8001280:	6039      	str	r1, [r7, #0]
 8001282:	80fb      	strh	r3, [r7, #6]
  mfxstm32l152_reg24_setPinValue(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_SRC1, IO_Pin, 0);
 8001284:	88f8      	ldrh	r0, [r7, #6]
 8001286:	2300      	movs	r3, #0
 8001288:	683a      	ldr	r2, [r7, #0]
 800128a:	2148      	movs	r1, #72	; 0x48
 800128c:	f000 faf0 	bl	8001870 <mfxstm32l152_reg24_setPinValue>
}
 8001290:	bf00      	nop
 8001292:	3708      	adds	r7, #8
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}

08001298 <mfxstm32l152_IO_ITStatus>:
  * @param  IO_Pin: The IO interrupt to be checked could be:
  *   @arg  MFXSTM32L152_GPIO_PIN_x Where x can be from 0 to 23.
  * @retval Status of the checked IO pin(s).
  */
uint32_t mfxstm32l152_IO_ITStatus(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	6039      	str	r1, [r7, #0]
 80012a2:	80fb      	strh	r3, [r7, #6]
  /* Get the Interrupt status */
  uint8_t   tmp1 = 0;
 80012a4:	2300      	movs	r3, #0
 80012a6:	73fb      	strb	r3, [r7, #15]
  uint16_t  tmp2 = 0;
 80012a8:	2300      	movs	r3, #0
 80012aa:	81bb      	strh	r3, [r7, #12]
  uint32_t  tmp3 = 0;
 80012ac:	2300      	movs	r3, #0
 80012ae:	60bb      	str	r3, [r7, #8]

  if(IO_Pin & 0xFF)
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d006      	beq.n	80012c6 <mfxstm32l152_IO_ITStatus+0x2e>
  {
    tmp1 = MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING1);
 80012b8:	88fb      	ldrh	r3, [r7, #6]
 80012ba:	210c      	movs	r1, #12
 80012bc:	4618      	mov	r0, r3
 80012be:	f001 fa23 	bl	8002708 <MFX_IO_Read>
 80012c2:	4603      	mov	r3, r0
 80012c4:	73fb      	strb	r3, [r7, #15]
  }
  if(IO_Pin & 0xFFFF00)
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80012cc:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d006      	beq.n	80012e2 <mfxstm32l152_IO_ITStatus+0x4a>
  {
    tmp2 = (uint16_t) MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING2);
 80012d4:	88fb      	ldrh	r3, [r7, #6]
 80012d6:	210d      	movs	r1, #13
 80012d8:	4618      	mov	r0, r3
 80012da:	f001 fa15 	bl	8002708 <MFX_IO_Read>
 80012de:	4603      	mov	r3, r0
 80012e0:	81bb      	strh	r3, [r7, #12]
  }
  if(IO_Pin & 0xFFFF0000)
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	0c1b      	lsrs	r3, r3, #16
 80012e6:	041b      	lsls	r3, r3, #16
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d006      	beq.n	80012fa <mfxstm32l152_IO_ITStatus+0x62>
  {
    tmp3 = (uint32_t) MFX_IO_Read(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING3);
 80012ec:	88fb      	ldrh	r3, [r7, #6]
 80012ee:	210e      	movs	r1, #14
 80012f0:	4618      	mov	r0, r3
 80012f2:	f001 fa09 	bl	8002708 <MFX_IO_Read>
 80012f6:	4603      	mov	r3, r0
 80012f8:	60bb      	str	r3, [r7, #8]
  }

  tmp3 = tmp1 + (tmp2 << 8) + (tmp3 << 16);
 80012fa:	7bfa      	ldrb	r2, [r7, #15]
 80012fc:	89bb      	ldrh	r3, [r7, #12]
 80012fe:	021b      	lsls	r3, r3, #8
 8001300:	4413      	add	r3, r2
 8001302:	461a      	mov	r2, r3
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	041b      	lsls	r3, r3, #16
 8001308:	4413      	add	r3, r2
 800130a:	60bb      	str	r3, [r7, #8]

  return(tmp3 & IO_Pin);
 800130c:	68ba      	ldr	r2, [r7, #8]
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	4013      	ands	r3, r2
}
 8001312:	4618      	mov	r0, r3
 8001314:	3710      	adds	r7, #16
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}

0800131a <mfxstm32l152_IO_ClearIT>:
  * @param  IO_Pin: the IO interrupt to be cleared, could be:
  *   @arg  MFXSTM32L152_GPIO_PIN_x: Where x can be from 0 to 23.
  * @retval None
  */
void mfxstm32l152_IO_ClearIT(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 800131a:	b580      	push	{r7, lr}
 800131c:	b084      	sub	sp, #16
 800131e:	af00      	add	r7, sp, #0
 8001320:	4603      	mov	r3, r0
 8001322:	6039      	str	r1, [r7, #0]
 8001324:	80fb      	strh	r3, [r7, #6]
  /* Clear the IO IT pending bit(s) by acknowledging */
  /* it cleans automatically also the Global IRQ_GPIO */
  /* normally this function is called under interrupt */
  uint8_t pin_0_7, pin_8_15, pin_16_23;

  pin_0_7   = IO_Pin & 0x0000ff;
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	73fb      	strb	r3, [r7, #15]
  pin_8_15  = IO_Pin >> 8;
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	0a1b      	lsrs	r3, r3, #8
 800132e:	73bb      	strb	r3, [r7, #14]
  pin_8_15   = pin_8_15 & 0x00ff;
  pin_16_23 = IO_Pin >> 16;
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	0c1b      	lsrs	r3, r3, #16
 8001334:	737b      	strb	r3, [r7, #13]

  if (pin_0_7)
 8001336:	7bfb      	ldrb	r3, [r7, #15]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d005      	beq.n	8001348 <mfxstm32l152_IO_ClearIT+0x2e>
  {
    MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_ACK1, pin_0_7);
 800133c:	7bfa      	ldrb	r2, [r7, #15]
 800133e:	88fb      	ldrh	r3, [r7, #6]
 8001340:	2154      	movs	r1, #84	; 0x54
 8001342:	4618      	mov	r0, r3
 8001344:	f001 f9cc 	bl	80026e0 <MFX_IO_Write>
  }
  if (pin_8_15)
 8001348:	7bbb      	ldrb	r3, [r7, #14]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d005      	beq.n	800135a <mfxstm32l152_IO_ClearIT+0x40>
  {
    MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_ACK2, pin_8_15);
 800134e:	7bba      	ldrb	r2, [r7, #14]
 8001350:	88fb      	ldrh	r3, [r7, #6]
 8001352:	2155      	movs	r1, #85	; 0x55
 8001354:	4618      	mov	r0, r3
 8001356:	f001 f9c3 	bl	80026e0 <MFX_IO_Write>
  }
  if (pin_16_23)
 800135a:	7b7b      	ldrb	r3, [r7, #13]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d005      	beq.n	800136c <mfxstm32l152_IO_ClearIT+0x52>
  {
    MFX_IO_Write(DeviceAddr, MFXSTM32L152_REG_ADR_IRQ_GPI_ACK3, pin_16_23);
 8001360:	7b7a      	ldrb	r2, [r7, #13]
 8001362:	88fb      	ldrh	r3, [r7, #6]
 8001364:	2156      	movs	r1, #86	; 0x56
 8001366:	4618      	mov	r0, r3
 8001368:	f001 f9ba 	bl	80026e0 <MFX_IO_Write>
  }
}
 800136c:	bf00      	nop
 800136e:	3710      	adds	r7, #16
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}

08001374 <mfxstm32l152_IDD_Start>:
  * @brief  Launch IDD current measurement
  * @param  DeviceAddr: Device address on communication Bus
  * @retval None.
  */
void mfxstm32l152_IDD_Start(uint16_t DeviceAddr)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	80fb      	strh	r3, [r7, #6]
  uint8_t mode = 0;
 800137e:	2300      	movs	r3, #0
 8001380:	73fb      	strb	r3, [r7, #15]

  /* Get the current register value */
  mode = MFX_IO_Read((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_CTRL);
 8001382:	88fb      	ldrh	r3, [r7, #6]
 8001384:	b2db      	uxtb	r3, r3
 8001386:	b29b      	uxth	r3, r3
 8001388:	2180      	movs	r1, #128	; 0x80
 800138a:	4618      	mov	r0, r3
 800138c:	f001 f9bc 	bl	8002708 <MFX_IO_Read>
 8001390:	4603      	mov	r3, r0
 8001392:	73fb      	strb	r3, [r7, #15]

  /* Set the Functionalities to be enabled */
  mode |= MFXSTM32L152_IDD_CTRL_REQ;
 8001394:	7bfb      	ldrb	r3, [r7, #15]
 8001396:	f043 0301 	orr.w	r3, r3, #1
 800139a:	73fb      	strb	r3, [r7, #15]

  /* Start measurement campaign */
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_CTRL, mode);
 800139c:	88fb      	ldrh	r3, [r7, #6]
 800139e:	b2db      	uxtb	r3, r3
 80013a0:	b29b      	uxth	r3, r3
 80013a2:	7bfa      	ldrb	r2, [r7, #15]
 80013a4:	2180      	movs	r1, #128	; 0x80
 80013a6:	4618      	mov	r0, r3
 80013a8:	f001 f99a 	bl	80026e0 <MFX_IO_Write>
}
 80013ac:	bf00      	nop
 80013ae:	3710      	adds	r7, #16
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}

080013b4 <mfxstm32l152_IDD_Config>:
  * @param  DeviceAddr: Device address on communication Bus.
  * @param  MfxIddConfig: Parameters depending on hardware config.
  * @retval None
  */
void mfxstm32l152_IDD_Config(uint16_t DeviceAddr, IDD_ConfigTypeDef MfxIddConfig)
{
 80013b4:	b084      	sub	sp, #16
 80013b6:	b590      	push	{r4, r7, lr}
 80013b8:	b085      	sub	sp, #20
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	4604      	mov	r4, r0
 80013be:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80013c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 80013c6:	4623      	mov	r3, r4
 80013c8:	80fb      	strh	r3, [r7, #6]
  uint8_t value = 0;
 80013ca:	2300      	movs	r3, #0
 80013cc:	73fb      	strb	r3, [r7, #15]
  uint8_t mode = 0;
 80013ce:	2300      	movs	r3, #0
 80013d0:	73bb      	strb	r3, [r7, #14]

  /* Get the current register value */
  mode = MFX_IO_Read((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL);
 80013d2:	88fb      	ldrh	r3, [r7, #6]
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	b29b      	uxth	r3, r3
 80013d8:	2140      	movs	r1, #64	; 0x40
 80013da:	4618      	mov	r0, r3
 80013dc:	f001 f994 	bl	8002708 <MFX_IO_Read>
 80013e0:	4603      	mov	r3, r0
 80013e2:	73bb      	strb	r3, [r7, #14]

  if((mode & MFXSTM32L152_IDD_EN) != MFXSTM32L152_IDD_EN)
 80013e4:	7bbb      	ldrb	r3, [r7, #14]
 80013e6:	f003 0304 	and.w	r3, r3, #4
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d10b      	bne.n	8001406 <mfxstm32l152_IDD_Config+0x52>
  {
    /* Set the Functionalities to be enabled */
    mode |= MFXSTM32L152_IDD_EN;
 80013ee:	7bbb      	ldrb	r3, [r7, #14]
 80013f0:	f043 0304 	orr.w	r3, r3, #4
 80013f4:	73bb      	strb	r3, [r7, #14]

    /* Set the new register value */
    MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_SYS_CTRL, mode);
 80013f6:	88fb      	ldrh	r3, [r7, #6]
 80013f8:	b2db      	uxtb	r3, r3
 80013fa:	b29b      	uxth	r3, r3
 80013fc:	7bba      	ldrb	r2, [r7, #14]
 80013fe:	2140      	movs	r1, #64	; 0x40
 8001400:	4618      	mov	r0, r3
 8001402:	f001 f96d 	bl	80026e0 <MFX_IO_Write>
  }

  /* Control register setting: number of shunts */
  value =  ((MfxIddConfig.ShuntNbUsed << 1) & MFXSTM32L152_IDD_CTRL_SHUNT_NB);
 8001406:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800140a:	005b      	lsls	r3, r3, #1
 800140c:	b2db      	uxtb	r3, r3
 800140e:	f003 030e 	and.w	r3, r3, #14
 8001412:	73fb      	strb	r3, [r7, #15]
  value |= (MfxIddConfig.VrefMeasurement & MFXSTM32L152_IDD_CTRL_VREF_DIS);
 8001414:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001418:	b25b      	sxtb	r3, r3
 800141a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800141e:	b25a      	sxtb	r2, r3
 8001420:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001424:	4313      	orrs	r3, r2
 8001426:	b25b      	sxtb	r3, r3
 8001428:	73fb      	strb	r3, [r7, #15]
  value |= (MfxIddConfig.Calibration & MFXSTM32L152_IDD_CTRL_CAL_DIS);
 800142a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800142e:	b25b      	sxtb	r3, r3
 8001430:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001434:	b25a      	sxtb	r2, r3
 8001436:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800143a:	4313      	orrs	r3, r2
 800143c:	b25b      	sxtb	r3, r3
 800143e:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_CTRL, value);
 8001440:	88fb      	ldrh	r3, [r7, #6]
 8001442:	b2db      	uxtb	r3, r3
 8001444:	b29b      	uxth	r3, r3
 8001446:	7bfa      	ldrb	r2, [r7, #15]
 8001448:	2180      	movs	r1, #128	; 0x80
 800144a:	4618      	mov	r0, r3
 800144c:	f001 f948 	bl	80026e0 <MFX_IO_Write>

  /* Idd pre delay configuration: unit and value*/
  value = (MfxIddConfig.PreDelayUnit & MFXSTM32L152_IDD_PREDELAY_UNIT) |
 8001450:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8001454:	b25b      	sxtb	r3, r3
 8001456:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800145a:	b25a      	sxtb	r2, r3
          (MfxIddConfig.PreDelayValue & MFXSTM32L152_IDD_PREDELAY_VALUE);
 800145c:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8001460:	b25b      	sxtb	r3, r3
 8001462:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001466:	b25b      	sxtb	r3, r3
  value = (MfxIddConfig.PreDelayUnit & MFXSTM32L152_IDD_PREDELAY_UNIT) |
 8001468:	4313      	orrs	r3, r2
 800146a:	b25b      	sxtb	r3, r3
 800146c:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_PRE_DELAY, value);
 800146e:	88fb      	ldrh	r3, [r7, #6]
 8001470:	b2db      	uxtb	r3, r3
 8001472:	b29b      	uxth	r3, r3
 8001474:	7bfa      	ldrb	r2, [r7, #15]
 8001476:	2181      	movs	r1, #129	; 0x81
 8001478:	4618      	mov	r0, r3
 800147a:	f001 f931 	bl	80026e0 <MFX_IO_Write>

  /* Shunt 0 register value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.Shunt0Value >> 8);
 800147e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001480:	0a1b      	lsrs	r3, r3, #8
 8001482:	b29b      	uxth	r3, r3
 8001484:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT0_MSB, value);
 8001486:	88fb      	ldrh	r3, [r7, #6]
 8001488:	b2db      	uxtb	r3, r3
 800148a:	b29b      	uxth	r3, r3
 800148c:	7bfa      	ldrb	r2, [r7, #15]
 800148e:	2182      	movs	r1, #130	; 0x82
 8001490:	4618      	mov	r0, r3
 8001492:	f001 f925 	bl	80026e0 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.Shunt0Value);
 8001496:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001498:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT0_LSB, value);
 800149a:	88fb      	ldrh	r3, [r7, #6]
 800149c:	b2db      	uxtb	r3, r3
 800149e:	b29b      	uxth	r3, r3
 80014a0:	7bfa      	ldrb	r2, [r7, #15]
 80014a2:	2183      	movs	r1, #131	; 0x83
 80014a4:	4618      	mov	r0, r3
 80014a6:	f001 f91b 	bl	80026e0 <MFX_IO_Write>

  /* Shunt 1 register value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.Shunt1Value >> 8);
 80014aa:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80014ac:	0a1b      	lsrs	r3, r3, #8
 80014ae:	b29b      	uxth	r3, r3
 80014b0:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT1_MSB, value);
 80014b2:	88fb      	ldrh	r3, [r7, #6]
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	b29b      	uxth	r3, r3
 80014b8:	7bfa      	ldrb	r2, [r7, #15]
 80014ba:	2184      	movs	r1, #132	; 0x84
 80014bc:	4618      	mov	r0, r3
 80014be:	f001 f90f 	bl	80026e0 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.Shunt1Value);
 80014c2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80014c4:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT1_LSB, value);
 80014c6:	88fb      	ldrh	r3, [r7, #6]
 80014c8:	b2db      	uxtb	r3, r3
 80014ca:	b29b      	uxth	r3, r3
 80014cc:	7bfa      	ldrb	r2, [r7, #15]
 80014ce:	2185      	movs	r1, #133	; 0x85
 80014d0:	4618      	mov	r0, r3
 80014d2:	f001 f905 	bl	80026e0 <MFX_IO_Write>

  /* Shunt 2 register value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.Shunt2Value >> 8);
 80014d6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80014d8:	0a1b      	lsrs	r3, r3, #8
 80014da:	b29b      	uxth	r3, r3
 80014dc:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT2_MSB, value);
 80014de:	88fb      	ldrh	r3, [r7, #6]
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	b29b      	uxth	r3, r3
 80014e4:	7bfa      	ldrb	r2, [r7, #15]
 80014e6:	2186      	movs	r1, #134	; 0x86
 80014e8:	4618      	mov	r0, r3
 80014ea:	f001 f8f9 	bl	80026e0 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.Shunt2Value);
 80014ee:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80014f0:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT2_LSB, value);
 80014f2:	88fb      	ldrh	r3, [r7, #6]
 80014f4:	b2db      	uxtb	r3, r3
 80014f6:	b29b      	uxth	r3, r3
 80014f8:	7bfa      	ldrb	r2, [r7, #15]
 80014fa:	2187      	movs	r1, #135	; 0x87
 80014fc:	4618      	mov	r0, r3
 80014fe:	f001 f8ef 	bl	80026e0 <MFX_IO_Write>

  /* Shunt 3 register value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.Shunt3Value >> 8);
 8001502:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001504:	0a1b      	lsrs	r3, r3, #8
 8001506:	b29b      	uxth	r3, r3
 8001508:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT3_MSB, value);
 800150a:	88fb      	ldrh	r3, [r7, #6]
 800150c:	b2db      	uxtb	r3, r3
 800150e:	b29b      	uxth	r3, r3
 8001510:	7bfa      	ldrb	r2, [r7, #15]
 8001512:	2188      	movs	r1, #136	; 0x88
 8001514:	4618      	mov	r0, r3
 8001516:	f001 f8e3 	bl	80026e0 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.Shunt3Value);
 800151a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800151c:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT3_LSB, value);
 800151e:	88fb      	ldrh	r3, [r7, #6]
 8001520:	b2db      	uxtb	r3, r3
 8001522:	b29b      	uxth	r3, r3
 8001524:	7bfa      	ldrb	r2, [r7, #15]
 8001526:	2189      	movs	r1, #137	; 0x89
 8001528:	4618      	mov	r0, r3
 800152a:	f001 f8d9 	bl	80026e0 <MFX_IO_Write>

  /* Shunt 4 register value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.Shunt4Value >> 8);
 800152e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001530:	0a1b      	lsrs	r3, r3, #8
 8001532:	b29b      	uxth	r3, r3
 8001534:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT4_MSB, value);
 8001536:	88fb      	ldrh	r3, [r7, #6]
 8001538:	b2db      	uxtb	r3, r3
 800153a:	b29b      	uxth	r3, r3
 800153c:	7bfa      	ldrb	r2, [r7, #15]
 800153e:	218a      	movs	r1, #138	; 0x8a
 8001540:	4618      	mov	r0, r3
 8001542:	f001 f8cd 	bl	80026e0 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.Shunt4Value);
 8001546:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001548:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNT4_LSB, value);
 800154a:	88fb      	ldrh	r3, [r7, #6]
 800154c:	b2db      	uxtb	r3, r3
 800154e:	b29b      	uxth	r3, r3
 8001550:	7bfa      	ldrb	r2, [r7, #15]
 8001552:	218b      	movs	r1, #139	; 0x8b
 8001554:	4618      	mov	r0, r3
 8001556:	f001 f8c3 	bl	80026e0 <MFX_IO_Write>

  /* Shunt 0 stabilization delay */
  value = MfxIddConfig.Shunt0StabDelay;
 800155a:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800155c:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SH0_STABILIZATION, value);
 800155e:	88fb      	ldrh	r3, [r7, #6]
 8001560:	b2db      	uxtb	r3, r3
 8001562:	b29b      	uxth	r3, r3
 8001564:	7bfa      	ldrb	r2, [r7, #15]
 8001566:	2190      	movs	r1, #144	; 0x90
 8001568:	4618      	mov	r0, r3
 800156a:	f001 f8b9 	bl	80026e0 <MFX_IO_Write>

  /* Shunt 1 stabilization delay */
  value = MfxIddConfig.Shunt1StabDelay;
 800156e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8001570:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SH1_STABILIZATION, value);
 8001572:	88fb      	ldrh	r3, [r7, #6]
 8001574:	b2db      	uxtb	r3, r3
 8001576:	b29b      	uxth	r3, r3
 8001578:	7bfa      	ldrb	r2, [r7, #15]
 800157a:	2191      	movs	r1, #145	; 0x91
 800157c:	4618      	mov	r0, r3
 800157e:	f001 f8af 	bl	80026e0 <MFX_IO_Write>

  /* Shunt 2 stabilization delay */
  value = MfxIddConfig.Shunt2StabDelay;
 8001582:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001584:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SH2_STABILIZATION, value);
 8001586:	88fb      	ldrh	r3, [r7, #6]
 8001588:	b2db      	uxtb	r3, r3
 800158a:	b29b      	uxth	r3, r3
 800158c:	7bfa      	ldrb	r2, [r7, #15]
 800158e:	2192      	movs	r1, #146	; 0x92
 8001590:	4618      	mov	r0, r3
 8001592:	f001 f8a5 	bl	80026e0 <MFX_IO_Write>

  /* Shunt 3 stabilization delay */
  value = MfxIddConfig.Shunt3StabDelay;
 8001596:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8001598:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SH3_STABILIZATION, value);
 800159a:	88fb      	ldrh	r3, [r7, #6]
 800159c:	b2db      	uxtb	r3, r3
 800159e:	b29b      	uxth	r3, r3
 80015a0:	7bfa      	ldrb	r2, [r7, #15]
 80015a2:	2193      	movs	r1, #147	; 0x93
 80015a4:	4618      	mov	r0, r3
 80015a6:	f001 f89b 	bl	80026e0 <MFX_IO_Write>

  /* Shunt 4 stabilization delay */
  value = MfxIddConfig.Shunt4StabDelay;
 80015aa:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80015ac:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SH4_STABILIZATION, value);
 80015ae:	88fb      	ldrh	r3, [r7, #6]
 80015b0:	b2db      	uxtb	r3, r3
 80015b2:	b29b      	uxth	r3, r3
 80015b4:	7bfa      	ldrb	r2, [r7, #15]
 80015b6:	2194      	movs	r1, #148	; 0x94
 80015b8:	4618      	mov	r0, r3
 80015ba:	f001 f891 	bl	80026e0 <MFX_IO_Write>

  /* Idd ampli gain value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.AmpliGain >> 8);
 80015be:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80015c0:	0a1b      	lsrs	r3, r3, #8
 80015c2:	b29b      	uxth	r3, r3
 80015c4:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_GAIN_MSB, value);
 80015c6:	88fb      	ldrh	r3, [r7, #6]
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	b29b      	uxth	r3, r3
 80015cc:	7bfa      	ldrb	r2, [r7, #15]
 80015ce:	218c      	movs	r1, #140	; 0x8c
 80015d0:	4618      	mov	r0, r3
 80015d2:	f001 f885 	bl	80026e0 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.AmpliGain);
 80015d6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80015d8:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_GAIN_LSB, value);
 80015da:	88fb      	ldrh	r3, [r7, #6]
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	b29b      	uxth	r3, r3
 80015e0:	7bfa      	ldrb	r2, [r7, #15]
 80015e2:	218d      	movs	r1, #141	; 0x8d
 80015e4:	4618      	mov	r0, r3
 80015e6:	f001 f87b 	bl	80026e0 <MFX_IO_Write>

  /* Idd VDD min value: MSB then LSB */
  value = (uint8_t) (MfxIddConfig.VddMin >> 8);
 80015ea:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015ec:	0a1b      	lsrs	r3, r3, #8
 80015ee:	b29b      	uxth	r3, r3
 80015f0:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_VDD_MIN_MSB, value);
 80015f2:	88fb      	ldrh	r3, [r7, #6]
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	b29b      	uxth	r3, r3
 80015f8:	7bfa      	ldrb	r2, [r7, #15]
 80015fa:	218e      	movs	r1, #142	; 0x8e
 80015fc:	4618      	mov	r0, r3
 80015fe:	f001 f86f 	bl	80026e0 <MFX_IO_Write>
  value = (uint8_t) (MfxIddConfig.VddMin);
 8001602:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001604:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_VDD_MIN_LSB, value);
 8001606:	88fb      	ldrh	r3, [r7, #6]
 8001608:	b2db      	uxtb	r3, r3
 800160a:	b29b      	uxth	r3, r3
 800160c:	7bfa      	ldrb	r2, [r7, #15]
 800160e:	218f      	movs	r1, #143	; 0x8f
 8001610:	4618      	mov	r0, r3
 8001612:	f001 f865 	bl	80026e0 <MFX_IO_Write>

  /* Idd number of measurements */
  value = MfxIddConfig.MeasureNb;
 8001616:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800161a:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_NBR_OF_MEAS, value);
 800161c:	88fb      	ldrh	r3, [r7, #6]
 800161e:	b2db      	uxtb	r3, r3
 8001620:	b29b      	uxth	r3, r3
 8001622:	7bfa      	ldrb	r2, [r7, #15]
 8001624:	2196      	movs	r1, #150	; 0x96
 8001626:	4618      	mov	r0, r3
 8001628:	f001 f85a 	bl	80026e0 <MFX_IO_Write>

  /* Idd delta delay configuration: unit and value */
  value = (MfxIddConfig.DeltaDelayUnit & MFXSTM32L152_IDD_DELTADELAY_UNIT) |
 800162c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8001630:	b25b      	sxtb	r3, r3
 8001632:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001636:	b25a      	sxtb	r2, r3
          (MfxIddConfig.DeltaDelayValue & MFXSTM32L152_IDD_DELTADELAY_VALUE);
 8001638:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800163c:	b25b      	sxtb	r3, r3
 800163e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001642:	b25b      	sxtb	r3, r3
  value = (MfxIddConfig.DeltaDelayUnit & MFXSTM32L152_IDD_DELTADELAY_UNIT) |
 8001644:	4313      	orrs	r3, r2
 8001646:	b25b      	sxtb	r3, r3
 8001648:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_MEAS_DELTA_DELAY, value);
 800164a:	88fb      	ldrh	r3, [r7, #6]
 800164c:	b2db      	uxtb	r3, r3
 800164e:	b29b      	uxth	r3, r3
 8001650:	7bfa      	ldrb	r2, [r7, #15]
 8001652:	2197      	movs	r1, #151	; 0x97
 8001654:	4618      	mov	r0, r3
 8001656:	f001 f843 	bl	80026e0 <MFX_IO_Write>

  /* Idd number of shut on board */
  value = MfxIddConfig.ShuntNbOnBoard;
 800165a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800165e:	73fb      	strb	r3, [r7, #15]
  MFX_IO_Write((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_SHUNTS_ON_BOARD, value);
 8001660:	88fb      	ldrh	r3, [r7, #6]
 8001662:	b2db      	uxtb	r3, r3
 8001664:	b29b      	uxth	r3, r3
 8001666:	7bfa      	ldrb	r2, [r7, #15]
 8001668:	2198      	movs	r1, #152	; 0x98
 800166a:	4618      	mov	r0, r3
 800166c:	f001 f838 	bl	80026e0 <MFX_IO_Write>
}
 8001670:	bf00      	nop
 8001672:	3714      	adds	r7, #20
 8001674:	46bd      	mov	sp, r7
 8001676:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800167a:	b004      	add	sp, #16
 800167c:	4770      	bx	lr

0800167e <mfxstm32l152_IDD_GetValue>:
  * @param  DeviceAddr: Device address on communication Bus
  * @param  ReadValue: Pointer on value to be read
  * @retval Idd value in 10 nA.
  */
void mfxstm32l152_IDD_GetValue(uint16_t DeviceAddr, uint32_t *ReadValue)
{
 800167e:	b580      	push	{r7, lr}
 8001680:	b084      	sub	sp, #16
 8001682:	af00      	add	r7, sp, #0
 8001684:	4603      	mov	r3, r0
 8001686:	6039      	str	r1, [r7, #0]
 8001688:	80fb      	strh	r3, [r7, #6]
  uint8_t  data[3];

  MFX_IO_ReadMultiple((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_IDD_VALUE_MSB, data, sizeof(data)) ;
 800168a:	88fb      	ldrh	r3, [r7, #6]
 800168c:	b2db      	uxtb	r3, r3
 800168e:	b298      	uxth	r0, r3
 8001690:	f107 020c 	add.w	r2, r7, #12
 8001694:	2303      	movs	r3, #3
 8001696:	2114      	movs	r1, #20
 8001698:	f001 f84a 	bl	8002730 <MFX_IO_ReadMultiple>

  /* Recompose Idd current value */
  *ReadValue = (data[0] << 16) | (data[1] << 8) | data[2];
 800169c:	7b3b      	ldrb	r3, [r7, #12]
 800169e:	041a      	lsls	r2, r3, #16
 80016a0:	7b7b      	ldrb	r3, [r7, #13]
 80016a2:	021b      	lsls	r3, r3, #8
 80016a4:	4313      	orrs	r3, r2
 80016a6:	7bba      	ldrb	r2, [r7, #14]
 80016a8:	4313      	orrs	r3, r2
 80016aa:	461a      	mov	r2, r3
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	601a      	str	r2, [r3, #0]

}
 80016b0:	bf00      	nop
 80016b2:	3710      	adds	r7, #16
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}

080016b8 <mfxstm32l152_IDD_EnableIT>:
  * @brief  Configure mfx to enable Idd interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_IDD_EnableIT(uint16_t DeviceAddr)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	4603      	mov	r3, r0
 80016c0:	80fb      	strh	r3, [r7, #6]
  MFX_IO_ITConfig();
 80016c2:	f000 ffa7 	bl	8002614 <MFX_IO_ITConfig>

  /* Enable global IDD interrupt source */
  mfxstm32l152_EnableITSource(DeviceAddr, MFXSTM32L152_IRQ_IDD);
 80016c6:	88fb      	ldrh	r3, [r7, #6]
 80016c8:	2102      	movs	r1, #2
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff f944 	bl	8000958 <mfxstm32l152_EnableITSource>
}
 80016d0:	bf00      	nop
 80016d2:	3708      	adds	r7, #8
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <mfxstm32l152_IDD_ClearIT>:
  * @brief  Clear Idd global interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_IDD_ClearIT(uint16_t DeviceAddr)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	4603      	mov	r3, r0
 80016e0:	80fb      	strh	r3, [r7, #6]
  /* Clear the global IDD interrupt source */
  mfxstm32l152_ClearGlobalIT(DeviceAddr, MFXSTM32L152_IRQ_IDD);
 80016e2:	88fb      	ldrh	r3, [r7, #6]
 80016e4:	2102      	movs	r1, #2
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff f98f 	bl	8000a0a <mfxstm32l152_ClearGlobalIT>
}
 80016ec:	bf00      	nop
 80016ee:	3708      	adds	r7, #8
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <mfxstm32l152_IDD_GetITStatus>:
  * @brief  get Idd interrupt status
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval IDD interrupts status
  */
uint8_t mfxstm32l152_IDD_GetITStatus(uint16_t DeviceAddr)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4603      	mov	r3, r0
 80016fc:	80fb      	strh	r3, [r7, #6]
  /* Return IDD interrupt status */
  return(mfxstm32l152_GlobalITStatus(DeviceAddr, MFXSTM32L152_IRQ_IDD));
 80016fe:	88fb      	ldrh	r3, [r7, #6]
 8001700:	2102      	movs	r1, #2
 8001702:	4618      	mov	r0, r3
 8001704:	f7ff f96b 	bl	80009de <mfxstm32l152_GlobalITStatus>
 8001708:	4603      	mov	r3, r0
}
 800170a:	4618      	mov	r0, r3
 800170c:	3708      	adds	r7, #8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}

08001712 <mfxstm32l152_IDD_DisableIT>:
  * @brief  disable Idd interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */
void mfxstm32l152_IDD_DisableIT(uint16_t DeviceAddr)
{
 8001712:	b580      	push	{r7, lr}
 8001714:	b082      	sub	sp, #8
 8001716:	af00      	add	r7, sp, #0
 8001718:	4603      	mov	r3, r0
 800171a:	80fb      	strh	r3, [r7, #6]
  /* Disable global IDD interrupt source */
  mfxstm32l152_DisableITSource(DeviceAddr, MFXSTM32L152_IRQ_IDD);
 800171c:	88fb      	ldrh	r3, [r7, #6]
 800171e:	2102      	movs	r1, #2
 8001720:	4618      	mov	r0, r3
 8001722:	f7ff f938 	bl	8000996 <mfxstm32l152_DisableITSource>
}
 8001726:	bf00      	nop
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}

0800172e <mfxstm32l152_Error_ReadSrc>:
  * @brief  Read Error Source.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Error message code with error source
  */
uint8_t mfxstm32l152_Error_ReadSrc(uint16_t DeviceAddr)
{
 800172e:	b580      	push	{r7, lr}
 8001730:	b082      	sub	sp, #8
 8001732:	af00      	add	r7, sp, #0
 8001734:	4603      	mov	r3, r0
 8001736:	80fb      	strh	r3, [r7, #6]
  /* Get the current source register value */
  return(MFX_IO_Read((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_ERROR_SRC));
 8001738:	88fb      	ldrh	r3, [r7, #6]
 800173a:	b2db      	uxtb	r3, r3
 800173c:	b29b      	uxth	r3, r3
 800173e:	2103      	movs	r1, #3
 8001740:	4618      	mov	r0, r3
 8001742:	f000 ffe1 	bl	8002708 <MFX_IO_Read>
 8001746:	4603      	mov	r3, r0
}
 8001748:	4618      	mov	r0, r3
 800174a:	3708      	adds	r7, #8
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}

08001750 <mfxstm32l152_Error_ReadMsg>:
  * @brief  Read Error Message
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Error message code with error source
  */
uint8_t mfxstm32l152_Error_ReadMsg(uint16_t DeviceAddr)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	4603      	mov	r3, r0
 8001758:	80fb      	strh	r3, [r7, #6]
  /* Get the current message register value */
  return(MFX_IO_Read((uint8_t) DeviceAddr, MFXSTM32L152_REG_ADR_ERROR_MSG));
 800175a:	88fb      	ldrh	r3, [r7, #6]
 800175c:	b2db      	uxtb	r3, r3
 800175e:	b29b      	uxth	r3, r3
 8001760:	2104      	movs	r1, #4
 8001762:	4618      	mov	r0, r3
 8001764:	f000 ffd0 	bl	8002708 <MFX_IO_Read>
 8001768:	4603      	mov	r3, r0
}
 800176a:	4618      	mov	r0, r3
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}

08001772 <mfxstm32l152_Error_EnableIT>:
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */

void mfxstm32l152_Error_EnableIT(uint16_t DeviceAddr)
{
 8001772:	b580      	push	{r7, lr}
 8001774:	b082      	sub	sp, #8
 8001776:	af00      	add	r7, sp, #0
 8001778:	4603      	mov	r3, r0
 800177a:	80fb      	strh	r3, [r7, #6]
  MFX_IO_ITConfig();
 800177c:	f000 ff4a 	bl	8002614 <MFX_IO_ITConfig>

  /* Enable global Error interrupt source */
  mfxstm32l152_EnableITSource(DeviceAddr, MFXSTM32L152_IRQ_ERROR);
 8001780:	88fb      	ldrh	r3, [r7, #6]
 8001782:	2104      	movs	r1, #4
 8001784:	4618      	mov	r0, r3
 8001786:	f7ff f8e7 	bl	8000958 <mfxstm32l152_EnableITSource>
}
 800178a:	bf00      	nop
 800178c:	3708      	adds	r7, #8
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}

08001792 <mfxstm32l152_Error_ClearIT>:
  * @brief  Clear Error global interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void mfxstm32l152_Error_ClearIT(uint16_t DeviceAddr)
{
 8001792:	b580      	push	{r7, lr}
 8001794:	b082      	sub	sp, #8
 8001796:	af00      	add	r7, sp, #0
 8001798:	4603      	mov	r3, r0
 800179a:	80fb      	strh	r3, [r7, #6]
  /* Clear the global Error interrupt source */
  mfxstm32l152_ClearGlobalIT(DeviceAddr, MFXSTM32L152_IRQ_ERROR);
 800179c:	88fb      	ldrh	r3, [r7, #6]
 800179e:	2104      	movs	r1, #4
 80017a0:	4618      	mov	r0, r3
 80017a2:	f7ff f932 	bl	8000a0a <mfxstm32l152_ClearGlobalIT>
}
 80017a6:	bf00      	nop
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}

080017ae <mfxstm32l152_Error_GetITStatus>:
  * @brief  get Error interrupt status
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Error interrupts status
  */
uint8_t mfxstm32l152_Error_GetITStatus(uint16_t DeviceAddr)
{
 80017ae:	b580      	push	{r7, lr}
 80017b0:	b082      	sub	sp, #8
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	4603      	mov	r3, r0
 80017b6:	80fb      	strh	r3, [r7, #6]
  /* Return Error interrupt status */
  return(mfxstm32l152_GlobalITStatus(DeviceAddr, MFXSTM32L152_IRQ_ERROR));
 80017b8:	88fb      	ldrh	r3, [r7, #6]
 80017ba:	2104      	movs	r1, #4
 80017bc:	4618      	mov	r0, r3
 80017be:	f7ff f90e 	bl	80009de <mfxstm32l152_GlobalITStatus>
 80017c2:	4603      	mov	r3, r0
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	3708      	adds	r7, #8
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}

080017cc <mfxstm32l152_Error_DisableIT>:
  * @brief  disable Error interrupt
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */
void mfxstm32l152_Error_DisableIT(uint16_t DeviceAddr)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	4603      	mov	r3, r0
 80017d4:	80fb      	strh	r3, [r7, #6]
  /* Disable global Error interrupt source */
  mfxstm32l152_DisableITSource(DeviceAddr, MFXSTM32L152_IRQ_ERROR);
 80017d6:	88fb      	ldrh	r3, [r7, #6]
 80017d8:	2104      	movs	r1, #4
 80017da:	4618      	mov	r0, r3
 80017dc:	f7ff f8db 	bl	8000996 <mfxstm32l152_DisableITSource>
}
 80017e0:	bf00      	nop
 80017e2:	3708      	adds	r7, #8
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}

080017e8 <mfxstm32l152_GetInstance>:
  *         and return its index
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t mfxstm32l152_GetInstance(uint16_t DeviceAddr)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b085      	sub	sp, #20
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	4603      	mov	r3, r0
 80017f0:	80fb      	strh	r3, [r7, #6]
  uint8_t idx;

  /* Check all the registered instances */
  for(idx = 0; idx < MFXSTM32L152_MAX_INSTANCE ; idx ++)
 80017f2:	2300      	movs	r3, #0
 80017f4:	73fb      	strb	r3, [r7, #15]
 80017f6:	e00b      	b.n	8001810 <mfxstm32l152_GetInstance+0x28>
  {
    if(mfxstm32l152[idx] == DeviceAddr)
 80017f8:	7bfb      	ldrb	r3, [r7, #15]
 80017fa:	4a0a      	ldr	r2, [pc, #40]	; (8001824 <mfxstm32l152_GetInstance+0x3c>)
 80017fc:	5cd3      	ldrb	r3, [r2, r3]
 80017fe:	b29b      	uxth	r3, r3
 8001800:	88fa      	ldrh	r2, [r7, #6]
 8001802:	429a      	cmp	r2, r3
 8001804:	d101      	bne.n	800180a <mfxstm32l152_GetInstance+0x22>
    {
      return idx;
 8001806:	7bfb      	ldrb	r3, [r7, #15]
 8001808:	e006      	b.n	8001818 <mfxstm32l152_GetInstance+0x30>
  for(idx = 0; idx < MFXSTM32L152_MAX_INSTANCE ; idx ++)
 800180a:	7bfb      	ldrb	r3, [r7, #15]
 800180c:	3301      	adds	r3, #1
 800180e:	73fb      	strb	r3, [r7, #15]
 8001810:	7bfb      	ldrb	r3, [r7, #15]
 8001812:	2b02      	cmp	r3, #2
 8001814:	d9f0      	bls.n	80017f8 <mfxstm32l152_GetInstance+0x10>
    }
  }

  return 0xFF;
 8001816:	23ff      	movs	r3, #255	; 0xff
}
 8001818:	4618      	mov	r0, r3
 800181a:	3714      	adds	r7, #20
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr
 8001824:	2000017c 	.word	0x2000017c

08001828 <mfxstm32l152_ReleaseInstance>:
  * @brief  Release registered device instance
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of released device instance, 0xFF if not.
  */
static uint8_t mfxstm32l152_ReleaseInstance(uint16_t DeviceAddr)
{
 8001828:	b480      	push	{r7}
 800182a:	b085      	sub	sp, #20
 800182c:	af00      	add	r7, sp, #0
 800182e:	4603      	mov	r3, r0
 8001830:	80fb      	strh	r3, [r7, #6]
  uint8_t idx;

  /* Check for all the registered instances */
  for(idx = 0; idx < MFXSTM32L152_MAX_INSTANCE ; idx ++)
 8001832:	2300      	movs	r3, #0
 8001834:	73fb      	strb	r3, [r7, #15]
 8001836:	e00f      	b.n	8001858 <mfxstm32l152_ReleaseInstance+0x30>
  {
    if(mfxstm32l152[idx] == DeviceAddr)
 8001838:	7bfb      	ldrb	r3, [r7, #15]
 800183a:	4a0c      	ldr	r2, [pc, #48]	; (800186c <mfxstm32l152_ReleaseInstance+0x44>)
 800183c:	5cd3      	ldrb	r3, [r2, r3]
 800183e:	b29b      	uxth	r3, r3
 8001840:	88fa      	ldrh	r2, [r7, #6]
 8001842:	429a      	cmp	r2, r3
 8001844:	d105      	bne.n	8001852 <mfxstm32l152_ReleaseInstance+0x2a>
    {
      mfxstm32l152[idx] = 0;
 8001846:	7bfb      	ldrb	r3, [r7, #15]
 8001848:	4a08      	ldr	r2, [pc, #32]	; (800186c <mfxstm32l152_ReleaseInstance+0x44>)
 800184a:	2100      	movs	r1, #0
 800184c:	54d1      	strb	r1, [r2, r3]
      return idx;
 800184e:	7bfb      	ldrb	r3, [r7, #15]
 8001850:	e006      	b.n	8001860 <mfxstm32l152_ReleaseInstance+0x38>
  for(idx = 0; idx < MFXSTM32L152_MAX_INSTANCE ; idx ++)
 8001852:	7bfb      	ldrb	r3, [r7, #15]
 8001854:	3301      	adds	r3, #1
 8001856:	73fb      	strb	r3, [r7, #15]
 8001858:	7bfb      	ldrb	r3, [r7, #15]
 800185a:	2b02      	cmp	r3, #2
 800185c:	d9ec      	bls.n	8001838 <mfxstm32l152_ReleaseInstance+0x10>
    }
  }
  return 0xFF;
 800185e:	23ff      	movs	r3, #255	; 0xff
}
 8001860:	4618      	mov	r0, r3
 8001862:	3714      	adds	r7, #20
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr
 800186c:	2000017c 	.word	0x2000017c

08001870 <mfxstm32l152_reg24_setPinValue>:
  * @param  PinPosition: Pin [0:23]
  * @param  PinValue: 0/1
  * @retval None
  */
void mfxstm32l152_reg24_setPinValue(uint16_t DeviceAddr, uint8_t RegisterAddr, uint32_t PinPosition, uint8_t PinValue )
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b084      	sub	sp, #16
 8001874:	af00      	add	r7, sp, #0
 8001876:	603a      	str	r2, [r7, #0]
 8001878:	461a      	mov	r2, r3
 800187a:	4603      	mov	r3, r0
 800187c:	80fb      	strh	r3, [r7, #6]
 800187e:	460b      	mov	r3, r1
 8001880:	717b      	strb	r3, [r7, #5]
 8001882:	4613      	mov	r3, r2
 8001884:	713b      	strb	r3, [r7, #4]
  uint8_t tmp = 0;
 8001886:	2300      	movs	r3, #0
 8001888:	73fb      	strb	r3, [r7, #15]
  uint8_t pin_0_7, pin_8_15, pin_16_23;

  pin_0_7   = PinPosition & 0x0000ff;
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	73bb      	strb	r3, [r7, #14]
  pin_8_15  = PinPosition >> 8;
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	0a1b      	lsrs	r3, r3, #8
 8001892:	737b      	strb	r3, [r7, #13]
  pin_8_15   = pin_8_15 & 0x00ff;
  pin_16_23 = PinPosition >> 16;
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	0c1b      	lsrs	r3, r3, #16
 8001898:	733b      	strb	r3, [r7, #12]

  if (pin_0_7)
 800189a:	7bbb      	ldrb	r3, [r7, #14]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d01e      	beq.n	80018de <mfxstm32l152_reg24_setPinValue+0x6e>
  {
    /* Get the current register value */
    tmp = MFX_IO_Read(DeviceAddr, RegisterAddr);
 80018a0:	797a      	ldrb	r2, [r7, #5]
 80018a2:	88fb      	ldrh	r3, [r7, #6]
 80018a4:	4611      	mov	r1, r2
 80018a6:	4618      	mov	r0, r3
 80018a8:	f000 ff2e 	bl	8002708 <MFX_IO_Read>
 80018ac:	4603      	mov	r3, r0
 80018ae:	73fb      	strb	r3, [r7, #15]

    /* Set the selected pin direction */
    if (PinValue != 0)
 80018b0:	793b      	ldrb	r3, [r7, #4]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d004      	beq.n	80018c0 <mfxstm32l152_reg24_setPinValue+0x50>
    {
      tmp |= (uint8_t)pin_0_7;
 80018b6:	7bfa      	ldrb	r2, [r7, #15]
 80018b8:	7bbb      	ldrb	r3, [r7, #14]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	73fb      	strb	r3, [r7, #15]
 80018be:	e008      	b.n	80018d2 <mfxstm32l152_reg24_setPinValue+0x62>
    }
    else
    {
      tmp &= ~(uint8_t)pin_0_7;
 80018c0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80018c4:	43db      	mvns	r3, r3
 80018c6:	b25a      	sxtb	r2, r3
 80018c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018cc:	4013      	ands	r3, r2
 80018ce:	b25b      	sxtb	r3, r3
 80018d0:	73fb      	strb	r3, [r7, #15]
    }

    /* Set the new register value */
    MFX_IO_Write(DeviceAddr, RegisterAddr, tmp);
 80018d2:	7bfa      	ldrb	r2, [r7, #15]
 80018d4:	7979      	ldrb	r1, [r7, #5]
 80018d6:	88fb      	ldrh	r3, [r7, #6]
 80018d8:	4618      	mov	r0, r3
 80018da:	f000 ff01 	bl	80026e0 <MFX_IO_Write>
  }

  if (pin_8_15)
 80018de:	7b7b      	ldrb	r3, [r7, #13]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d022      	beq.n	800192a <mfxstm32l152_reg24_setPinValue+0xba>
  {
    /* Get the current register value */
    tmp = MFX_IO_Read(DeviceAddr, RegisterAddr+1);
 80018e4:	797b      	ldrb	r3, [r7, #5]
 80018e6:	3301      	adds	r3, #1
 80018e8:	b2da      	uxtb	r2, r3
 80018ea:	88fb      	ldrh	r3, [r7, #6]
 80018ec:	4611      	mov	r1, r2
 80018ee:	4618      	mov	r0, r3
 80018f0:	f000 ff0a 	bl	8002708 <MFX_IO_Read>
 80018f4:	4603      	mov	r3, r0
 80018f6:	73fb      	strb	r3, [r7, #15]

    /* Set the selected pin direction */
    if (PinValue != 0)
 80018f8:	793b      	ldrb	r3, [r7, #4]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d004      	beq.n	8001908 <mfxstm32l152_reg24_setPinValue+0x98>
    {
      tmp |= (uint8_t)pin_8_15;
 80018fe:	7bfa      	ldrb	r2, [r7, #15]
 8001900:	7b7b      	ldrb	r3, [r7, #13]
 8001902:	4313      	orrs	r3, r2
 8001904:	73fb      	strb	r3, [r7, #15]
 8001906:	e008      	b.n	800191a <mfxstm32l152_reg24_setPinValue+0xaa>
    }
    else
    {
      tmp &= ~(uint8_t)pin_8_15;
 8001908:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800190c:	43db      	mvns	r3, r3
 800190e:	b25a      	sxtb	r2, r3
 8001910:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001914:	4013      	ands	r3, r2
 8001916:	b25b      	sxtb	r3, r3
 8001918:	73fb      	strb	r3, [r7, #15]
    }

    /* Set the new register value */
    MFX_IO_Write(DeviceAddr, RegisterAddr+1, tmp);
 800191a:	797b      	ldrb	r3, [r7, #5]
 800191c:	3301      	adds	r3, #1
 800191e:	b2d9      	uxtb	r1, r3
 8001920:	7bfa      	ldrb	r2, [r7, #15]
 8001922:	88fb      	ldrh	r3, [r7, #6]
 8001924:	4618      	mov	r0, r3
 8001926:	f000 fedb 	bl	80026e0 <MFX_IO_Write>
  }

  if (pin_16_23)
 800192a:	7b3b      	ldrb	r3, [r7, #12]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d022      	beq.n	8001976 <mfxstm32l152_reg24_setPinValue+0x106>
  {
    /* Get the current register value */
    tmp = MFX_IO_Read(DeviceAddr, RegisterAddr+2);
 8001930:	797b      	ldrb	r3, [r7, #5]
 8001932:	3302      	adds	r3, #2
 8001934:	b2da      	uxtb	r2, r3
 8001936:	88fb      	ldrh	r3, [r7, #6]
 8001938:	4611      	mov	r1, r2
 800193a:	4618      	mov	r0, r3
 800193c:	f000 fee4 	bl	8002708 <MFX_IO_Read>
 8001940:	4603      	mov	r3, r0
 8001942:	73fb      	strb	r3, [r7, #15]

    /* Set the selected pin direction */
    if (PinValue != 0)
 8001944:	793b      	ldrb	r3, [r7, #4]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d004      	beq.n	8001954 <mfxstm32l152_reg24_setPinValue+0xe4>
    {
      tmp |= (uint8_t)pin_16_23;
 800194a:	7bfa      	ldrb	r2, [r7, #15]
 800194c:	7b3b      	ldrb	r3, [r7, #12]
 800194e:	4313      	orrs	r3, r2
 8001950:	73fb      	strb	r3, [r7, #15]
 8001952:	e008      	b.n	8001966 <mfxstm32l152_reg24_setPinValue+0xf6>
    }
    else
    {
      tmp &= ~(uint8_t)pin_16_23;
 8001954:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8001958:	43db      	mvns	r3, r3
 800195a:	b25a      	sxtb	r2, r3
 800195c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001960:	4013      	ands	r3, r2
 8001962:	b25b      	sxtb	r3, r3
 8001964:	73fb      	strb	r3, [r7, #15]
    }

    /* Set the new register value */
    MFX_IO_Write(DeviceAddr, RegisterAddr+2, tmp);
 8001966:	797b      	ldrb	r3, [r7, #5]
 8001968:	3302      	adds	r3, #2
 800196a:	b2d9      	uxtb	r1, r3
 800196c:	7bfa      	ldrb	r2, [r7, #15]
 800196e:	88fb      	ldrh	r3, [r7, #6]
 8001970:	4618      	mov	r0, r3
 8001972:	f000 feb5 	bl	80026e0 <MFX_IO_Write>
  }
}
 8001976:	bf00      	nop
 8001978:	3710      	adds	r7, #16
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}

0800197e <ST7789H2_Init>:
  * @brief  Initialize the st7789h2 LCD Component.
  * @param  None
  * @retval None
  */
void ST7789H2_Init(void)
{
 800197e:	b580      	push	{r7, lr}
 8001980:	b084      	sub	sp, #16
 8001982:	af00      	add	r7, sp, #0
  uint8_t   parameter[14];
  
  /* Initialize st7789h2 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8001984:	f000 fff6 	bl	8002974 <LCD_IO_Init>
  /* Sleep In Command */ 
  ST7789H2_WriteReg(ST7789H2_SLEEP_IN, (uint8_t*)NULL, 0); 
 8001988:	2200      	movs	r2, #0
 800198a:	2100      	movs	r1, #0
 800198c:	2010      	movs	r0, #16
 800198e:	f000 f9e4 	bl	8001d5a <ST7789H2_WriteReg>
  /* Wait for 10ms */
  LCD_IO_Delay(10);  
 8001992:	200a      	movs	r0, #10
 8001994:	f001 f815 	bl	80029c2 <LCD_IO_Delay>
  
  /* SW Reset Command */
  ST7789H2_WriteReg(0x01, (uint8_t*)NULL, 0); 
 8001998:	2200      	movs	r2, #0
 800199a:	2100      	movs	r1, #0
 800199c:	2001      	movs	r0, #1
 800199e:	f000 f9dc 	bl	8001d5a <ST7789H2_WriteReg>
  /* Wait for 200ms */
  LCD_IO_Delay(200);
 80019a2:	20c8      	movs	r0, #200	; 0xc8
 80019a4:	f001 f80d 	bl	80029c2 <LCD_IO_Delay>
  
  /* Sleep Out Command */
  ST7789H2_WriteReg(ST7789H2_SLEEP_OUT, (uint8_t*)NULL, 0); 
 80019a8:	2200      	movs	r2, #0
 80019aa:	2100      	movs	r1, #0
 80019ac:	2011      	movs	r0, #17
 80019ae:	f000 f9d4 	bl	8001d5a <ST7789H2_WriteReg>
  /* Wait for 120ms */
  LCD_IO_Delay(120); 
 80019b2:	2078      	movs	r0, #120	; 0x78
 80019b4:	f001 f805 	bl	80029c2 <LCD_IO_Delay>

  /* Normal display for Driver Down side */
  parameter[0] = 0x00;     
 80019b8:	2300      	movs	r3, #0
 80019ba:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_NORMAL_DISPLAY, parameter, 1);
 80019bc:	463b      	mov	r3, r7
 80019be:	2201      	movs	r2, #1
 80019c0:	4619      	mov	r1, r3
 80019c2:	2036      	movs	r0, #54	; 0x36
 80019c4:	f000 f9c9 	bl	8001d5a <ST7789H2_WriteReg>
 
  /* Color mode 16bits/pixel */
  parameter[0] = 0x05;     
 80019c8:	2305      	movs	r3, #5
 80019ca:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_COLOR_MODE, parameter, 1);
 80019cc:	463b      	mov	r3, r7
 80019ce:	2201      	movs	r2, #1
 80019d0:	4619      	mov	r1, r3
 80019d2:	203a      	movs	r0, #58	; 0x3a
 80019d4:	f000 f9c1 	bl	8001d5a <ST7789H2_WriteReg>
  
  /* Display inversion On */
  ST7789H2_WriteReg(ST7789H2_DISPLAY_INVERSION, (uint8_t*)NULL, 0);     
 80019d8:	2200      	movs	r2, #0
 80019da:	2100      	movs	r1, #0
 80019dc:	2021      	movs	r0, #33	; 0x21
 80019de:	f000 f9bc 	bl	8001d5a <ST7789H2_WriteReg>
  
  /* Set Column address CASET */  
  parameter[0] = 0x00;
 80019e2:	2300      	movs	r3, #0
 80019e4:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x00;
 80019e6:	2300      	movs	r3, #0
 80019e8:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x00;
 80019ea:	2300      	movs	r3, #0
 80019ec:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0xEF;
 80019ee:	23ef      	movs	r3, #239	; 0xef
 80019f0:	70fb      	strb	r3, [r7, #3]
  ST7789H2_WriteReg(ST7789H2_CASET, parameter, 4);
 80019f2:	463b      	mov	r3, r7
 80019f4:	2204      	movs	r2, #4
 80019f6:	4619      	mov	r1, r3
 80019f8:	202a      	movs	r0, #42	; 0x2a
 80019fa:	f000 f9ae 	bl	8001d5a <ST7789H2_WriteReg>
  /* Set Row address RASET */  
  parameter[0] = 0x00;
 80019fe:	2300      	movs	r3, #0
 8001a00:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x00;
 8001a02:	2300      	movs	r3, #0
 8001a04:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x00;
 8001a06:	2300      	movs	r3, #0
 8001a08:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0xEF;
 8001a0a:	23ef      	movs	r3, #239	; 0xef
 8001a0c:	70fb      	strb	r3, [r7, #3]
  ST7789H2_WriteReg(ST7789H2_RASET, parameter, 4);
 8001a0e:	463b      	mov	r3, r7
 8001a10:	2204      	movs	r2, #4
 8001a12:	4619      	mov	r1, r3
 8001a14:	202b      	movs	r0, #43	; 0x2b
 8001a16:	f000 f9a0 	bl	8001d5a <ST7789H2_WriteReg>

  /*--------------- ST7789H2 Frame rate setting -------------------------------*/
  /* PORCH control setting */      
  parameter[0] = 0x0C;
 8001a1a:	230c      	movs	r3, #12
 8001a1c:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x0C;
 8001a1e:	230c      	movs	r3, #12
 8001a20:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x00;
 8001a22:	2300      	movs	r3, #0
 8001a24:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0x33;
 8001a26:	2333      	movs	r3, #51	; 0x33
 8001a28:	70fb      	strb	r3, [r7, #3]
  parameter[4] = 0x33; 
 8001a2a:	2333      	movs	r3, #51	; 0x33
 8001a2c:	713b      	strb	r3, [r7, #4]
  ST7789H2_WriteReg(ST7789H2_PORCH_CTRL, parameter, 5);
 8001a2e:	463b      	mov	r3, r7
 8001a30:	2205      	movs	r2, #5
 8001a32:	4619      	mov	r1, r3
 8001a34:	20b2      	movs	r0, #178	; 0xb2
 8001a36:	f000 f990 	bl	8001d5a <ST7789H2_WriteReg>
  
  /* GATE control setting */
  parameter[0] = 0x35; 
 8001a3a:	2335      	movs	r3, #53	; 0x35
 8001a3c:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_GATE_CTRL, parameter, 1);
 8001a3e:	463b      	mov	r3, r7
 8001a40:	2201      	movs	r2, #1
 8001a42:	4619      	mov	r1, r3
 8001a44:	20b7      	movs	r0, #183	; 0xb7
 8001a46:	f000 f988 	bl	8001d5a <ST7789H2_WriteReg>
  
  /*--------------- ST7789H2 Power setting ------------------------------------*/
  /* VCOM setting */ 
  parameter[0] = 0x1F; 
 8001a4a:	231f      	movs	r3, #31
 8001a4c:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_VCOM_SET, parameter, 1); 
 8001a4e:	463b      	mov	r3, r7
 8001a50:	2201      	movs	r2, #1
 8001a52:	4619      	mov	r1, r3
 8001a54:	20bb      	movs	r0, #187	; 0xbb
 8001a56:	f000 f980 	bl	8001d5a <ST7789H2_WriteReg>
  
  /* LCM Control setting */ 
  parameter[0] = 0x2C; 
 8001a5a:	232c      	movs	r3, #44	; 0x2c
 8001a5c:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_LCM_CTRL, parameter, 1);
 8001a5e:	463b      	mov	r3, r7
 8001a60:	2201      	movs	r2, #1
 8001a62:	4619      	mov	r1, r3
 8001a64:	20c0      	movs	r0, #192	; 0xc0
 8001a66:	f000 f978 	bl	8001d5a <ST7789H2_WriteReg>
  
  /* VDV and VRH Command Enable */ 
  parameter[0] = 0x01;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0xC3;
 8001a6e:	23c3      	movs	r3, #195	; 0xc3
 8001a70:	707b      	strb	r3, [r7, #1]
  ST7789H2_WriteReg(ST7789H2_VDV_VRH_EN, parameter, 2);
 8001a72:	463b      	mov	r3, r7
 8001a74:	2202      	movs	r2, #2
 8001a76:	4619      	mov	r1, r3
 8001a78:	20c2      	movs	r0, #194	; 0xc2
 8001a7a:	f000 f96e 	bl	8001d5a <ST7789H2_WriteReg>
  
  /* VDV Set */ 
  parameter[0] = 0x20; 
 8001a7e:	2320      	movs	r3, #32
 8001a80:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_VDV_SET, parameter, 1); 
 8001a82:	463b      	mov	r3, r7
 8001a84:	2201      	movs	r2, #1
 8001a86:	4619      	mov	r1, r3
 8001a88:	20c4      	movs	r0, #196	; 0xc4
 8001a8a:	f000 f966 	bl	8001d5a <ST7789H2_WriteReg>
  
  /* Frame Rate Control in normal mode */ 
  parameter[0] = 0x0F; 
 8001a8e:	230f      	movs	r3, #15
 8001a90:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_FR_CTRL, parameter, 1); 
 8001a92:	463b      	mov	r3, r7
 8001a94:	2201      	movs	r2, #1
 8001a96:	4619      	mov	r1, r3
 8001a98:	20c6      	movs	r0, #198	; 0xc6
 8001a9a:	f000 f95e 	bl	8001d5a <ST7789H2_WriteReg>
  
  /* Power Control */     
  parameter[0] = 0xA4;
 8001a9e:	23a4      	movs	r3, #164	; 0xa4
 8001aa0:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0xA1;
 8001aa2:	23a1      	movs	r3, #161	; 0xa1
 8001aa4:	707b      	strb	r3, [r7, #1]
  ST7789H2_WriteReg(ST7789H2_POWER_CTRL, parameter, 2); 
 8001aa6:	463b      	mov	r3, r7
 8001aa8:	2202      	movs	r2, #2
 8001aaa:	4619      	mov	r1, r3
 8001aac:	20d0      	movs	r0, #208	; 0xd0
 8001aae:	f000 f954 	bl	8001d5a <ST7789H2_WriteReg>
  
  /*--------------- ST7789H2 Gamma setting ------------------------------------*/
  /* Positive Voltage Gamma Control */ 
  parameter[0] = 0xD0;
 8001ab2:	23d0      	movs	r3, #208	; 0xd0
 8001ab4:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x08;
 8001ab6:	2308      	movs	r3, #8
 8001ab8:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x11;
 8001aba:	2311      	movs	r3, #17
 8001abc:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0x08;
 8001abe:	2308      	movs	r3, #8
 8001ac0:	70fb      	strb	r3, [r7, #3]
  parameter[4] = 0x0C;
 8001ac2:	230c      	movs	r3, #12
 8001ac4:	713b      	strb	r3, [r7, #4]
  parameter[5] = 0x15;
 8001ac6:	2315      	movs	r3, #21
 8001ac8:	717b      	strb	r3, [r7, #5]
  parameter[6] = 0x39;
 8001aca:	2339      	movs	r3, #57	; 0x39
 8001acc:	71bb      	strb	r3, [r7, #6]
  parameter[7] = 0x33;
 8001ace:	2333      	movs	r3, #51	; 0x33
 8001ad0:	71fb      	strb	r3, [r7, #7]
  parameter[8] = 0x50;
 8001ad2:	2350      	movs	r3, #80	; 0x50
 8001ad4:	723b      	strb	r3, [r7, #8]
  parameter[9] = 0x36;
 8001ad6:	2336      	movs	r3, #54	; 0x36
 8001ad8:	727b      	strb	r3, [r7, #9]
  parameter[10] = 0x13;
 8001ada:	2313      	movs	r3, #19
 8001adc:	72bb      	strb	r3, [r7, #10]
  parameter[11] = 0x14;
 8001ade:	2314      	movs	r3, #20
 8001ae0:	72fb      	strb	r3, [r7, #11]
  parameter[12] = 0x29;
 8001ae2:	2329      	movs	r3, #41	; 0x29
 8001ae4:	733b      	strb	r3, [r7, #12]
  parameter[13] = 0x2D;
 8001ae6:	232d      	movs	r3, #45	; 0x2d
 8001ae8:	737b      	strb	r3, [r7, #13]
  ST7789H2_WriteReg(ST7789H2_PV_GAMMA_CTRL, parameter, 14); 
 8001aea:	463b      	mov	r3, r7
 8001aec:	220e      	movs	r2, #14
 8001aee:	4619      	mov	r1, r3
 8001af0:	20e0      	movs	r0, #224	; 0xe0
 8001af2:	f000 f932 	bl	8001d5a <ST7789H2_WriteReg>
  
  /* Negative Voltage Gamma Control */     
  parameter[0] = 0xD0;
 8001af6:	23d0      	movs	r3, #208	; 0xd0
 8001af8:	703b      	strb	r3, [r7, #0]
  parameter[1] = 0x08;
 8001afa:	2308      	movs	r3, #8
 8001afc:	707b      	strb	r3, [r7, #1]
  parameter[2] = 0x10;
 8001afe:	2310      	movs	r3, #16
 8001b00:	70bb      	strb	r3, [r7, #2]
  parameter[3] = 0x08;
 8001b02:	2308      	movs	r3, #8
 8001b04:	70fb      	strb	r3, [r7, #3]
  parameter[4] = 0x06;
 8001b06:	2306      	movs	r3, #6
 8001b08:	713b      	strb	r3, [r7, #4]
  parameter[5] = 0x06;
 8001b0a:	2306      	movs	r3, #6
 8001b0c:	717b      	strb	r3, [r7, #5]
  parameter[6] = 0x39;
 8001b0e:	2339      	movs	r3, #57	; 0x39
 8001b10:	71bb      	strb	r3, [r7, #6]
  parameter[7] = 0x44;
 8001b12:	2344      	movs	r3, #68	; 0x44
 8001b14:	71fb      	strb	r3, [r7, #7]
  parameter[8] = 0x51;
 8001b16:	2351      	movs	r3, #81	; 0x51
 8001b18:	723b      	strb	r3, [r7, #8]
  parameter[9] = 0x0B;
 8001b1a:	230b      	movs	r3, #11
 8001b1c:	727b      	strb	r3, [r7, #9]
  parameter[10] = 0x16;
 8001b1e:	2316      	movs	r3, #22
 8001b20:	72bb      	strb	r3, [r7, #10]
  parameter[11] = 0x14;
 8001b22:	2314      	movs	r3, #20
 8001b24:	72fb      	strb	r3, [r7, #11]
  parameter[12] = 0x2F;
 8001b26:	232f      	movs	r3, #47	; 0x2f
 8001b28:	733b      	strb	r3, [r7, #12]
  parameter[13] = 0x31;
 8001b2a:	2331      	movs	r3, #49	; 0x31
 8001b2c:	737b      	strb	r3, [r7, #13]
  ST7789H2_WriteReg(ST7789H2_NV_GAMMA_CTRL, parameter, 14); 
 8001b2e:	463b      	mov	r3, r7
 8001b30:	220e      	movs	r2, #14
 8001b32:	4619      	mov	r1, r3
 8001b34:	20e1      	movs	r0, #225	; 0xe1
 8001b36:	f000 f910 	bl	8001d5a <ST7789H2_WriteReg>
  
  /* Display ON command */
  ST7789H2_DisplayOn();  
 8001b3a:	f000 f847 	bl	8001bcc <ST7789H2_DisplayOn>
  
  /* Tearing Effect Line On: Option (00h:VSYNC Interface OFF, 01h:VSYNC Interface ON) */
  parameter[0] = 0x00;     
 8001b3e:	2300      	movs	r3, #0
 8001b40:	703b      	strb	r3, [r7, #0]
  ST7789H2_WriteReg(ST7789H2_TEARING_EFFECT, parameter, 1);
 8001b42:	463b      	mov	r3, r7
 8001b44:	2201      	movs	r2, #1
 8001b46:	4619      	mov	r1, r3
 8001b48:	2035      	movs	r0, #53	; 0x35
 8001b4a:	f000 f906 	bl	8001d5a <ST7789H2_WriteReg>

}
 8001b4e:	bf00      	nop
 8001b50:	3710      	adds	r7, #16
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}

08001b56 <ST7789H2_SetOrientation>:
  * @param  orientation: ST7789H2_ORIENTATION_PORTRAIT, ST7789H2_ORIENTATION_LANDSCAPE
  *                      or ST7789H2_ORIENTATION_LANDSCAPE_ROT180  
  * @retval None
  */
void ST7789H2_SetOrientation(uint32_t orientation)
{
 8001b56:	b580      	push	{r7, lr}
 8001b58:	b084      	sub	sp, #16
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	6078      	str	r0, [r7, #4]
  uint8_t   parameter[6];

  if(orientation == ST7789H2_ORIENTATION_LANDSCAPE)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d102      	bne.n	8001b6a <ST7789H2_SetOrientation+0x14>
  {
    parameter[0] = 0x00;     
 8001b64:	2300      	movs	r3, #0
 8001b66:	723b      	strb	r3, [r7, #8]
 8001b68:	e025      	b.n	8001bb6 <ST7789H2_SetOrientation+0x60>
  }
  else if(orientation == ST7789H2_ORIENTATION_LANDSCAPE_ROT180)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2b02      	cmp	r3, #2
 8001b6e:	d120      	bne.n	8001bb2 <ST7789H2_SetOrientation+0x5c>
  {
    /* Vertical Scrolling Definition */
    /* TFA describes the Top Fixed Area */
    parameter[0] = 0x00;
 8001b70:	2300      	movs	r3, #0
 8001b72:	723b      	strb	r3, [r7, #8]
    parameter[1] = 0x00;
 8001b74:	2300      	movs	r3, #0
 8001b76:	727b      	strb	r3, [r7, #9]
    /* VSA describes the height of the Vertical Scrolling Area */
    parameter[2] = 0x01;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	72bb      	strb	r3, [r7, #10]
    parameter[3] = 0xF0;
 8001b7c:	23f0      	movs	r3, #240	; 0xf0
 8001b7e:	72fb      	strb	r3, [r7, #11]
    /* BFA describes the Bottom Fixed Area */
    parameter[4] = 0x00;
 8001b80:	2300      	movs	r3, #0
 8001b82:	733b      	strb	r3, [r7, #12]
    parameter[5] = 0x00; 
 8001b84:	2300      	movs	r3, #0
 8001b86:	737b      	strb	r3, [r7, #13]
    ST7789H2_WriteReg(ST7789H2_VSCRDEF, parameter, 6);
 8001b88:	f107 0308 	add.w	r3, r7, #8
 8001b8c:	2206      	movs	r2, #6
 8001b8e:	4619      	mov	r1, r3
 8001b90:	2033      	movs	r0, #51	; 0x33
 8001b92:	f000 f8e2 	bl	8001d5a <ST7789H2_WriteReg>

    /* Vertical Scroll Start Address of RAM */
    /* GRAM row nbr (320) - Display row nbr (240) = 80 = 0x50 */
    parameter[0] = 0x00;
 8001b96:	2300      	movs	r3, #0
 8001b98:	723b      	strb	r3, [r7, #8]
    parameter[1] = 0x50;
 8001b9a:	2350      	movs	r3, #80	; 0x50
 8001b9c:	727b      	strb	r3, [r7, #9]
    ST7789H2_WriteReg(ST7789H2_VSCSAD, parameter, 2);
 8001b9e:	f107 0308 	add.w	r3, r7, #8
 8001ba2:	2202      	movs	r2, #2
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	2037      	movs	r0, #55	; 0x37
 8001ba8:	f000 f8d7 	bl	8001d5a <ST7789H2_WriteReg>
    
    parameter[0] = 0xC0; 
 8001bac:	23c0      	movs	r3, #192	; 0xc0
 8001bae:	723b      	strb	r3, [r7, #8]
 8001bb0:	e001      	b.n	8001bb6 <ST7789H2_SetOrientation+0x60>
  }
  else
  {
    parameter[0] = 0x60;     
 8001bb2:	2360      	movs	r3, #96	; 0x60
 8001bb4:	723b      	strb	r3, [r7, #8]
  }
  ST7789H2_WriteReg(ST7789H2_NORMAL_DISPLAY, parameter, 1);
 8001bb6:	f107 0308 	add.w	r3, r7, #8
 8001bba:	2201      	movs	r2, #1
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	2036      	movs	r0, #54	; 0x36
 8001bc0:	f000 f8cb 	bl	8001d5a <ST7789H2_WriteReg>
}
 8001bc4:	bf00      	nop
 8001bc6:	3710      	adds	r7, #16
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <ST7789H2_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ST7789H2_DisplayOn(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  /* Display ON command */
  ST7789H2_WriteReg(ST7789H2_DISPLAY_ON, (uint8_t*)NULL, 0);
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	2100      	movs	r1, #0
 8001bd4:	2029      	movs	r0, #41	; 0x29
 8001bd6:	f000 f8c0 	bl	8001d5a <ST7789H2_WriteReg>

  /* Sleep Out command */
  ST7789H2_WriteReg(ST7789H2_SLEEP_OUT, (uint8_t*)NULL, 0);
 8001bda:	2200      	movs	r2, #0
 8001bdc:	2100      	movs	r1, #0
 8001bde:	2011      	movs	r0, #17
 8001be0:	f000 f8bb 	bl	8001d5a <ST7789H2_WriteReg>
}
 8001be4:	bf00      	nop
 8001be6:	bd80      	pop	{r7, pc}

08001be8 <ST7789H2_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ST7789H2_DisplayOff(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
  uint8_t   parameter[1];
  parameter[0] = 0xFE;
 8001bee:	23fe      	movs	r3, #254	; 0xfe
 8001bf0:	713b      	strb	r3, [r7, #4]
  /* Display OFF command */
  ST7789H2_WriteReg(ST7789H2_DISPLAY_OFF, parameter, 1);  
 8001bf2:	1d3b      	adds	r3, r7, #4
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	20bd      	movs	r0, #189	; 0xbd
 8001bfa:	f000 f8ae 	bl	8001d5a <ST7789H2_WriteReg>
  /* Sleep In Command */
  ST7789H2_WriteReg(ST7789H2_SLEEP_IN, (uint8_t*)NULL, 0); 
 8001bfe:	2200      	movs	r2, #0
 8001c00:	2100      	movs	r1, #0
 8001c02:	2010      	movs	r0, #16
 8001c04:	f000 f8a9 	bl	8001d5a <ST7789H2_WriteReg>
  /* Wait for 10ms */
  LCD_IO_Delay(10);  
 8001c08:	200a      	movs	r0, #10
 8001c0a:	f000 feda 	bl	80029c2 <LCD_IO_Delay>
}
 8001c0e:	bf00      	nop
 8001c10:	3708      	adds	r7, #8
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}

08001c16 <ST7789H2_GetLcdPixelWidth>:
  * @brief  Get the LCD pixel Width.
  * @param  None
  * @retval The Lcd Pixel Width
  */
uint16_t ST7789H2_GetLcdPixelWidth(void)
{
 8001c16:	b480      	push	{r7}
 8001c18:	af00      	add	r7, sp, #0
 return (uint16_t)ST7789H2_LCD_PIXEL_WIDTH;
 8001c1a:	23f0      	movs	r3, #240	; 0xf0
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr

08001c26 <ST7789H2_GetLcdPixelHeight>:
  * @brief  Get the LCD pixel Height.
  * @param  None
  * @retval The Lcd Pixel Height
  */
uint16_t ST7789H2_GetLcdPixelHeight(void)
{
 8001c26:	b480      	push	{r7}
 8001c28:	af00      	add	r7, sp, #0
 return (uint16_t)ST7789H2_LCD_PIXEL_HEIGHT;
 8001c2a:	23f0      	movs	r3, #240	; 0xf0
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr

08001c36 <ST7789H2_ReadID>:
  * @brief  Get the st7789h2 ID.
  * @param  None
  * @retval The st7789h2 ID 
  */
uint16_t ST7789H2_ReadID(void)
{
 8001c36:	b580      	push	{r7, lr}
 8001c38:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 8001c3a:	f000 fe9b 	bl	8002974 <LCD_IO_Init>
  
  return ST7789H2_ReadReg(ST7789H2_LCD_ID);
 8001c3e:	2004      	movs	r0, #4
 8001c40:	f000 f8ae 	bl	8001da0 <ST7789H2_ReadReg>
 8001c44:	4603      	mov	r3, r0
 8001c46:	b29b      	uxth	r3, r3
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	bd80      	pop	{r7, pc}

08001c4c <ST7789H2_SetCursor>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval None
  */
void ST7789H2_SetCursor(uint16_t Xpos, uint16_t Ypos)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b084      	sub	sp, #16
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	4603      	mov	r3, r0
 8001c54:	460a      	mov	r2, r1
 8001c56:	80fb      	strh	r3, [r7, #6]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	80bb      	strh	r3, [r7, #4]
  uint8_t   parameter[4];
  /* CASET: Comumn Addrses Set */
  parameter[0] = 0x00;     
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	733b      	strb	r3, [r7, #12]
  parameter[1] = 0x00 + Xpos;
 8001c60:	88fb      	ldrh	r3, [r7, #6]
 8001c62:	b2db      	uxtb	r3, r3
 8001c64:	737b      	strb	r3, [r7, #13]
  parameter[2] = 0x00;
 8001c66:	2300      	movs	r3, #0
 8001c68:	73bb      	strb	r3, [r7, #14]
  parameter[3] = 0xEF + Xpos;
 8001c6a:	88fb      	ldrh	r3, [r7, #6]
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	3b11      	subs	r3, #17
 8001c70:	b2db      	uxtb	r3, r3
 8001c72:	73fb      	strb	r3, [r7, #15]
  ST7789H2_WriteReg(ST7789H2_CASET, parameter, 4);
 8001c74:	f107 030c 	add.w	r3, r7, #12
 8001c78:	2204      	movs	r2, #4
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	202a      	movs	r0, #42	; 0x2a
 8001c7e:	f000 f86c 	bl	8001d5a <ST7789H2_WriteReg>
  /* RASET: Row Addrses Set */  
  parameter[0] = 0x00;
 8001c82:	2300      	movs	r3, #0
 8001c84:	733b      	strb	r3, [r7, #12]
  parameter[1] = 0x00 + Ypos;
 8001c86:	88bb      	ldrh	r3, [r7, #4]
 8001c88:	b2db      	uxtb	r3, r3
 8001c8a:	737b      	strb	r3, [r7, #13]
  parameter[2] = 0x00;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	73bb      	strb	r3, [r7, #14]
  parameter[3] = 0xEF + Ypos;
 8001c90:	88bb      	ldrh	r3, [r7, #4]
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	3b11      	subs	r3, #17
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	73fb      	strb	r3, [r7, #15]
  ST7789H2_WriteReg(ST7789H2_RASET, parameter, 4);
 8001c9a:	f107 030c 	add.w	r3, r7, #12
 8001c9e:	2204      	movs	r2, #4
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	202b      	movs	r0, #43	; 0x2b
 8001ca4:	f000 f859 	bl	8001d5a <ST7789H2_WriteReg>
}
 8001ca8:	bf00      	nop
 8001caa:	3710      	adds	r7, #16
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}

08001cb0 <ST7789H2_WritePixel>:
  * @param  Ypos: specifies the Y position.
  * @param  RGBCode: the RGB pixel color in RGB565 format
  * @retval None
  */
void ST7789H2_WritePixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGBCode)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	80fb      	strh	r3, [r7, #6]
 8001cba:	460b      	mov	r3, r1
 8001cbc:	80bb      	strh	r3, [r7, #4]
 8001cbe:	4613      	mov	r3, r2
 8001cc0:	807b      	strh	r3, [r7, #2]
  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 8001cc2:	88ba      	ldrh	r2, [r7, #4]
 8001cc4:	88fb      	ldrh	r3, [r7, #6]
 8001cc6:	4611      	mov	r1, r2
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7ff ffbf 	bl	8001c4c <ST7789H2_SetCursor>

  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 8001cce:	2200      	movs	r2, #0
 8001cd0:	2100      	movs	r1, #0
 8001cd2:	202c      	movs	r0, #44	; 0x2c
 8001cd4:	f000 f841 	bl	8001d5a <ST7789H2_WriteReg>

  /* Write RAM data */
  LCD_IO_WriteData(RGBCode);
 8001cd8:	887b      	ldrh	r3, [r7, #2]
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f000 fe50 	bl	8002980 <LCD_IO_WriteData>
}
 8001ce0:	bf00      	nop
 8001ce2:	3708      	adds	r7, #8
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}

08001ce8 <ST7789H2_ReadPixel>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval The RGB pixel color in RGB565 format
  */
uint16_t ST7789H2_ReadPixel(uint16_t Xpos, uint16_t Ypos)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b086      	sub	sp, #24
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	4603      	mov	r3, r0
 8001cf0:	460a      	mov	r2, r1
 8001cf2:	80fb      	strh	r3, [r7, #6]
 8001cf4:	4613      	mov	r3, r2
 8001cf6:	80bb      	strh	r3, [r7, #4]
  ST7789H2_Rgb888 rgb888;
  uint8_t          r, g, b;
  uint16_t         rgb565;

  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 8001cf8:	88ba      	ldrh	r2, [r7, #4]
 8001cfa:	88fb      	ldrh	r3, [r7, #6]
 8001cfc:	4611      	mov	r1, r2
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f7ff ffa4 	bl	8001c4c <ST7789H2_SetCursor>
  
  /* Read RGB888 data from LCD RAM */
  rgb888 = ST7789H2_ReadPixel_rgb888(Xpos, Ypos);
 8001d04:	88ba      	ldrh	r2, [r7, #4]
 8001d06:	88fb      	ldrh	r3, [r7, #6]
 8001d08:	4611      	mov	r1, r2
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f000 f9c0 	bl	8002090 <ST7789H2_ReadPixel_rgb888>
 8001d10:	4603      	mov	r3, r0
 8001d12:	461a      	mov	r2, r3
 8001d14:	733a      	strb	r2, [r7, #12]
 8001d16:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8001d1a:	737a      	strb	r2, [r7, #13]
 8001d1c:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8001d20:	73bb      	strb	r3, [r7, #14]
  
  /* Convert RGB888 to RGB565 */
  r = ((rgb888.red & 0xF8) >> 3);    /* Extract the red component 5 most significant bits */
 8001d22:	7b3b      	ldrb	r3, [r7, #12]
 8001d24:	08db      	lsrs	r3, r3, #3
 8001d26:	75fb      	strb	r3, [r7, #23]
  g = ((rgb888.green & 0xFC) >> 2);  /* Extract the green component 6 most significant bits */
 8001d28:	7b7b      	ldrb	r3, [r7, #13]
 8001d2a:	089b      	lsrs	r3, r3, #2
 8001d2c:	75bb      	strb	r3, [r7, #22]
  b = ((rgb888.blue & 0xF8) >> 3);   /* Extract the blue component 5 most significant bits */
 8001d2e:	7bbb      	ldrb	r3, [r7, #14]
 8001d30:	08db      	lsrs	r3, r3, #3
 8001d32:	757b      	strb	r3, [r7, #21]

  rgb565 = ((uint16_t)(r) << 11) + ((uint16_t)(g) << 5) + ((uint16_t)(b) << 0);
 8001d34:	7dfb      	ldrb	r3, [r7, #23]
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	02db      	lsls	r3, r3, #11
 8001d3a:	b29a      	uxth	r2, r3
 8001d3c:	7dbb      	ldrb	r3, [r7, #22]
 8001d3e:	b29b      	uxth	r3, r3
 8001d40:	015b      	lsls	r3, r3, #5
 8001d42:	b29b      	uxth	r3, r3
 8001d44:	4413      	add	r3, r2
 8001d46:	b29a      	uxth	r2, r3
 8001d48:	7d7b      	ldrb	r3, [r7, #21]
 8001d4a:	b29b      	uxth	r3, r3
 8001d4c:	4413      	add	r3, r2
 8001d4e:	827b      	strh	r3, [r7, #18]
  
  return (rgb565);
 8001d50:	8a7b      	ldrh	r3, [r7, #18]
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3718      	adds	r7, #24
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}

08001d5a <ST7789H2_WriteReg>:
  * @param  Parameters: pointer on parameters value (if command uses one or several parameters).
  * @param  NbParameters: number of command parameters (0 if no parameter)
  * @retval None
  */
void ST7789H2_WriteReg(uint8_t Command, uint8_t *Parameters, uint8_t NbParameters)
{
 8001d5a:	b580      	push	{r7, lr}
 8001d5c:	b084      	sub	sp, #16
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	4603      	mov	r3, r0
 8001d62:	6039      	str	r1, [r7, #0]
 8001d64:	71fb      	strb	r3, [r7, #7]
 8001d66:	4613      	mov	r3, r2
 8001d68:	71bb      	strb	r3, [r7, #6]
  uint8_t   i;

  /* Send command */
  LCD_IO_WriteReg(Command);
 8001d6a:	79fb      	ldrb	r3, [r7, #7]
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f000 fe14 	bl	800299a <LCD_IO_WriteReg>
  
  /* Send command's parameters if any */
  for (i=0; i<NbParameters; i++)
 8001d72:	2300      	movs	r3, #0
 8001d74:	73fb      	strb	r3, [r7, #15]
 8001d76:	e00a      	b.n	8001d8e <ST7789H2_WriteReg+0x34>
  {
    LCD_IO_WriteData(Parameters[i]);
 8001d78:	7bfb      	ldrb	r3, [r7, #15]
 8001d7a:	683a      	ldr	r2, [r7, #0]
 8001d7c:	4413      	add	r3, r2
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	4618      	mov	r0, r3
 8001d84:	f000 fdfc 	bl	8002980 <LCD_IO_WriteData>
  for (i=0; i<NbParameters; i++)
 8001d88:	7bfb      	ldrb	r3, [r7, #15]
 8001d8a:	3301      	adds	r3, #1
 8001d8c:	73fb      	strb	r3, [r7, #15]
 8001d8e:	7bfa      	ldrb	r2, [r7, #15]
 8001d90:	79bb      	ldrb	r3, [r7, #6]
 8001d92:	429a      	cmp	r2, r3
 8001d94:	d3f0      	bcc.n	8001d78 <ST7789H2_WriteReg+0x1e>
  }
}
 8001d96:	bf00      	nop
 8001d98:	bf00      	nop
 8001d9a:	3710      	adds	r7, #16
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}

08001da0 <ST7789H2_ReadReg>:
  * @brief  Reads the selected LCD Register.
  * @param  Command: command value (or register address as named in st7789h2 doc).
  * @retval Register Value.
  */
uint8_t ST7789H2_ReadReg(uint8_t Command)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	4603      	mov	r3, r0
 8001da8:	71fb      	strb	r3, [r7, #7]
  /* Send command */
  LCD_IO_WriteReg(Command);
 8001daa:	79fb      	ldrb	r3, [r7, #7]
 8001dac:	4618      	mov	r0, r3
 8001dae:	f000 fdf4 	bl	800299a <LCD_IO_WriteReg>

  /* Read dummy data */
  LCD_IO_ReadData();
 8001db2:	f000 fdff 	bl	80029b4 <LCD_IO_ReadData>
  
  /* Read register value */
  return (LCD_IO_ReadData());
 8001db6:	f000 fdfd 	bl	80029b4 <LCD_IO_ReadData>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	b2db      	uxtb	r3, r3
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	3708      	adds	r7, #8
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
	...

08001dc8 <ST7789H2_SetDisplayWindow>:
  * @param  Height: display window height.
  * @param  Width:  display window width.
  * @retval None
  */
void ST7789H2_SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8001dc8:	b490      	push	{r4, r7}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	4604      	mov	r4, r0
 8001dd0:	4608      	mov	r0, r1
 8001dd2:	4611      	mov	r1, r2
 8001dd4:	461a      	mov	r2, r3
 8001dd6:	4623      	mov	r3, r4
 8001dd8:	80fb      	strh	r3, [r7, #6]
 8001dda:	4603      	mov	r3, r0
 8001ddc:	80bb      	strh	r3, [r7, #4]
 8001dde:	460b      	mov	r3, r1
 8001de0:	807b      	strh	r3, [r7, #2]
 8001de2:	4613      	mov	r3, r2
 8001de4:	803b      	strh	r3, [r7, #0]
  if (Xpos < ST7789H2_LCD_PIXEL_WIDTH)
 8001de6:	88fb      	ldrh	r3, [r7, #6]
 8001de8:	2bef      	cmp	r3, #239	; 0xef
 8001dea:	d803      	bhi.n	8001df4 <ST7789H2_SetDisplayWindow+0x2c>
  {
    WindowsXstart = Xpos;
 8001dec:	4a1b      	ldr	r2, [pc, #108]	; (8001e5c <ST7789H2_SetDisplayWindow+0x94>)
 8001dee:	88fb      	ldrh	r3, [r7, #6]
 8001df0:	8013      	strh	r3, [r2, #0]
 8001df2:	e002      	b.n	8001dfa <ST7789H2_SetDisplayWindow+0x32>
  }
  else
  {
    WindowsXstart = 0;
 8001df4:	4b19      	ldr	r3, [pc, #100]	; (8001e5c <ST7789H2_SetDisplayWindow+0x94>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	801a      	strh	r2, [r3, #0]
  }

  if (Ypos < ST7789H2_LCD_PIXEL_HEIGHT)
 8001dfa:	88bb      	ldrh	r3, [r7, #4]
 8001dfc:	2bef      	cmp	r3, #239	; 0xef
 8001dfe:	d803      	bhi.n	8001e08 <ST7789H2_SetDisplayWindow+0x40>
  {
    WindowsYstart = Ypos;
 8001e00:	4a17      	ldr	r2, [pc, #92]	; (8001e60 <ST7789H2_SetDisplayWindow+0x98>)
 8001e02:	88bb      	ldrh	r3, [r7, #4]
 8001e04:	8013      	strh	r3, [r2, #0]
 8001e06:	e002      	b.n	8001e0e <ST7789H2_SetDisplayWindow+0x46>
  }
  else
  {
    WindowsYstart = 0;
 8001e08:	4b15      	ldr	r3, [pc, #84]	; (8001e60 <ST7789H2_SetDisplayWindow+0x98>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	801a      	strh	r2, [r3, #0]
  }

  if (Width  + Xpos <= ST7789H2_LCD_PIXEL_WIDTH)
 8001e0e:	887a      	ldrh	r2, [r7, #2]
 8001e10:	88fb      	ldrh	r3, [r7, #6]
 8001e12:	4413      	add	r3, r2
 8001e14:	2bf0      	cmp	r3, #240	; 0xf0
 8001e16:	dc08      	bgt.n	8001e2a <ST7789H2_SetDisplayWindow+0x62>
  {
    WindowsXend = Width  + Xpos - 1;
 8001e18:	887a      	ldrh	r2, [r7, #2]
 8001e1a:	88fb      	ldrh	r3, [r7, #6]
 8001e1c:	4413      	add	r3, r2
 8001e1e:	b29b      	uxth	r3, r3
 8001e20:	3b01      	subs	r3, #1
 8001e22:	b29a      	uxth	r2, r3
 8001e24:	4b0f      	ldr	r3, [pc, #60]	; (8001e64 <ST7789H2_SetDisplayWindow+0x9c>)
 8001e26:	801a      	strh	r2, [r3, #0]
 8001e28:	e002      	b.n	8001e30 <ST7789H2_SetDisplayWindow+0x68>
  }
  else
  {
    WindowsXend = ST7789H2_LCD_PIXEL_WIDTH - 1;
 8001e2a:	4b0e      	ldr	r3, [pc, #56]	; (8001e64 <ST7789H2_SetDisplayWindow+0x9c>)
 8001e2c:	22ef      	movs	r2, #239	; 0xef
 8001e2e:	801a      	strh	r2, [r3, #0]
  }

  if (Height + Ypos <= ST7789H2_LCD_PIXEL_HEIGHT)
 8001e30:	883a      	ldrh	r2, [r7, #0]
 8001e32:	88bb      	ldrh	r3, [r7, #4]
 8001e34:	4413      	add	r3, r2
 8001e36:	2bf0      	cmp	r3, #240	; 0xf0
 8001e38:	dc08      	bgt.n	8001e4c <ST7789H2_SetDisplayWindow+0x84>
  {
    WindowsYend = Height + Ypos - 1;
 8001e3a:	883a      	ldrh	r2, [r7, #0]
 8001e3c:	88bb      	ldrh	r3, [r7, #4]
 8001e3e:	4413      	add	r3, r2
 8001e40:	b29b      	uxth	r3, r3
 8001e42:	3b01      	subs	r3, #1
 8001e44:	b29a      	uxth	r2, r3
 8001e46:	4b08      	ldr	r3, [pc, #32]	; (8001e68 <ST7789H2_SetDisplayWindow+0xa0>)
 8001e48:	801a      	strh	r2, [r3, #0]
  }
  else
  {
    WindowsYend = ST7789H2_LCD_PIXEL_HEIGHT-1;
  }
}
 8001e4a:	e002      	b.n	8001e52 <ST7789H2_SetDisplayWindow+0x8a>
    WindowsYend = ST7789H2_LCD_PIXEL_HEIGHT-1;
 8001e4c:	4b06      	ldr	r3, [pc, #24]	; (8001e68 <ST7789H2_SetDisplayWindow+0xa0>)
 8001e4e:	22ef      	movs	r2, #239	; 0xef
 8001e50:	801a      	strh	r2, [r3, #0]
}
 8001e52:	bf00      	nop
 8001e54:	3708      	adds	r7, #8
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bc90      	pop	{r4, r7}
 8001e5a:	4770      	bx	lr
 8001e5c:	20000180 	.word	0x20000180
 8001e60:	20000182 	.word	0x20000182
 8001e64:	200000b0 	.word	0x200000b0
 8001e68:	200000b2 	.word	0x200000b2

08001e6c <ST7789H2_DrawHLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.  
  * @retval None
  */
void ST7789H2_DrawHLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8001e6c:	b590      	push	{r4, r7, lr}
 8001e6e:	b085      	sub	sp, #20
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	4604      	mov	r4, r0
 8001e74:	4608      	mov	r0, r1
 8001e76:	4611      	mov	r1, r2
 8001e78:	461a      	mov	r2, r3
 8001e7a:	4623      	mov	r3, r4
 8001e7c:	80fb      	strh	r3, [r7, #6]
 8001e7e:	4603      	mov	r3, r0
 8001e80:	80bb      	strh	r3, [r7, #4]
 8001e82:	460b      	mov	r3, r1
 8001e84:	807b      	strh	r3, [r7, #2]
 8001e86:	4613      	mov	r3, r2
 8001e88:	803b      	strh	r3, [r7, #0]
  uint16_t counter;
  
  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos); 
 8001e8a:	887a      	ldrh	r2, [r7, #2]
 8001e8c:	88bb      	ldrh	r3, [r7, #4]
 8001e8e:	4611      	mov	r1, r2
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7ff fedb 	bl	8001c4c <ST7789H2_SetCursor>
  
  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 8001e96:	2200      	movs	r2, #0
 8001e98:	2100      	movs	r1, #0
 8001e9a:	202c      	movs	r0, #44	; 0x2c
 8001e9c:	f7ff ff5d 	bl	8001d5a <ST7789H2_WriteReg>
  
  /* Sent a complete line */
  for(counter = 0; counter < Length; counter++)
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	81fb      	strh	r3, [r7, #14]
 8001ea4:	e006      	b.n	8001eb4 <ST7789H2_DrawHLine+0x48>
  {
    LCD_IO_WriteData(RGBCode);
 8001ea6:	88fb      	ldrh	r3, [r7, #6]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f000 fd69 	bl	8002980 <LCD_IO_WriteData>
  for(counter = 0; counter < Length; counter++)
 8001eae:	89fb      	ldrh	r3, [r7, #14]
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	81fb      	strh	r3, [r7, #14]
 8001eb4:	89fa      	ldrh	r2, [r7, #14]
 8001eb6:	883b      	ldrh	r3, [r7, #0]
 8001eb8:	429a      	cmp	r2, r3
 8001eba:	d3f4      	bcc.n	8001ea6 <ST7789H2_DrawHLine+0x3a>
  }  
}
 8001ebc:	bf00      	nop
 8001ebe:	bf00      	nop
 8001ec0:	3714      	adds	r7, #20
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd90      	pop	{r4, r7, pc}

08001ec6 <ST7789H2_DrawVLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.  
  * @retval None
  */
void ST7789H2_DrawVLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8001ec6:	b590      	push	{r4, r7, lr}
 8001ec8:	b085      	sub	sp, #20
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	4604      	mov	r4, r0
 8001ece:	4608      	mov	r0, r1
 8001ed0:	4611      	mov	r1, r2
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	4623      	mov	r3, r4
 8001ed6:	80fb      	strh	r3, [r7, #6]
 8001ed8:	4603      	mov	r3, r0
 8001eda:	80bb      	strh	r3, [r7, #4]
 8001edc:	460b      	mov	r3, r1
 8001ede:	807b      	strh	r3, [r7, #2]
 8001ee0:	4613      	mov	r3, r2
 8001ee2:	803b      	strh	r3, [r7, #0]
  uint16_t counter;

  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 8001ee4:	887a      	ldrh	r2, [r7, #2]
 8001ee6:	88bb      	ldrh	r3, [r7, #4]
 8001ee8:	4611      	mov	r1, r2
 8001eea:	4618      	mov	r0, r3
 8001eec:	f7ff feae 	bl	8001c4c <ST7789H2_SetCursor>
  
  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	2100      	movs	r1, #0
 8001ef4:	202c      	movs	r0, #44	; 0x2c
 8001ef6:	f7ff ff30 	bl	8001d5a <ST7789H2_WriteReg>

  /* Fill a complete vertical line */
  for(counter = 0; counter < Length; counter++)
 8001efa:	2300      	movs	r3, #0
 8001efc:	81fb      	strh	r3, [r7, #14]
 8001efe:	e00b      	b.n	8001f18 <ST7789H2_DrawVLine+0x52>
  {
    ST7789H2_WritePixel(Xpos, Ypos + counter, RGBCode);
 8001f00:	887a      	ldrh	r2, [r7, #2]
 8001f02:	89fb      	ldrh	r3, [r7, #14]
 8001f04:	4413      	add	r3, r2
 8001f06:	b299      	uxth	r1, r3
 8001f08:	88fa      	ldrh	r2, [r7, #6]
 8001f0a:	88bb      	ldrh	r3, [r7, #4]
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f7ff fecf 	bl	8001cb0 <ST7789H2_WritePixel>
  for(counter = 0; counter < Length; counter++)
 8001f12:	89fb      	ldrh	r3, [r7, #14]
 8001f14:	3301      	adds	r3, #1
 8001f16:	81fb      	strh	r3, [r7, #14]
 8001f18:	89fa      	ldrh	r2, [r7, #14]
 8001f1a:	883b      	ldrh	r3, [r7, #0]
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d3ef      	bcc.n	8001f00 <ST7789H2_DrawVLine+0x3a>
  }
}
 8001f20:	bf00      	nop
 8001f22:	bf00      	nop
 8001f24:	3714      	adds	r7, #20
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd90      	pop	{r4, r7, pc}
	...

08001f2c <ST7789H2_DrawBitmap>:
  * @param  Xpos: Bmp X position in the LCD
  * @param  Ypos: Bmp Y position in the LCD    
  * @retval None
  */
void ST7789H2_DrawBitmap(uint16_t Xpos, uint16_t Ypos, uint8_t *pbmp)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b088      	sub	sp, #32
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	4603      	mov	r3, r0
 8001f34:	603a      	str	r2, [r7, #0]
 8001f36:	80fb      	strh	r3, [r7, #6]
 8001f38:	460b      	mov	r3, r1
 8001f3a:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, size = 0;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	617b      	str	r3, [r7, #20]
 8001f40:	2300      	movs	r3, #0
 8001f42:	613b      	str	r3, [r7, #16]
  uint32_t posY;
  uint32_t nb_line = 0;
 8001f44:	2300      	movs	r3, #0
 8001f46:	61bb      	str	r3, [r7, #24]
  uint16_t Xsize = WindowsXend - WindowsXstart + 1;
 8001f48:	4b30      	ldr	r3, [pc, #192]	; (800200c <ST7789H2_DrawBitmap+0xe0>)
 8001f4a:	881a      	ldrh	r2, [r3, #0]
 8001f4c:	4b30      	ldr	r3, [pc, #192]	; (8002010 <ST7789H2_DrawBitmap+0xe4>)
 8001f4e:	881b      	ldrh	r3, [r3, #0]
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	b29b      	uxth	r3, r3
 8001f54:	3301      	adds	r3, #1
 8001f56:	81fb      	strh	r3, [r7, #14]
  uint16_t Ysize = WindowsYend - WindowsYstart + 1;
 8001f58:	4b2e      	ldr	r3, [pc, #184]	; (8002014 <ST7789H2_DrawBitmap+0xe8>)
 8001f5a:	881a      	ldrh	r2, [r3, #0]
 8001f5c:	4b2e      	ldr	r3, [pc, #184]	; (8002018 <ST7789H2_DrawBitmap+0xec>)
 8001f5e:	881b      	ldrh	r3, [r3, #0]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	b29b      	uxth	r3, r3
 8001f64:	3301      	adds	r3, #1
 8001f66:	81bb      	strh	r3, [r7, #12]

  /* Read bitmap size */
  size = *(volatile uint16_t *) (pbmp + 2);
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	3302      	adds	r3, #2
 8001f6c:	881b      	ldrh	r3, [r3, #0]
 8001f6e:	b29b      	uxth	r3, r3
 8001f70:	613b      	str	r3, [r7, #16]
  size |= (*(volatile uint16_t *) (pbmp + 4)) << 16;
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	3304      	adds	r3, #4
 8001f76:	881b      	ldrh	r3, [r3, #0]
 8001f78:	b29b      	uxth	r3, r3
 8001f7a:	041b      	lsls	r3, r3, #16
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	613b      	str	r3, [r7, #16]
  /* Get bitmap data address offset */
  index = *(volatile uint16_t *) (pbmp + 10);
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	330a      	adds	r3, #10
 8001f88:	881b      	ldrh	r3, [r3, #0]
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	617b      	str	r3, [r7, #20]
  index |= (*(volatile uint16_t *) (pbmp + 12)) << 16;
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	330c      	adds	r3, #12
 8001f92:	881b      	ldrh	r3, [r3, #0]
 8001f94:	b29b      	uxth	r3, r3
 8001f96:	041b      	lsls	r3, r3, #16
 8001f98:	461a      	mov	r2, r3
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	617b      	str	r3, [r7, #20]
  size = (size - index)/2;
 8001fa0:	693a      	ldr	r2, [r7, #16]
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	085b      	lsrs	r3, r3, #1
 8001fa8:	613b      	str	r3, [r7, #16]
  pbmp += index;
 8001faa:	683a      	ldr	r2, [r7, #0]
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	4413      	add	r3, r2
 8001fb0:	603b      	str	r3, [r7, #0]

  for (posY = (Ypos + Ysize); posY > Ypos; posY--)  /* In BMP files the line order is inverted */
 8001fb2:	88ba      	ldrh	r2, [r7, #4]
 8001fb4:	89bb      	ldrh	r3, [r7, #12]
 8001fb6:	4413      	add	r3, r2
 8001fb8:	61fb      	str	r3, [r7, #28]
 8001fba:	e01d      	b.n	8001ff8 <ST7789H2_DrawBitmap+0xcc>
  {
    /* Set Cursor */
    ST7789H2_SetCursor(Xpos, posY - 1);
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	b29b      	uxth	r3, r3
 8001fc0:	3b01      	subs	r3, #1
 8001fc2:	b29a      	uxth	r2, r3
 8001fc4:	88fb      	ldrh	r3, [r7, #6]
 8001fc6:	4611      	mov	r1, r2
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f7ff fe3f 	bl	8001c4c <ST7789H2_SetCursor>

    /* Draw one line of the picture */
    ST7789H2_DrawRGBHLine(Xpos, posY - 1, Xsize, (pbmp + (nb_line * Xsize * 2)));
 8001fce:	69fb      	ldr	r3, [r7, #28]
 8001fd0:	b29b      	uxth	r3, r3
 8001fd2:	3b01      	subs	r3, #1
 8001fd4:	b299      	uxth	r1, r3
 8001fd6:	89fb      	ldrh	r3, [r7, #14]
 8001fd8:	69ba      	ldr	r2, [r7, #24]
 8001fda:	fb02 f303 	mul.w	r3, r2, r3
 8001fde:	005b      	lsls	r3, r3, #1
 8001fe0:	683a      	ldr	r2, [r7, #0]
 8001fe2:	4413      	add	r3, r2
 8001fe4:	89fa      	ldrh	r2, [r7, #14]
 8001fe6:	88f8      	ldrh	r0, [r7, #6]
 8001fe8:	f000 f89c 	bl	8002124 <ST7789H2_DrawRGBHLine>
    nb_line++;
 8001fec:	69bb      	ldr	r3, [r7, #24]
 8001fee:	3301      	adds	r3, #1
 8001ff0:	61bb      	str	r3, [r7, #24]
  for (posY = (Ypos + Ysize); posY > Ypos; posY--)  /* In BMP files the line order is inverted */
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	3b01      	subs	r3, #1
 8001ff6:	61fb      	str	r3, [r7, #28]
 8001ff8:	88bb      	ldrh	r3, [r7, #4]
 8001ffa:	69fa      	ldr	r2, [r7, #28]
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d8dd      	bhi.n	8001fbc <ST7789H2_DrawBitmap+0x90>
  }
}
 8002000:	bf00      	nop
 8002002:	bf00      	nop
 8002004:	3720      	adds	r7, #32
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	200000b0 	.word	0x200000b0
 8002010:	20000180 	.word	0x20000180
 8002014:	200000b2 	.word	0x200000b2
 8002018:	20000182 	.word	0x20000182

0800201c <ST7789H2_DrawRGBImage>:
  * @param  Xsize: Image X size in the LCD
  * @param  Ysize: Image Y size in the LCD
  * @retval None
  */
void ST7789H2_DrawRGBImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint8_t *pdata)
{
 800201c:	b590      	push	{r4, r7, lr}
 800201e:	b085      	sub	sp, #20
 8002020:	af00      	add	r7, sp, #0
 8002022:	4604      	mov	r4, r0
 8002024:	4608      	mov	r0, r1
 8002026:	4611      	mov	r1, r2
 8002028:	461a      	mov	r2, r3
 800202a:	4623      	mov	r3, r4
 800202c:	80fb      	strh	r3, [r7, #6]
 800202e:	4603      	mov	r3, r0
 8002030:	80bb      	strh	r3, [r7, #4]
 8002032:	460b      	mov	r3, r1
 8002034:	807b      	strh	r3, [r7, #2]
 8002036:	4613      	mov	r3, r2
 8002038:	803b      	strh	r3, [r7, #0]
  uint32_t posY;
  uint32_t nb_line = 0;
 800203a:	2300      	movs	r3, #0
 800203c:	60bb      	str	r3, [r7, #8]

  for (posY = Ypos; posY < (Ypos + Ysize); posY ++)
 800203e:	88bb      	ldrh	r3, [r7, #4]
 8002040:	60fb      	str	r3, [r7, #12]
 8002042:	e019      	b.n	8002078 <ST7789H2_DrawRGBImage+0x5c>
  {
    /* Set Cursor */
    ST7789H2_SetCursor(Xpos, posY);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	b29a      	uxth	r2, r3
 8002048:	88fb      	ldrh	r3, [r7, #6]
 800204a:	4611      	mov	r1, r2
 800204c:	4618      	mov	r0, r3
 800204e:	f7ff fdfd 	bl	8001c4c <ST7789H2_SetCursor>

    /* Draw one line of the picture */
    ST7789H2_DrawRGBHLine(Xpos, posY, Xsize, (pdata + (nb_line * Xsize * 2)));
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	b299      	uxth	r1, r3
 8002056:	887b      	ldrh	r3, [r7, #2]
 8002058:	68ba      	ldr	r2, [r7, #8]
 800205a:	fb02 f303 	mul.w	r3, r2, r3
 800205e:	005b      	lsls	r3, r3, #1
 8002060:	6a3a      	ldr	r2, [r7, #32]
 8002062:	4413      	add	r3, r2
 8002064:	887a      	ldrh	r2, [r7, #2]
 8002066:	88f8      	ldrh	r0, [r7, #6]
 8002068:	f000 f85c 	bl	8002124 <ST7789H2_DrawRGBHLine>
    nb_line++;
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	3301      	adds	r3, #1
 8002070:	60bb      	str	r3, [r7, #8]
  for (posY = Ypos; posY < (Ypos + Ysize); posY ++)
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	3301      	adds	r3, #1
 8002076:	60fb      	str	r3, [r7, #12]
 8002078:	88ba      	ldrh	r2, [r7, #4]
 800207a:	883b      	ldrh	r3, [r7, #0]
 800207c:	4413      	add	r3, r2
 800207e:	461a      	mov	r2, r3
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	4293      	cmp	r3, r2
 8002084:	d3de      	bcc.n	8002044 <ST7789H2_DrawRGBImage+0x28>
  }
}
 8002086:	bf00      	nop
 8002088:	bf00      	nop
 800208a:	3714      	adds	r7, #20
 800208c:	46bd      	mov	sp, r7
 800208e:	bd90      	pop	{r4, r7, pc}

08002090 <ST7789H2_ReadPixel_rgb888>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval Each RGB pixel color components in a structure
  */
static ST7789H2_Rgb888 ST7789H2_ReadPixel_rgb888(uint16_t Xpos, uint16_t Ypos)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b086      	sub	sp, #24
 8002094:	af00      	add	r7, sp, #0
 8002096:	4603      	mov	r3, r0
 8002098:	460a      	mov	r2, r1
 800209a:	80fb      	strh	r3, [r7, #6]
 800209c:	4613      	mov	r3, r2
 800209e:	80bb      	strh	r3, [r7, #4]
   * address 1 :    blue pixel 0    X  X  |     red pixel 1   X  X
   * address 2 :   green pixel 1    X  X  |    blue pixel 1   X  X
   */

  /* Set Cursor */
  ST7789H2_SetCursor(Xpos, Ypos);
 80020a0:	88ba      	ldrh	r2, [r7, #4]
 80020a2:	88fb      	ldrh	r3, [r7, #6]
 80020a4:	4611      	mov	r1, r2
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7ff fdd0 	bl	8001c4c <ST7789H2_SetCursor>
  /* Prepare to read LCD RAM */
  ST7789H2_WriteReg(ST7789H2_READ_RAM, (uint8_t*)NULL, 0);   /* RAM read data command */
 80020ac:	2200      	movs	r2, #0
 80020ae:	2100      	movs	r1, #0
 80020b0:	202e      	movs	r0, #46	; 0x2e
 80020b2:	f7ff fe52 	bl	8001d5a <ST7789H2_WriteReg>
  /* Dummy read */
  LCD_IO_ReadData();
 80020b6:	f000 fc7d 	bl	80029b4 <LCD_IO_ReadData>
  /* Read first part of the RGB888 data */
  rgb888_part1 = LCD_IO_ReadData();
 80020ba:	f000 fc7b 	bl	80029b4 <LCD_IO_ReadData>
 80020be:	4603      	mov	r3, r0
 80020c0:	82fb      	strh	r3, [r7, #22]
  /* Read first part of the RGB888 data */
  rgb888_part2 = LCD_IO_ReadData();
 80020c2:	f000 fc77 	bl	80029b4 <LCD_IO_ReadData>
 80020c6:	4603      	mov	r3, r0
 80020c8:	82bb      	strh	r3, [r7, #20]

  /* red component */
  rgb888.red   = (rgb888_part1 & 0xFC00) >> 8;
 80020ca:	8afb      	ldrh	r3, [r7, #22]
 80020cc:	121b      	asrs	r3, r3, #8
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	f023 0303 	bic.w	r3, r3, #3
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	733b      	strb	r3, [r7, #12]
  /* green component */
  rgb888.green = (rgb888_part1 & 0x00FC) >> 0;
 80020d8:	8afb      	ldrh	r3, [r7, #22]
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	f023 0303 	bic.w	r3, r3, #3
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	737b      	strb	r3, [r7, #13]
  /* blue component */
  rgb888.blue  = (rgb888_part2 & 0xFC00) >> 8;
 80020e4:	8abb      	ldrh	r3, [r7, #20]
 80020e6:	121b      	asrs	r3, r3, #8
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	f023 0303 	bic.w	r3, r3, #3
 80020ee:	b2db      	uxtb	r3, r3
 80020f0:	73bb      	strb	r3, [r7, #14]

  return rgb888;
 80020f2:	f107 0310 	add.w	r3, r7, #16
 80020f6:	f107 020c 	add.w	r2, r7, #12
 80020fa:	6812      	ldr	r2, [r2, #0]
 80020fc:	4611      	mov	r1, r2
 80020fe:	8019      	strh	r1, [r3, #0]
 8002100:	3302      	adds	r3, #2
 8002102:	0c12      	lsrs	r2, r2, #16
 8002104:	701a      	strb	r2, [r3, #0]
 8002106:	2300      	movs	r3, #0
 8002108:	7c3a      	ldrb	r2, [r7, #16]
 800210a:	f362 0307 	bfi	r3, r2, #0, #8
 800210e:	7c7a      	ldrb	r2, [r7, #17]
 8002110:	f362 230f 	bfi	r3, r2, #8, #8
 8002114:	7cba      	ldrb	r2, [r7, #18]
 8002116:	f362 4317 	bfi	r3, r2, #16, #8
}
 800211a:	4618      	mov	r0, r3
 800211c:	3718      	adds	r7, #24
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
	...

08002124 <ST7789H2_DrawRGBHLine>:
  * @param  Ypos: Image Y position in the LCD
  * @param  Xsize: Image X size in the LCD
  * @retval None
  */
static void ST7789H2_DrawRGBHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint8_t *pdata)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b088      	sub	sp, #32
 8002128:	af00      	add	r7, sp, #0
 800212a:	607b      	str	r3, [r7, #4]
 800212c:	4603      	mov	r3, r0
 800212e:	81fb      	strh	r3, [r7, #14]
 8002130:	460b      	mov	r3, r1
 8002132:	81bb      	strh	r3, [r7, #12]
 8002134:	4613      	mov	r3, r2
 8002136:	817b      	strh	r3, [r7, #10]
  uint32_t i = 0;
 8002138:	2300      	movs	r3, #0
 800213a:	61fb      	str	r3, [r7, #28]
  uint32_t posX;
  uint16_t *rgb565 = (uint16_t*)pdata;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	617b      	str	r3, [r7, #20]
  
  /* Prepare to write to LCD RAM */
  ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t*)NULL, 0);   /* RAM write data command */
 8002140:	2200      	movs	r2, #0
 8002142:	2100      	movs	r1, #0
 8002144:	202c      	movs	r0, #44	; 0x2c
 8002146:	f7ff fe08 	bl	8001d5a <ST7789H2_WriteReg>
  
  for (posX = Xpos; posX < (Xsize + Xpos); posX++)
 800214a:	89fb      	ldrh	r3, [r7, #14]
 800214c:	61bb      	str	r3, [r7, #24]
 800214e:	e029      	b.n	80021a4 <ST7789H2_DrawRGBHLine+0x80>
  {
    if ((posX >= WindowsXstart) && (Ypos >= WindowsYstart) &&     /* Check we are in the defined window */
 8002150:	4b1a      	ldr	r3, [pc, #104]	; (80021bc <ST7789H2_DrawRGBHLine+0x98>)
 8002152:	881b      	ldrh	r3, [r3, #0]
 8002154:	461a      	mov	r2, r3
 8002156:	69bb      	ldr	r3, [r7, #24]
 8002158:	4293      	cmp	r3, r2
 800215a:	d320      	bcc.n	800219e <ST7789H2_DrawRGBHLine+0x7a>
 800215c:	4b18      	ldr	r3, [pc, #96]	; (80021c0 <ST7789H2_DrawRGBHLine+0x9c>)
 800215e:	881b      	ldrh	r3, [r3, #0]
 8002160:	89ba      	ldrh	r2, [r7, #12]
 8002162:	429a      	cmp	r2, r3
 8002164:	d31b      	bcc.n	800219e <ST7789H2_DrawRGBHLine+0x7a>
        (posX <= WindowsXend) && (Ypos <= WindowsYend))
 8002166:	4b17      	ldr	r3, [pc, #92]	; (80021c4 <ST7789H2_DrawRGBHLine+0xa0>)
 8002168:	881b      	ldrh	r3, [r3, #0]
 800216a:	461a      	mov	r2, r3
    if ((posX >= WindowsXstart) && (Ypos >= WindowsYstart) &&     /* Check we are in the defined window */
 800216c:	69bb      	ldr	r3, [r7, #24]
 800216e:	4293      	cmp	r3, r2
 8002170:	d815      	bhi.n	800219e <ST7789H2_DrawRGBHLine+0x7a>
        (posX <= WindowsXend) && (Ypos <= WindowsYend))
 8002172:	4b15      	ldr	r3, [pc, #84]	; (80021c8 <ST7789H2_DrawRGBHLine+0xa4>)
 8002174:	881b      	ldrh	r3, [r3, #0]
 8002176:	89ba      	ldrh	r2, [r7, #12]
 8002178:	429a      	cmp	r2, r3
 800217a:	d810      	bhi.n	800219e <ST7789H2_DrawRGBHLine+0x7a>
    {
      if (posX != (Xsize + Xpos))     /* When writing last pixel when size is odd, the third part is not written */
 800217c:	897a      	ldrh	r2, [r7, #10]
 800217e:	89fb      	ldrh	r3, [r7, #14]
 8002180:	441a      	add	r2, r3
 8002182:	69bb      	ldr	r3, [r7, #24]
 8002184:	429a      	cmp	r2, r3
 8002186:	d007      	beq.n	8002198 <ST7789H2_DrawRGBHLine+0x74>
      {
        LCD_IO_WriteData(rgb565[i]);        
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	005b      	lsls	r3, r3, #1
 800218c:	697a      	ldr	r2, [r7, #20]
 800218e:	4413      	add	r3, r2
 8002190:	881b      	ldrh	r3, [r3, #0]
 8002192:	4618      	mov	r0, r3
 8002194:	f000 fbf4 	bl	8002980 <LCD_IO_WriteData>
      }      
      i++;
 8002198:	69fb      	ldr	r3, [r7, #28]
 800219a:	3301      	adds	r3, #1
 800219c:	61fb      	str	r3, [r7, #28]
  for (posX = Xpos; posX < (Xsize + Xpos); posX++)
 800219e:	69bb      	ldr	r3, [r7, #24]
 80021a0:	3301      	adds	r3, #1
 80021a2:	61bb      	str	r3, [r7, #24]
 80021a4:	897a      	ldrh	r2, [r7, #10]
 80021a6:	89fb      	ldrh	r3, [r7, #14]
 80021a8:	4413      	add	r3, r2
 80021aa:	461a      	mov	r2, r3
 80021ac:	69bb      	ldr	r3, [r7, #24]
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d3ce      	bcc.n	8002150 <ST7789H2_DrawRGBHLine+0x2c>
    }
  }
}
 80021b2:	bf00      	nop
 80021b4:	bf00      	nop
 80021b6:	3720      	adds	r7, #32
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	20000180 	.word	0x20000180
 80021c0:	20000182 	.word	0x20000182
 80021c4:	200000b0 	.word	0x200000b0
 80021c8:	200000b2 	.word	0x200000b2

080021cc <BSP_ErrorHandler>:
/**
  * @}
  */

__weak void BSP_ErrorHandler(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
  while (1);
 80021d0:	e7fe      	b.n	80021d0 <BSP_ErrorHandler+0x4>
	...

080021d4 <I2C2_Init>:
/**
  * @brief Discovery I2C2 Bus initialization
  * @retval None
  */
void I2C2_Init(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
  if (HAL_I2C_GetState(&I2c2Handle) == HAL_I2C_STATE_RESET)
 80021d8:	4812      	ldr	r0, [pc, #72]	; (8002224 <I2C2_Init+0x50>)
 80021da:	f005 f82a 	bl	8007232 <HAL_I2C_GetState>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d11d      	bne.n	8002220 <I2C2_Init+0x4c>
  {
    I2c2Handle.Instance              = DISCOVERY_I2C2;
 80021e4:	4b0f      	ldr	r3, [pc, #60]	; (8002224 <I2C2_Init+0x50>)
 80021e6:	4a10      	ldr	r2, [pc, #64]	; (8002228 <I2C2_Init+0x54>)
 80021e8:	601a      	str	r2, [r3, #0]
    I2c2Handle.Init.Timing           = DISCOVERY_I2C2_TIMING;
 80021ea:	4b0e      	ldr	r3, [pc, #56]	; (8002224 <I2C2_Init+0x50>)
 80021ec:	4a0f      	ldr	r2, [pc, #60]	; (800222c <I2C2_Init+0x58>)
 80021ee:	605a      	str	r2, [r3, #4]
    I2c2Handle.Init.OwnAddress1      = 0x70;
 80021f0:	4b0c      	ldr	r3, [pc, #48]	; (8002224 <I2C2_Init+0x50>)
 80021f2:	2270      	movs	r2, #112	; 0x70
 80021f4:	609a      	str	r2, [r3, #8]
    I2c2Handle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80021f6:	4b0b      	ldr	r3, [pc, #44]	; (8002224 <I2C2_Init+0x50>)
 80021f8:	2201      	movs	r2, #1
 80021fa:	60da      	str	r2, [r3, #12]
    I2c2Handle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80021fc:	4b09      	ldr	r3, [pc, #36]	; (8002224 <I2C2_Init+0x50>)
 80021fe:	2200      	movs	r2, #0
 8002200:	611a      	str	r2, [r3, #16]
    I2c2Handle.Init.OwnAddress2      = 0xFF;
 8002202:	4b08      	ldr	r3, [pc, #32]	; (8002224 <I2C2_Init+0x50>)
 8002204:	22ff      	movs	r2, #255	; 0xff
 8002206:	615a      	str	r2, [r3, #20]
    I2c2Handle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8002208:	4b06      	ldr	r3, [pc, #24]	; (8002224 <I2C2_Init+0x50>)
 800220a:	2200      	movs	r2, #0
 800220c:	61da      	str	r2, [r3, #28]
    I2c2Handle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800220e:	4b05      	ldr	r3, [pc, #20]	; (8002224 <I2C2_Init+0x50>)
 8002210:	2200      	movs	r2, #0
 8002212:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2C2_MspInit(&I2c2Handle);
 8002214:	4803      	ldr	r0, [pc, #12]	; (8002224 <I2C2_Init+0x50>)
 8002216:	f000 f80b 	bl	8002230 <I2C2_MspInit>
    HAL_I2C_Init(&I2c2Handle);
 800221a:	4802      	ldr	r0, [pc, #8]	; (8002224 <I2C2_Init+0x50>)
 800221c:	f004 fc02 	bl	8006a24 <HAL_I2C_Init>
  }
}
 8002220:	bf00      	nop
 8002222:	bd80      	pop	{r7, pc}
 8002224:	20000184 	.word	0x20000184
 8002228:	40005800 	.word	0x40005800
 800222c:	40403e5d 	.word	0x40403e5d

08002230 <I2C2_MspInit>:
  * @brief Discovery I2C2 MSP Initialization
  * @param hi2c: I2C2 handle
  * @retval None
  */
static void I2C2_MspInit(I2C_HandleTypeDef *hi2c)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b0ae      	sub	sp, #184	; 0xb8
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStructure;
  RCC_PeriphCLKInitTypeDef  RCC_PeriphCLKInitStruct;

  if (hi2c->Instance == DISCOVERY_I2C2)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a37      	ldr	r2, [pc, #220]	; (800231c <I2C2_MspInit+0xec>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d168      	bne.n	8002314 <I2C2_MspInit+0xe4>
  {
    /*##-1- Configure the Discovery I2C2 clock source. The clock is derived from the SYSCLK #*/
    RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002242:	2380      	movs	r3, #128	; 0x80
 8002244:	61bb      	str	r3, [r7, #24]
    RCC_PeriphCLKInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_SYSCLK;
 8002246:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800224a:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
 800224c:	f107 0318 	add.w	r3, r7, #24
 8002250:	4618      	mov	r0, r3
 8002252:	f006 f989 	bl	8008568 <HAL_RCCEx_PeriphCLKConfig>

    /*##-2- Configure the GPIOs ################################################*/
    /* Enable GPIO clock */
    DISCOVERY_I2C2_SDA_GPIO_CLK_ENABLE();
 8002256:	4b32      	ldr	r3, [pc, #200]	; (8002320 <I2C2_MspInit+0xf0>)
 8002258:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800225a:	4a31      	ldr	r2, [pc, #196]	; (8002320 <I2C2_MspInit+0xf0>)
 800225c:	f043 0302 	orr.w	r3, r3, #2
 8002260:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002262:	4b2f      	ldr	r3, [pc, #188]	; (8002320 <I2C2_MspInit+0xf0>)
 8002264:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002266:	f003 0302 	and.w	r3, r3, #2
 800226a:	617b      	str	r3, [r7, #20]
 800226c:	697b      	ldr	r3, [r7, #20]
    DISCOVERY_I2C2_SCL_GPIO_CLK_ENABLE();
 800226e:	4b2c      	ldr	r3, [pc, #176]	; (8002320 <I2C2_MspInit+0xf0>)
 8002270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002272:	4a2b      	ldr	r2, [pc, #172]	; (8002320 <I2C2_MspInit+0xf0>)
 8002274:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002278:	64d3      	str	r3, [r2, #76]	; 0x4c
 800227a:	4b29      	ldr	r3, [pc, #164]	; (8002320 <I2C2_MspInit+0xf0>)
 800227c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800227e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002282:	613b      	str	r3, [r7, #16]
 8002284:	693b      	ldr	r3, [r7, #16]

    /* Configure I2C Rx/Tx as alternate function  */
    GPIO_InitStructure.Pin       = DISCOVERY_I2C2_SCL_PIN;
 8002286:	2310      	movs	r3, #16
 8002288:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStructure.Mode      = GPIO_MODE_AF_OD;
 800228c:	2312      	movs	r3, #18
 800228e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStructure.Pull      = /*GPIO_NOPULL*/ GPIO_PULLUP;
 8002292:	2301      	movs	r3, #1
 8002294:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStructure.Speed     = /*GPIO_SPEED_MEDIUM*/ GPIO_SPEED_FREQ_VERY_HIGH;
 8002298:	2303      	movs	r3, #3
 800229a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStructure.Alternate = DISCOVERY_I2C2_SCL_SDA_AF;
 800229e:	2304      	movs	r3, #4
 80022a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(DISCOVERY_I2C2_SCL_GPIO_PORT, &GPIO_InitStructure);
 80022a4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80022a8:	4619      	mov	r1, r3
 80022aa:	481e      	ldr	r0, [pc, #120]	; (8002324 <I2C2_MspInit+0xf4>)
 80022ac:	f004 f906 	bl	80064bc <HAL_GPIO_Init>
    GPIO_InitStructure.Pin       = DISCOVERY_I2C2_SDA_PIN;
 80022b0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80022b4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(DISCOVERY_I2C2_SDA_GPIO_PORT, &GPIO_InitStructure);
 80022b8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80022bc:	4619      	mov	r1, r3
 80022be:	481a      	ldr	r0, [pc, #104]	; (8002328 <I2C2_MspInit+0xf8>)
 80022c0:	f004 f8fc 	bl	80064bc <HAL_GPIO_Init>

    /*##-3- Configure the Discovery I2C2 peripheral #############################*/
    /* Enable Discovery_I2C2 clock */
    DISCOVERY_I2C2_CLK_ENABLE();
 80022c4:	4b16      	ldr	r3, [pc, #88]	; (8002320 <I2C2_MspInit+0xf0>)
 80022c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022c8:	4a15      	ldr	r2, [pc, #84]	; (8002320 <I2C2_MspInit+0xf0>)
 80022ca:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80022ce:	6593      	str	r3, [r2, #88]	; 0x58
 80022d0:	4b13      	ldr	r3, [pc, #76]	; (8002320 <I2C2_MspInit+0xf0>)
 80022d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022d8:	60fb      	str	r3, [r7, #12]
 80022da:	68fb      	ldr	r3, [r7, #12]

    /* Force and release the I2C Peripheral Clock Reset */
    DISCOVERY_I2C2_FORCE_RESET();
 80022dc:	4b10      	ldr	r3, [pc, #64]	; (8002320 <I2C2_MspInit+0xf0>)
 80022de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022e0:	4a0f      	ldr	r2, [pc, #60]	; (8002320 <I2C2_MspInit+0xf0>)
 80022e2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80022e6:	6393      	str	r3, [r2, #56]	; 0x38
    DISCOVERY_I2C2_RELEASE_RESET();
 80022e8:	4b0d      	ldr	r3, [pc, #52]	; (8002320 <I2C2_MspInit+0xf0>)
 80022ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022ec:	4a0c      	ldr	r2, [pc, #48]	; (8002320 <I2C2_MspInit+0xf0>)
 80022ee:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80022f2:	6393      	str	r3, [r2, #56]	; 0x38

    /* Enable and set Discovery I2C2 Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2C2_EV_IRQn, 0x00, 0);
 80022f4:	2200      	movs	r2, #0
 80022f6:	2100      	movs	r1, #0
 80022f8:	2021      	movs	r0, #33	; 0x21
 80022fa:	f002 fee8 	bl	80050ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2C2_EV_IRQn);
 80022fe:	2021      	movs	r0, #33	; 0x21
 8002300:	f002 ff01 	bl	8005106 <HAL_NVIC_EnableIRQ>

    /* Enable and set Discovery I2C2 Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2C2_ER_IRQn, 0x00, 0);
 8002304:	2200      	movs	r2, #0
 8002306:	2100      	movs	r1, #0
 8002308:	2022      	movs	r0, #34	; 0x22
 800230a:	f002 fee0 	bl	80050ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2C2_ER_IRQn);
 800230e:	2022      	movs	r0, #34	; 0x22
 8002310:	f002 fef9 	bl	8005106 <HAL_NVIC_EnableIRQ>
  }
}
 8002314:	bf00      	nop
 8002316:	37b8      	adds	r7, #184	; 0xb8
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	40005800 	.word	0x40005800
 8002320:	40021000 	.word	0x40021000
 8002324:	48001c00 	.word	0x48001c00
 8002328:	48000400 	.word	0x48000400

0800232c <I2C2_DeInit>:
/**
  * @brief Discovery I2C2 Bus Deinitialization
  * @retval None
  */
void I2C2_DeInit(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
  if (HAL_I2C_GetState(&I2c2Handle) != HAL_I2C_STATE_RESET)
 8002330:	4806      	ldr	r0, [pc, #24]	; (800234c <I2C2_DeInit+0x20>)
 8002332:	f004 ff7e 	bl	8007232 <HAL_I2C_GetState>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d005      	beq.n	8002348 <I2C2_DeInit+0x1c>
  {
    /* DeInit the I2C */
    HAL_I2C_DeInit(&I2c2Handle);
 800233c:	4803      	ldr	r0, [pc, #12]	; (800234c <I2C2_DeInit+0x20>)
 800233e:	f004 fc00 	bl	8006b42 <HAL_I2C_DeInit>
    I2C2_MspDeInit(&I2c2Handle);
 8002342:	4802      	ldr	r0, [pc, #8]	; (800234c <I2C2_DeInit+0x20>)
 8002344:	f000 f804 	bl	8002350 <I2C2_MspDeInit>
  }
}
 8002348:	bf00      	nop
 800234a:	bd80      	pop	{r7, pc}
 800234c:	20000184 	.word	0x20000184

08002350 <I2C2_MspDeInit>:
  * @brief Discovery I2C2 MSP DeInitialization
  * @param hi2c: I2C2 handle
  * @retval None
  */
static void I2C2_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b084      	sub	sp, #16
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  if (hi2c->Instance == DISCOVERY_I2C2)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a1f      	ldr	r2, [pc, #124]	; (80023dc <I2C2_MspDeInit+0x8c>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d138      	bne.n	80023d4 <I2C2_MspDeInit+0x84>
  {
    /*##-1- Unconfigure the GPIOs ################################################*/
    /* Enable GPIO clock */
    DISCOVERY_I2C2_SDA_GPIO_CLK_ENABLE();
 8002362:	4b1f      	ldr	r3, [pc, #124]	; (80023e0 <I2C2_MspDeInit+0x90>)
 8002364:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002366:	4a1e      	ldr	r2, [pc, #120]	; (80023e0 <I2C2_MspDeInit+0x90>)
 8002368:	f043 0302 	orr.w	r3, r3, #2
 800236c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800236e:	4b1c      	ldr	r3, [pc, #112]	; (80023e0 <I2C2_MspDeInit+0x90>)
 8002370:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002372:	f003 0302 	and.w	r3, r3, #2
 8002376:	60fb      	str	r3, [r7, #12]
 8002378:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_I2C2_SCL_GPIO_CLK_ENABLE();
 800237a:	4b19      	ldr	r3, [pc, #100]	; (80023e0 <I2C2_MspDeInit+0x90>)
 800237c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800237e:	4a18      	ldr	r2, [pc, #96]	; (80023e0 <I2C2_MspDeInit+0x90>)
 8002380:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002384:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002386:	4b16      	ldr	r3, [pc, #88]	; (80023e0 <I2C2_MspDeInit+0x90>)
 8002388:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800238a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800238e:	60bb      	str	r3, [r7, #8]
 8002390:	68bb      	ldr	r3, [r7, #8]

    /* Configure I2C Rx/Tx as alternate function  */
    HAL_GPIO_DeInit(DISCOVERY_I2C2_SCL_GPIO_PORT, DISCOVERY_I2C2_SCL_PIN);
 8002392:	2110      	movs	r1, #16
 8002394:	4813      	ldr	r0, [pc, #76]	; (80023e4 <I2C2_MspDeInit+0x94>)
 8002396:	f004 fa23 	bl	80067e0 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(DISCOVERY_I2C2_SDA_GPIO_PORT,  DISCOVERY_I2C2_SDA_PIN);
 800239a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800239e:	4812      	ldr	r0, [pc, #72]	; (80023e8 <I2C2_MspDeInit+0x98>)
 80023a0:	f004 fa1e 	bl	80067e0 <HAL_GPIO_DeInit>

    /*##-2- Unconfigure the Discovery I2C2 peripheral ############################*/
    /* Force and release I2C Peripheral */
    DISCOVERY_I2C2_FORCE_RESET();
 80023a4:	4b0e      	ldr	r3, [pc, #56]	; (80023e0 <I2C2_MspDeInit+0x90>)
 80023a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023a8:	4a0d      	ldr	r2, [pc, #52]	; (80023e0 <I2C2_MspDeInit+0x90>)
 80023aa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80023ae:	6393      	str	r3, [r2, #56]	; 0x38
    DISCOVERY_I2C2_RELEASE_RESET();
 80023b0:	4b0b      	ldr	r3, [pc, #44]	; (80023e0 <I2C2_MspDeInit+0x90>)
 80023b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023b4:	4a0a      	ldr	r2, [pc, #40]	; (80023e0 <I2C2_MspDeInit+0x90>)
 80023b6:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80023ba:	6393      	str	r3, [r2, #56]	; 0x38

    /* Disable Discovery I2C2 clock */
    DISCOVERY_I2C2_CLK_DISABLE();
 80023bc:	4b08      	ldr	r3, [pc, #32]	; (80023e0 <I2C2_MspDeInit+0x90>)
 80023be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023c0:	4a07      	ldr	r2, [pc, #28]	; (80023e0 <I2C2_MspDeInit+0x90>)
 80023c2:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80023c6:	6593      	str	r3, [r2, #88]	; 0x58

    /* Disable Discovery I2C2 interrupts */
    HAL_NVIC_DisableIRQ(DISCOVERY_I2C2_EV_IRQn);
 80023c8:	2021      	movs	r0, #33	; 0x21
 80023ca:	f002 feaa 	bl	8005122 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(DISCOVERY_I2C2_ER_IRQn);
 80023ce:	2022      	movs	r0, #34	; 0x22
 80023d0:	f002 fea7 	bl	8005122 <HAL_NVIC_DisableIRQ>
  }
}
 80023d4:	bf00      	nop
 80023d6:	3710      	adds	r7, #16
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	40005800 	.word	0x40005800
 80023e0:	40021000 	.word	0x40021000
 80023e4:	48001c00 	.word	0x48001c00
 80023e8:	48000400 	.word	0x48000400

080023ec <I2C2_WriteData>:
  * @param  RegSize: The target register size (can be 8BIT or 16BIT)
  * @param  Value: The target register value to be written
  * @retval None
  */
void I2C2_WriteData(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t Value)
{
 80023ec:	b590      	push	{r4, r7, lr}
 80023ee:	b089      	sub	sp, #36	; 0x24
 80023f0:	af04      	add	r7, sp, #16
 80023f2:	4604      	mov	r4, r0
 80023f4:	4608      	mov	r0, r1
 80023f6:	4611      	mov	r1, r2
 80023f8:	461a      	mov	r2, r3
 80023fa:	4623      	mov	r3, r4
 80023fc:	80fb      	strh	r3, [r7, #6]
 80023fe:	4603      	mov	r3, r0
 8002400:	80bb      	strh	r3, [r7, #4]
 8002402:	460b      	mov	r3, r1
 8002404:	807b      	strh	r3, [r7, #2]
 8002406:	4613      	mov	r3, r2
 8002408:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status = HAL_OK;
 800240a:	2300      	movs	r3, #0
 800240c:	73fb      	strb	r3, [r7, #15]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800240e:	b672      	cpsid	i
}
 8002410:	bf00      	nop

  __disable_irq();

  status = HAL_I2C_Mem_Write(&I2c2Handle, Addr, (uint16_t)Reg, RegSize, &Value, 1, I2c2Timeout);
 8002412:	4b0d      	ldr	r3, [pc, #52]	; (8002448 <I2C2_WriteData+0x5c>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	8878      	ldrh	r0, [r7, #2]
 8002418:	88ba      	ldrh	r2, [r7, #4]
 800241a:	88f9      	ldrh	r1, [r7, #6]
 800241c:	9302      	str	r3, [sp, #8]
 800241e:	2301      	movs	r3, #1
 8002420:	9301      	str	r3, [sp, #4]
 8002422:	1c7b      	adds	r3, r7, #1
 8002424:	9300      	str	r3, [sp, #0]
 8002426:	4603      	mov	r3, r0
 8002428:	4808      	ldr	r0, [pc, #32]	; (800244c <I2C2_WriteData+0x60>)
 800242a:	f004 fbcd 	bl	8006bc8 <HAL_I2C_Mem_Write>
 800242e:	4603      	mov	r3, r0
 8002430:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 8002432:	b662      	cpsie	i
}
 8002434:	bf00      	nop

  __enable_irq();


  /* Check the communication status */
  if (status != HAL_OK)
 8002436:	7bfb      	ldrb	r3, [r7, #15]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d001      	beq.n	8002440 <I2C2_WriteData+0x54>
  {
    /* Re-Initiaize the BUS */
    I2C2_Error();
 800243c:	f000 f890 	bl	8002560 <I2C2_Error>
  }
}
 8002440:	bf00      	nop
 8002442:	3714      	adds	r7, #20
 8002444:	46bd      	mov	sp, r7
 8002446:	bd90      	pop	{r4, r7, pc}
 8002448:	200000b4 	.word	0x200000b4
 800244c:	20000184 	.word	0x20000184

08002450 <I2C2_ReadData>:
  * @param  Reg: The target register address to read
  * @param  RegSize: The target register size (can be 8BIT or 16BIT)
  * @retval read register value
  */
uint8_t I2C2_ReadData(uint16_t Addr, uint16_t Reg, uint16_t RegSize)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b088      	sub	sp, #32
 8002454:	af04      	add	r7, sp, #16
 8002456:	4603      	mov	r3, r0
 8002458:	80fb      	strh	r3, [r7, #6]
 800245a:	460b      	mov	r3, r1
 800245c:	80bb      	strh	r3, [r7, #4]
 800245e:	4613      	mov	r3, r2
 8002460:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8002462:	2300      	movs	r3, #0
 8002464:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0x0;
 8002466:	2300      	movs	r3, #0
 8002468:	73bb      	strb	r3, [r7, #14]
  __ASM volatile ("cpsid i" : : : "memory");
 800246a:	b672      	cpsid	i
}
 800246c:	bf00      	nop

  __disable_irq();

  status = HAL_I2C_Mem_Read(&I2c2Handle, Addr, Reg, RegSize, &value, 1, I2c2Timeout);
 800246e:	4b10      	ldr	r3, [pc, #64]	; (80024b0 <I2C2_ReadData+0x60>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	8878      	ldrh	r0, [r7, #2]
 8002474:	88ba      	ldrh	r2, [r7, #4]
 8002476:	88f9      	ldrh	r1, [r7, #6]
 8002478:	9302      	str	r3, [sp, #8]
 800247a:	2301      	movs	r3, #1
 800247c:	9301      	str	r3, [sp, #4]
 800247e:	f107 030e 	add.w	r3, r7, #14
 8002482:	9300      	str	r3, [sp, #0]
 8002484:	4603      	mov	r3, r0
 8002486:	480b      	ldr	r0, [pc, #44]	; (80024b4 <I2C2_ReadData+0x64>)
 8002488:	f004 fcb2 	bl	8006df0 <HAL_I2C_Mem_Read>
 800248c:	4603      	mov	r3, r0
 800248e:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 8002490:	b662      	cpsie	i
}
 8002492:	bf00      	nop

  __enable_irq();

  /* Check the communication status */
  if (status != HAL_OK)
 8002494:	7bfb      	ldrb	r3, [r7, #15]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d004      	beq.n	80024a4 <I2C2_ReadData+0x54>
  {
    /* Re-Initiaize the BUS */
    I2C2_Error();
 800249a:	f000 f861 	bl	8002560 <I2C2_Error>
    HAL_Delay(200);
 800249e:	20c8      	movs	r0, #200	; 0xc8
 80024a0:	f002 fcf2 	bl	8004e88 <HAL_Delay>
  }

  return value;
 80024a4:	7bbb      	ldrb	r3, [r7, #14]
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	3710      	adds	r7, #16
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	200000b4 	.word	0x200000b4
 80024b4:	20000184 	.word	0x20000184

080024b8 <I2C2_isDeviceReady>:

static uint8_t I2C2_isDeviceReady(uint16_t Addr, uint32_t trial)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
 80024be:	4603      	mov	r3, r0
 80024c0:	6039      	str	r1, [r7, #0]
 80024c2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80024c4:	2300      	movs	r3, #0
 80024c6:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0x0;
 80024c8:	2300      	movs	r3, #0
 80024ca:	73bb      	strb	r3, [r7, #14]
  __ASM volatile ("cpsid i" : : : "memory");
 80024cc:	b672      	cpsid	i
}
 80024ce:	bf00      	nop

  __disable_irq();

  status = HAL_I2C_IsDeviceReady(&I2c2Handle, Addr, trial, 50);
 80024d0:	88f9      	ldrh	r1, [r7, #6]
 80024d2:	2332      	movs	r3, #50	; 0x32
 80024d4:	683a      	ldr	r2, [r7, #0]
 80024d6:	480a      	ldr	r0, [pc, #40]	; (8002500 <I2C2_isDeviceReady+0x48>)
 80024d8:	f004 fda4 	bl	8007024 <HAL_I2C_IsDeviceReady>
 80024dc:	4603      	mov	r3, r0
 80024de:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 80024e0:	b662      	cpsie	i
}
 80024e2:	bf00      	nop

  __enable_irq();

  /* Check the communication status */
  if (status != HAL_OK)
 80024e4:	7bfb      	ldrb	r3, [r7, #15]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d004      	beq.n	80024f4 <I2C2_isDeviceReady+0x3c>
  {
    /* Re-Initiaize the BUS */
    I2C2_Error();
 80024ea:	f000 f839 	bl	8002560 <I2C2_Error>
    HAL_Delay(200);
 80024ee:	20c8      	movs	r0, #200	; 0xc8
 80024f0:	f002 fcca 	bl	8004e88 <HAL_Delay>
  }

  return value;
 80024f4:	7bbb      	ldrb	r3, [r7, #14]
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	3710      	adds	r7, #16
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	20000184 	.word	0x20000184

08002504 <I2C2_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static HAL_StatusTypeDef I2C2_ReadBuffer(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t *pBuffer, uint16_t Length)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b08a      	sub	sp, #40	; 0x28
 8002508:	af04      	add	r7, sp, #16
 800250a:	607b      	str	r3, [r7, #4]
 800250c:	4603      	mov	r3, r0
 800250e:	81fb      	strh	r3, [r7, #14]
 8002510:	460b      	mov	r3, r1
 8002512:	81bb      	strh	r3, [r7, #12]
 8002514:	4613      	mov	r3, r2
 8002516:	817b      	strh	r3, [r7, #10]
  HAL_StatusTypeDef status = HAL_OK;
 8002518:	2300      	movs	r3, #0
 800251a:	75fb      	strb	r3, [r7, #23]
  __ASM volatile ("cpsid i" : : : "memory");
 800251c:	b672      	cpsid	i
}
 800251e:	bf00      	nop

  __disable_irq();

  status = HAL_I2C_Mem_Read(&I2c2Handle, Addr, (uint16_t)Reg, RegSize, pBuffer, Length, I2c2Timeout);
 8002520:	4b0d      	ldr	r3, [pc, #52]	; (8002558 <I2C2_ReadBuffer+0x54>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	8978      	ldrh	r0, [r7, #10]
 8002526:	89ba      	ldrh	r2, [r7, #12]
 8002528:	89f9      	ldrh	r1, [r7, #14]
 800252a:	9302      	str	r3, [sp, #8]
 800252c:	8c3b      	ldrh	r3, [r7, #32]
 800252e:	9301      	str	r3, [sp, #4]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	9300      	str	r3, [sp, #0]
 8002534:	4603      	mov	r3, r0
 8002536:	4809      	ldr	r0, [pc, #36]	; (800255c <I2C2_ReadBuffer+0x58>)
 8002538:	f004 fc5a 	bl	8006df0 <HAL_I2C_Mem_Read>
 800253c:	4603      	mov	r3, r0
 800253e:	75fb      	strb	r3, [r7, #23]
  __ASM volatile ("cpsie i" : : : "memory");
 8002540:	b662      	cpsie	i
}
 8002542:	bf00      	nop

  __enable_irq();

  /* Check the communication status */
  if (status != HAL_OK)
 8002544:	7dfb      	ldrb	r3, [r7, #23]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d001      	beq.n	800254e <I2C2_ReadBuffer+0x4a>
  {
    /* Re-Initiaize the BUS */
    I2C2_Error();
 800254a:	f000 f809 	bl	8002560 <I2C2_Error>
  }

  return status;
 800254e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002550:	4618      	mov	r0, r3
 8002552:	3718      	adds	r7, #24
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	200000b4 	.word	0x200000b4
 800255c:	20000184 	.word	0x20000184

08002560 <I2C2_Error>:
/**
  * @brief Discovery I2C2 error treatment function
  * @retval None
  */
static void I2C2_Error(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
  BSP_ErrorHandler();
 8002564:	f7ff fe32 	bl	80021cc <BSP_ErrorHandler>

  /* De-initialize the I2C communication BUS */
  HAL_I2C_DeInit(&I2c2Handle);
 8002568:	4803      	ldr	r0, [pc, #12]	; (8002578 <I2C2_Error+0x18>)
 800256a:	f004 faea 	bl	8006b42 <HAL_I2C_DeInit>

  /* Re- Initiaize the I2C communication BUS */
  I2C2_Init();
 800256e:	f7ff fe31 	bl	80021d4 <I2C2_Init>
}
 8002572:	bf00      	nop
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	20000184 	.word	0x20000184

0800257c <MFX_IO_Init>:
/**
  * @brief  Initializes MFX low level.
  * @retval None
  */
void MFX_IO_Init(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
  /* I2C2 init */
  I2C2_Init();
 8002580:	f7ff fe28 	bl	80021d4 <I2C2_Init>

  /* Wait for device ready */
  if (I2C2_isDeviceReady(IO1_I2C_ADDRESS, 4) != HAL_OK)
 8002584:	2104      	movs	r1, #4
 8002586:	2084      	movs	r0, #132	; 0x84
 8002588:	f7ff ff96 	bl	80024b8 <I2C2_isDeviceReady>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d001      	beq.n	8002596 <MFX_IO_Init+0x1a>
  {
    BSP_ErrorHandler();
 8002592:	f7ff fe1b 	bl	80021cc <BSP_ErrorHandler>
  }
}
 8002596:	bf00      	nop
 8002598:	bd80      	pop	{r7, pc}
	...

0800259c <MFX_IO_DeInit>:
/**
  * @brief  Deinitializes MFX low level.
  * @retval None
  */
void MFX_IO_DeInit(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b088      	sub	sp, #32
 80025a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable wakeup gpio clock */
  MFX_WAKEUP_GPIO_CLK_ENABLE();
 80025a2:	4b19      	ldr	r3, [pc, #100]	; (8002608 <MFX_IO_DeInit+0x6c>)
 80025a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025a6:	4a18      	ldr	r2, [pc, #96]	; (8002608 <MFX_IO_DeInit+0x6c>)
 80025a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025ae:	4b16      	ldr	r3, [pc, #88]	; (8002608 <MFX_IO_DeInit+0x6c>)
 80025b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025b6:	60bb      	str	r3, [r7, #8]
 80025b8:	68bb      	ldr	r3, [r7, #8]

  /* MFX wakeup pin configuration */
  GPIO_InitStruct.Pin   = MFX_WAKEUP_PIN;
 80025ba:	2340      	movs	r3, #64	; 0x40
 80025bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 80025be:	2301      	movs	r3, #1
 80025c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025c2:	2300      	movs	r3, #0
 80025c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_PULLDOWN;
 80025c6:	2302      	movs	r3, #2
 80025c8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_PORT, &GPIO_InitStruct);
 80025ca:	f107 030c 	add.w	r3, r7, #12
 80025ce:	4619      	mov	r1, r3
 80025d0:	480e      	ldr	r0, [pc, #56]	; (800260c <MFX_IO_DeInit+0x70>)
 80025d2:	f003 ff73 	bl	80064bc <HAL_GPIO_Init>

  /* DeInit interrupt pin : disable IRQ before to avoid spurious interrupt */
  HAL_NVIC_DisableIRQ((IRQn_Type)(MFX_INT_EXTI_IRQn));
 80025d6:	2017      	movs	r0, #23
 80025d8:	f002 fda3 	bl	8005122 <HAL_NVIC_DisableIRQ>
  MFX_INT_GPIO_CLK_ENABLE();
 80025dc:	4b0a      	ldr	r3, [pc, #40]	; (8002608 <MFX_IO_DeInit+0x6c>)
 80025de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025e0:	4a09      	ldr	r2, [pc, #36]	; (8002608 <MFX_IO_DeInit+0x6c>)
 80025e2:	f043 0304 	orr.w	r3, r3, #4
 80025e6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80025e8:	4b07      	ldr	r3, [pc, #28]	; (8002608 <MFX_IO_DeInit+0x6c>)
 80025ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80025ec:	f003 0304 	and.w	r3, r3, #4
 80025f0:	607b      	str	r3, [r7, #4]
 80025f2:	687b      	ldr	r3, [r7, #4]
  HAL_GPIO_DeInit(MFX_INT_GPIO_PORT, MFX_INT_PIN);
 80025f4:	2120      	movs	r1, #32
 80025f6:	4806      	ldr	r0, [pc, #24]	; (8002610 <MFX_IO_DeInit+0x74>)
 80025f8:	f004 f8f2 	bl	80067e0 <HAL_GPIO_DeInit>

  /* I2C2 Deinit */
  I2C2_DeInit();
 80025fc:	f7ff fe96 	bl	800232c <I2C2_DeInit>
}
 8002600:	bf00      	nop
 8002602:	3720      	adds	r7, #32
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}
 8002608:	40021000 	.word	0x40021000
 800260c:	48001c00 	.word	0x48001c00
 8002610:	48000800 	.word	0x48000800

08002614 <MFX_IO_ITConfig>:
/**
  * @brief  Configures MFX low level interrupt.
  * @retval None
  */
void MFX_IO_ITConfig(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b086      	sub	sp, #24
 8002618:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable the GPIO clock */
  MFX_INT_GPIO_CLK_ENABLE();
 800261a:	4b13      	ldr	r3, [pc, #76]	; (8002668 <MFX_IO_ITConfig+0x54>)
 800261c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800261e:	4a12      	ldr	r2, [pc, #72]	; (8002668 <MFX_IO_ITConfig+0x54>)
 8002620:	f043 0304 	orr.w	r3, r3, #4
 8002624:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002626:	4b10      	ldr	r3, [pc, #64]	; (8002668 <MFX_IO_ITConfig+0x54>)
 8002628:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800262a:	f003 0304 	and.w	r3, r3, #4
 800262e:	603b      	str	r3, [r7, #0]
 8002630:	683b      	ldr	r3, [r7, #0]

  /* MFX_OUT_IRQ (normally used for EXTI_WKUP) */
  GPIO_InitStruct.Pin   = MFX_INT_PIN;
 8002632:	2320      	movs	r3, #32
 8002634:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8002636:	2300      	movs	r3, #0
 8002638:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800263a:	2300      	movs	r3, #0
 800263c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode  = GPIO_MODE_IT_RISING;
 800263e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002642:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(MFX_INT_GPIO_PORT, &GPIO_InitStruct);
 8002644:	1d3b      	adds	r3, r7, #4
 8002646:	4619      	mov	r1, r3
 8002648:	4808      	ldr	r0, [pc, #32]	; (800266c <MFX_IO_ITConfig+0x58>)
 800264a:	f003 ff37 	bl	80064bc <HAL_GPIO_Init>

  /* Enable and set GPIO EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(MFX_INT_EXTI_IRQn), 0x0F, 0x0F);
 800264e:	220f      	movs	r2, #15
 8002650:	210f      	movs	r1, #15
 8002652:	2017      	movs	r0, #23
 8002654:	f002 fd3b 	bl	80050ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(MFX_INT_EXTI_IRQn));
 8002658:	2017      	movs	r0, #23
 800265a:	f002 fd54 	bl	8005106 <HAL_NVIC_EnableIRQ>
}
 800265e:	bf00      	nop
 8002660:	3718      	adds	r7, #24
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	40021000 	.word	0x40021000
 800266c:	48000800 	.word	0x48000800

08002670 <MFX_IO_EnableWakeupPin>:
/**
  * @brief  Configures MFX wke up  pin.
  * @retval None
  */
void MFX_IO_EnableWakeupPin(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b086      	sub	sp, #24
 8002674:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable wakeup gpio clock */
  MFX_WAKEUP_GPIO_CLK_ENABLE();
 8002676:	4b0e      	ldr	r3, [pc, #56]	; (80026b0 <MFX_IO_EnableWakeupPin+0x40>)
 8002678:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800267a:	4a0d      	ldr	r2, [pc, #52]	; (80026b0 <MFX_IO_EnableWakeupPin+0x40>)
 800267c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002680:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002682:	4b0b      	ldr	r3, [pc, #44]	; (80026b0 <MFX_IO_EnableWakeupPin+0x40>)
 8002684:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002686:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800268a:	603b      	str	r3, [r7, #0]
 800268c:	683b      	ldr	r3, [r7, #0]

  /* MFX wakeup pin configuration */
  GPIO_InitStruct.Pin   = MFX_WAKEUP_PIN;
 800268e:	2340      	movs	r3, #64	; 0x40
 8002690:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8002692:	2301      	movs	r3, #1
 8002694:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002696:	2302      	movs	r3, #2
 8002698:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 800269a:	2300      	movs	r3, #0
 800269c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_PORT, &GPIO_InitStruct);
 800269e:	1d3b      	adds	r3, r7, #4
 80026a0:	4619      	mov	r1, r3
 80026a2:	4804      	ldr	r0, [pc, #16]	; (80026b4 <MFX_IO_EnableWakeupPin+0x44>)
 80026a4:	f003 ff0a 	bl	80064bc <HAL_GPIO_Init>
}
 80026a8:	bf00      	nop
 80026aa:	3718      	adds	r7, #24
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	40021000 	.word	0x40021000
 80026b4:	48001c00 	.word	0x48001c00

080026b8 <MFX_IO_Wakeup>:
/**
  * @brief  Wakeup MFX.
  * @retval None
  */
void MFX_IO_Wakeup(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
  /* Set Wakeup pin to high to wakeup Idd measurement component from standby mode */
  HAL_GPIO_WritePin(MFX_WAKEUP_GPIO_PORT, MFX_WAKEUP_PIN, GPIO_PIN_SET);
 80026bc:	2201      	movs	r2, #1
 80026be:	2140      	movs	r1, #64	; 0x40
 80026c0:	4806      	ldr	r0, [pc, #24]	; (80026dc <MFX_IO_Wakeup+0x24>)
 80026c2:	f004 f97f 	bl	80069c4 <HAL_GPIO_WritePin>

  /* Wait */
  HAL_Delay(1);
 80026c6:	2001      	movs	r0, #1
 80026c8:	f002 fbde 	bl	8004e88 <HAL_Delay>

  /* Set gpio pin basck to low */
  HAL_GPIO_WritePin(MFX_WAKEUP_GPIO_PORT, MFX_WAKEUP_PIN, GPIO_PIN_RESET);
 80026cc:	2200      	movs	r2, #0
 80026ce:	2140      	movs	r1, #64	; 0x40
 80026d0:	4802      	ldr	r0, [pc, #8]	; (80026dc <MFX_IO_Wakeup+0x24>)
 80026d2:	f004 f977 	bl	80069c4 <HAL_GPIO_WritePin>
}
 80026d6:	bf00      	nop
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	48001c00 	.word	0x48001c00

080026e0 <MFX_IO_Write>:
  * @param  Reg: Register address
  * @param  Value: Data to be written
  * @retval None
  */
void MFX_IO_Write(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	4603      	mov	r3, r0
 80026e8:	80fb      	strh	r3, [r7, #6]
 80026ea:	460b      	mov	r3, r1
 80026ec:	717b      	strb	r3, [r7, #5]
 80026ee:	4613      	mov	r3, r2
 80026f0:	713b      	strb	r3, [r7, #4]
  I2C2_WriteData(Addr, Reg, I2C_MEMADD_SIZE_8BIT, Value);
 80026f2:	797b      	ldrb	r3, [r7, #5]
 80026f4:	b299      	uxth	r1, r3
 80026f6:	793b      	ldrb	r3, [r7, #4]
 80026f8:	88f8      	ldrh	r0, [r7, #6]
 80026fa:	2201      	movs	r2, #1
 80026fc:	f7ff fe76 	bl	80023ec <I2C2_WriteData>
}
 8002700:	bf00      	nop
 8002702:	3708      	adds	r7, #8
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}

08002708 <MFX_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Register address
  * @retval Read data
  */
uint8_t MFX_IO_Read(uint16_t Addr, uint8_t Reg)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
 800270e:	4603      	mov	r3, r0
 8002710:	460a      	mov	r2, r1
 8002712:	80fb      	strh	r3, [r7, #6]
 8002714:	4613      	mov	r3, r2
 8002716:	717b      	strb	r3, [r7, #5]
  return I2C2_ReadData(Addr, Reg, I2C_MEMADD_SIZE_8BIT);
 8002718:	797b      	ldrb	r3, [r7, #5]
 800271a:	b299      	uxth	r1, r3
 800271c:	88fb      	ldrh	r3, [r7, #6]
 800271e:	2201      	movs	r2, #1
 8002720:	4618      	mov	r0, r3
 8002722:	f7ff fe95 	bl	8002450 <I2C2_ReadData>
 8002726:	4603      	mov	r3, r0
}
 8002728:	4618      	mov	r0, r3
 800272a:	3708      	adds	r7, #8
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}

08002730 <MFX_IO_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval Number of read data
  */
uint16_t MFX_IO_ReadMultiple(uint16_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b086      	sub	sp, #24
 8002734:	af02      	add	r7, sp, #8
 8002736:	60ba      	str	r2, [r7, #8]
 8002738:	461a      	mov	r2, r3
 800273a:	4603      	mov	r3, r0
 800273c:	81fb      	strh	r3, [r7, #14]
 800273e:	460b      	mov	r3, r1
 8002740:	737b      	strb	r3, [r7, #13]
 8002742:	4613      	mov	r3, r2
 8002744:	80fb      	strh	r3, [r7, #6]
  return I2C2_ReadBuffer(Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8002746:	7b7b      	ldrb	r3, [r7, #13]
 8002748:	b299      	uxth	r1, r3
 800274a:	89f8      	ldrh	r0, [r7, #14]
 800274c:	88fb      	ldrh	r3, [r7, #6]
 800274e:	9300      	str	r3, [sp, #0]
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	2201      	movs	r2, #1
 8002754:	f7ff fed6 	bl	8002504 <I2C2_ReadBuffer>
 8002758:	4603      	mov	r3, r0
 800275a:	b29b      	uxth	r3, r3
}
 800275c:	4618      	mov	r0, r3
 800275e:	3710      	adds	r7, #16
 8002760:	46bd      	mov	sp, r7
 8002762:	bd80      	pop	{r7, pc}

08002764 <MFX_IO_Delay>:
  * @brief  MFX delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void MFX_IO_Delay(uint32_t Delay)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f002 fb8b 	bl	8004e88 <HAL_Delay>
}
 8002772:	bf00      	nop
 8002774:	3708      	adds	r7, #8
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
	...

0800277c <FMC_BANK1_MspInit>:
  * @brief  Initializes FMC_BANK1_LCD_IO MSP.
  * @param  None
  * @retval None
  */
void FMC_BANK1_MspInit(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b08c      	sub	sp, #48	; 0x30
 8002780:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_Init_Structure;

  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002782:	4b38      	ldr	r3, [pc, #224]	; (8002864 <FMC_BANK1_MspInit+0xe8>)
 8002784:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002786:	4a37      	ldr	r2, [pc, #220]	; (8002864 <FMC_BANK1_MspInit+0xe8>)
 8002788:	f043 0301 	orr.w	r3, r3, #1
 800278c:	6513      	str	r3, [r2, #80]	; 0x50
 800278e:	4b35      	ldr	r3, [pc, #212]	; (8002864 <FMC_BANK1_MspInit+0xe8>)
 8002790:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002792:	f003 0301 	and.w	r3, r3, #1
 8002796:	61bb      	str	r3, [r7, #24]
 8002798:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800279a:	4b32      	ldr	r3, [pc, #200]	; (8002864 <FMC_BANK1_MspInit+0xe8>)
 800279c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800279e:	4a31      	ldr	r2, [pc, #196]	; (8002864 <FMC_BANK1_MspInit+0xe8>)
 80027a0:	f043 0308 	orr.w	r3, r3, #8
 80027a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027a6:	4b2f      	ldr	r3, [pc, #188]	; (8002864 <FMC_BANK1_MspInit+0xe8>)
 80027a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027aa:	f003 0308 	and.w	r3, r3, #8
 80027ae:	617b      	str	r3, [r7, #20]
 80027b0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80027b2:	4b2c      	ldr	r3, [pc, #176]	; (8002864 <FMC_BANK1_MspInit+0xe8>)
 80027b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027b6:	4a2b      	ldr	r2, [pc, #172]	; (8002864 <FMC_BANK1_MspInit+0xe8>)
 80027b8:	f043 0310 	orr.w	r3, r3, #16
 80027bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027be:	4b29      	ldr	r3, [pc, #164]	; (8002864 <FMC_BANK1_MspInit+0xe8>)
 80027c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027c2:	f003 0310 	and.w	r3, r3, #16
 80027c6:	613b      	str	r3, [r7, #16]
 80027c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80027ca:	4b26      	ldr	r3, [pc, #152]	; (8002864 <FMC_BANK1_MspInit+0xe8>)
 80027cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027ce:	4a25      	ldr	r2, [pc, #148]	; (8002864 <FMC_BANK1_MspInit+0xe8>)
 80027d0:	f043 0320 	orr.w	r3, r3, #32
 80027d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027d6:	4b23      	ldr	r3, [pc, #140]	; (8002864 <FMC_BANK1_MspInit+0xe8>)
 80027d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027da:	f003 0320 	and.w	r3, r3, #32
 80027de:	60fb      	str	r3, [r7, #12]
 80027e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80027e2:	4b20      	ldr	r3, [pc, #128]	; (8002864 <FMC_BANK1_MspInit+0xe8>)
 80027e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027e6:	4a1f      	ldr	r2, [pc, #124]	; (8002864 <FMC_BANK1_MspInit+0xe8>)
 80027e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80027ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027ee:	4b1d      	ldr	r3, [pc, #116]	; (8002864 <FMC_BANK1_MspInit+0xe8>)
 80027f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027f6:	60bb      	str	r3, [r7, #8]
 80027f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027fa:	4b1a      	ldr	r3, [pc, #104]	; (8002864 <FMC_BANK1_MspInit+0xe8>)
 80027fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027fe:	4a19      	ldr	r2, [pc, #100]	; (8002864 <FMC_BANK1_MspInit+0xe8>)
 8002800:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002804:	6593      	str	r3, [r2, #88]	; 0x58
 8002806:	4b17      	ldr	r3, [pc, #92]	; (8002864 <FMC_BANK1_MspInit+0xe8>)
 8002808:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800280a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800280e:	607b      	str	r3, [r7, #4]
 8002810:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8002812:	f005 f827 	bl	8007864 <HAL_PWREx_EnableVddIO2>

  GPIO_Init_Structure.Mode      = GPIO_MODE_AF_PP;
 8002816:	2302      	movs	r3, #2
 8002818:	623b      	str	r3, [r7, #32]
  GPIO_Init_Structure.Pull      = GPIO_PULLUP;
 800281a:	2301      	movs	r3, #1
 800281c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_Init_Structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800281e:	2303      	movs	r3, #3
 8002820:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_Init_Structure.Alternate = GPIO_AF12_FMC;
 8002822:	230c      	movs	r3, #12
 8002824:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* GPIOD configuration */ /* GPIO_PIN_7 is  FMC_NE1 */
  GPIO_Init_Structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_8 | \
 8002826:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 800282a:	61fb      	str	r3, [r7, #28]
                              GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15 | GPIO_PIN_7;

  HAL_GPIO_Init(GPIOD, &GPIO_Init_Structure);
 800282c:	f107 031c 	add.w	r3, r7, #28
 8002830:	4619      	mov	r1, r3
 8002832:	480d      	ldr	r0, [pc, #52]	; (8002868 <FMC_BANK1_MspInit+0xec>)
 8002834:	f003 fe42 	bl	80064bc <HAL_GPIO_Init>




  /* GPIOE configuration */
  GPIO_Init_Structure.Pin   = GPIO_PIN_7     | \
 8002838:	f64f 7380 	movw	r3, #65408	; 0xff80
 800283c:	61fb      	str	r3, [r7, #28]
                              GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | \
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_Init_Structure);
 800283e:	f107 031c 	add.w	r3, r7, #28
 8002842:	4619      	mov	r1, r3
 8002844:	4809      	ldr	r0, [pc, #36]	; (800286c <FMC_BANK1_MspInit+0xf0>)
 8002846:	f003 fe39 	bl	80064bc <HAL_GPIO_Init>

  /* GPIOD configuration */
  GPIO_Init_Structure.Pin   = GPIO_PIN_13 ;
 800284a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800284e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_Init_Structure);
 8002850:	f107 031c 	add.w	r3, r7, #28
 8002854:	4619      	mov	r1, r3
 8002856:	4804      	ldr	r0, [pc, #16]	; (8002868 <FMC_BANK1_MspInit+0xec>)
 8002858:	f003 fe30 	bl	80064bc <HAL_GPIO_Init>

}
 800285c:	bf00      	nop
 800285e:	3730      	adds	r7, #48	; 0x30
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}
 8002864:	40021000 	.word	0x40021000
 8002868:	48000c00 	.word	0x48000c00
 800286c:	48001000 	.word	0x48001000

08002870 <FMC_BANK1_Init>:
  * @brief  Initializes LCD IO.
  * @param  None
  * @retval None
  */
void FMC_BANK1_Init(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b0a4      	sub	sp, #144	; 0x90
 8002874:	af00      	add	r7, sp, #0
  FMC_NORSRAM_TimingTypeDef sram_timing;
  FMC_NORSRAM_TimingTypeDef sram_timing_write;

  /*** Configure the SRAM Bank 1 ***/
  /* Configure IPs */
  hsram.Instance  = FMC_NORSRAM_DEVICE;
 8002876:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 800287a:	643b      	str	r3, [r7, #64]	; 0x40
  hsram.Extended  = FMC_NORSRAM_EXTENDED_DEVICE;
 800287c:	4b26      	ldr	r3, [pc, #152]	; (8002918 <FMC_BANK1_Init+0xa8>)
 800287e:	647b      	str	r3, [r7, #68]	; 0x44


  /* Timing for READING */

  sram_timing.AddressSetupTime       = 1;
 8002880:	2301      	movs	r3, #1
 8002882:	623b      	str	r3, [r7, #32]
  sram_timing.AddressHoldTime        = 1;
 8002884:	2301      	movs	r3, #1
 8002886:	627b      	str	r3, [r7, #36]	; 0x24
  sram_timing.DataSetupTime          = 1;
 8002888:	2301      	movs	r3, #1
 800288a:	62bb      	str	r3, [r7, #40]	; 0x28
  sram_timing.BusTurnAroundDuration  = 0;
 800288c:	2300      	movs	r3, #0
 800288e:	633b      	str	r3, [r7, #48]	; 0x30
  sram_timing.CLKDivision            = 2;
 8002890:	2302      	movs	r3, #2
 8002892:	637b      	str	r3, [r7, #52]	; 0x34
  sram_timing.DataLatency            = 2;
 8002894:	2302      	movs	r3, #2
 8002896:	63bb      	str	r3, [r7, #56]	; 0x38
  sram_timing.AccessMode             = FMC_ACCESS_MODE_A;
 8002898:	2300      	movs	r3, #0
 800289a:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* Timing for WRITING */
  sram_timing_write.AddressSetupTime      = 5;
 800289c:	2305      	movs	r3, #5
 800289e:	603b      	str	r3, [r7, #0]
  sram_timing_write.AddressHoldTime       = 1;
 80028a0:	2301      	movs	r3, #1
 80028a2:	607b      	str	r3, [r7, #4]
  sram_timing_write.DataSetupTime         = 3;
 80028a4:	2303      	movs	r3, #3
 80028a6:	60bb      	str	r3, [r7, #8]
  sram_timing_write.BusTurnAroundDuration = 2;
 80028a8:	2302      	movs	r3, #2
 80028aa:	613b      	str	r3, [r7, #16]
  sram_timing_write.CLKDivision           = 2;
 80028ac:	2302      	movs	r3, #2
 80028ae:	617b      	str	r3, [r7, #20]
  sram_timing_write.DataLatency           = 2;
 80028b0:	2302      	movs	r3, #2
 80028b2:	61bb      	str	r3, [r7, #24]
  sram_timing_write.AccessMode            = FMC_ACCESS_MODE_A;
 80028b4:	2300      	movs	r3, #0
 80028b6:	61fb      	str	r3, [r7, #28]


  hsram.Init.NSBank             = FMC_NORSRAM_BANK1;
 80028b8:	2300      	movs	r3, #0
 80028ba:	64bb      	str	r3, [r7, #72]	; 0x48
  hsram.Init.DataAddressMux     = FMC_DATA_ADDRESS_MUX_DISABLE;
 80028bc:	2300      	movs	r3, #0
 80028be:	64fb      	str	r3, [r7, #76]	; 0x4c
  hsram.Init.MemoryType         = FMC_MEMORY_TYPE_SRAM;
 80028c0:	2300      	movs	r3, #0
 80028c2:	653b      	str	r3, [r7, #80]	; 0x50
  hsram.Init.MemoryDataWidth    = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 80028c4:	2310      	movs	r3, #16
 80028c6:	657b      	str	r3, [r7, #84]	; 0x54
  hsram.Init.BurstAccessMode    = FMC_BURST_ACCESS_MODE_DISABLE;
 80028c8:	2300      	movs	r3, #0
 80028ca:	65bb      	str	r3, [r7, #88]	; 0x58
  hsram.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 80028cc:	2300      	movs	r3, #0
 80028ce:	65fb      	str	r3, [r7, #92]	; 0x5c
  hsram.Init.WaitSignalActive   = FMC_WAIT_TIMING_BEFORE_WS;
 80028d0:	2300      	movs	r3, #0
 80028d2:	663b      	str	r3, [r7, #96]	; 0x60
  hsram.Init.WriteOperation     = FMC_WRITE_OPERATION_ENABLE;
 80028d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028d8:	667b      	str	r3, [r7, #100]	; 0x64
  hsram.Init.WaitSignal         = FMC_WAIT_SIGNAL_DISABLE;
 80028da:	2300      	movs	r3, #0
 80028dc:	66bb      	str	r3, [r7, #104]	; 0x68
  hsram.Init.ExtendedMode       = FMC_EXTENDED_MODE_DISABLE;
 80028de:	2300      	movs	r3, #0
 80028e0:	66fb      	str	r3, [r7, #108]	; 0x6c
  hsram.Init.AsynchronousWait   = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 80028e2:	2300      	movs	r3, #0
 80028e4:	673b      	str	r3, [r7, #112]	; 0x70
  hsram.Init.WriteBurst         = FMC_WRITE_BURST_DISABLE;
 80028e6:	2300      	movs	r3, #0
 80028e8:	677b      	str	r3, [r7, #116]	; 0x74
  hsram.Init.PageSize           = FMC_PAGE_SIZE_NONE;
 80028ea:	2300      	movs	r3, #0
 80028ec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  hsram.Init.WriteFifo          = FMC_WRITE_FIFO_DISABLE;
 80028f0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80028f4:	67fb      	str	r3, [r7, #124]	; 0x7c
  hsram.Init.ContinuousClock    = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 80028f6:	2300      	movs	r3, #0
 80028f8:	67bb      	str	r3, [r7, #120]	; 0x78
  /* Initialize the SRAM controller */
  FMC_BANK1_MspInit();
 80028fa:	f7ff ff3f 	bl	800277c <FMC_BANK1_MspInit>
  HAL_SRAM_Init(&hsram, &sram_timing, &sram_timing_write);
 80028fe:	463a      	mov	r2, r7
 8002900:	f107 0120 	add.w	r1, r7, #32
 8002904:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002908:	4618      	mov	r0, r3
 800290a:	f006 faf7 	bl	8008efc <HAL_SRAM_Init>

}
 800290e:	bf00      	nop
 8002910:	3790      	adds	r7, #144	; 0x90
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	a0000104 	.word	0xa0000104

0800291c <FMC_BANK1_WriteData>:
  * @brief  Writes register value.
  * @param  Data: Data to be written
  * @retval None
  */
static void FMC_BANK1_WriteData(uint16_t Data)
{
 800291c:	b480      	push	{r7}
 800291e:	b083      	sub	sp, #12
 8002920:	af00      	add	r7, sp, #0
 8002922:	4603      	mov	r3, r0
 8002924:	80fb      	strh	r3, [r7, #6]
  /* Write 16-bit Reg */
  LCD_ADDR->REG = Data;
 8002926:	4a04      	ldr	r2, [pc, #16]	; (8002938 <FMC_BANK1_WriteData+0x1c>)
 8002928:	88fb      	ldrh	r3, [r7, #6]
 800292a:	8013      	strh	r3, [r2, #0]
}
 800292c:	bf00      	nop
 800292e:	370c      	adds	r7, #12
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr
 8002938:	60080000 	.word	0x60080000

0800293c <FMC_BANK1_WriteReg>:
  * @brief  Writes register address.
  * @param  Reg: Register to be written
  * @retval None
  */
static void FMC_BANK1_WriteReg(uint8_t Reg)
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
 8002942:	4603      	mov	r3, r0
 8002944:	71fb      	strb	r3, [r7, #7]
  /* Write 16-bit Index, then write register */
  FMC_BANK1_ADDR->REG = Reg;
 8002946:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 800294a:	79fa      	ldrb	r2, [r7, #7]
 800294c:	b292      	uxth	r2, r2
 800294e:	801a      	strh	r2, [r3, #0]
}
 8002950:	bf00      	nop
 8002952:	370c      	adds	r7, #12
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr

0800295c <FMC_BANK1_ReadData>:
  * @brief  Reads register value.
  * @param  None
  * @retval Read value
  */
static uint16_t FMC_BANK1_ReadData(void)
{
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0
  return LCD_ADDR->REG;
 8002960:	4b03      	ldr	r3, [pc, #12]	; (8002970 <FMC_BANK1_ReadData+0x14>)
 8002962:	881b      	ldrh	r3, [r3, #0]
 8002964:	b29b      	uxth	r3, r3
}
 8002966:	4618      	mov	r0, r3
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr
 8002970:	60080000 	.word	0x60080000

08002974 <LCD_IO_Init>:
  * @brief  Initializes LCD low level.
  * @param  None
  * @retval None
  */
void LCD_IO_Init(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	af00      	add	r7, sp, #0
  FMC_BANK1_Init();
 8002978:	f7ff ff7a 	bl	8002870 <FMC_BANK1_Init>
}
 800297c:	bf00      	nop
 800297e:	bd80      	pop	{r7, pc}

08002980 <LCD_IO_WriteData>:
  * @brief  Writes data on LCD data register.
  * @param  Data: Data to be written
  * @retval None
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b082      	sub	sp, #8
 8002984:	af00      	add	r7, sp, #0
 8002986:	4603      	mov	r3, r0
 8002988:	80fb      	strh	r3, [r7, #6]
  /* Write 16-bit Reg */
  FMC_BANK1_WriteData(RegValue);
 800298a:	88fb      	ldrh	r3, [r7, #6]
 800298c:	4618      	mov	r0, r3
 800298e:	f7ff ffc5 	bl	800291c <FMC_BANK1_WriteData>
}
 8002992:	bf00      	nop
 8002994:	3708      	adds	r7, #8
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}

0800299a <LCD_IO_WriteReg>:
  * @brief  Writes register on LCD register.
  * @param  Reg: Register to be written
  * @retval None
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 800299a:	b580      	push	{r7, lr}
 800299c:	b082      	sub	sp, #8
 800299e:	af00      	add	r7, sp, #0
 80029a0:	4603      	mov	r3, r0
 80029a2:	71fb      	strb	r3, [r7, #7]
  /* Write 16-bit Index, then Write Reg */
  FMC_BANK1_WriteReg(Reg);
 80029a4:	79fb      	ldrb	r3, [r7, #7]
 80029a6:	4618      	mov	r0, r3
 80029a8:	f7ff ffc8 	bl	800293c <FMC_BANK1_WriteReg>
}
 80029ac:	bf00      	nop
 80029ae:	3708      	adds	r7, #8
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}

080029b4 <LCD_IO_ReadData>:
  * @brief  Reads data from LCD data register.
  * @param  None
  * @retval Read data.
  */
uint16_t LCD_IO_ReadData(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0
  return FMC_BANK1_ReadData();
 80029b8:	f7ff ffd0 	bl	800295c <FMC_BANK1_ReadData>
 80029bc:	4603      	mov	r3, r0
}
 80029be:	4618      	mov	r0, r3
 80029c0:	bd80      	pop	{r7, pc}

080029c2 <LCD_IO_Delay>:
  * @brief  LCD delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void LCD_IO_Delay(uint32_t Delay)
{
 80029c2:	b580      	push	{r7, lr}
 80029c4:	b082      	sub	sp, #8
 80029c6:	af00      	add	r7, sp, #0
 80029c8:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80029ca:	6878      	ldr	r0, [r7, #4]
 80029cc:	f002 fa5c 	bl	8004e88 <HAL_Delay>
}
 80029d0:	bf00      	nop
 80029d2:	3708      	adds	r7, #8
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}

080029d8 <BSP_CAMERA_Init>:
  * @param  Resolution : camera sensor requested resolution (x, y) : standard resolution
  *         naming QQVGA, QVGA, VGA ...
  * @retval Camera status
  */
uint8_t BSP_CAMERA_Init(uint32_t Resolution)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b08e      	sub	sp, #56	; 0x38
 80029dc:	af02      	add	r7, sp, #8
 80029de:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef *phdcmi;
  uint8_t status = CAMERA_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	OV5640_IO_t              IOCtx;
	static OV5640_Object_t   OV5640Obj;

	/* Configure the audio driver */
	IOCtx.Address     = 0x78U; //# CAMERA_OV5640_ADDRESS
 80029e6:	2378      	movs	r3, #120	; 0x78
 80029e8:	833b      	strh	r3, [r7, #24]
	IOCtx.Init        = I2C2_Init;
 80029ea:	4b54      	ldr	r3, [pc, #336]	; (8002b3c <BSP_CAMERA_Init+0x164>)
 80029ec:	613b      	str	r3, [r7, #16]
	IOCtx.DeInit      = I2C2_DeInit;
 80029ee:	4b54      	ldr	r3, [pc, #336]	; (8002b40 <BSP_CAMERA_Init+0x168>)
 80029f0:	617b      	str	r3, [r7, #20]

  /* Get the DCMI handle structure */
  phdcmi = &hdcmi;
 80029f2:	4b54      	ldr	r3, [pc, #336]	; (8002b44 <BSP_CAMERA_Init+0x16c>)
 80029f4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize the IO functionalities */
  BSP_IO_Init();
 80029f6:	f000 f9d5 	bl	8002da4 <BSP_IO_Init>


  /*** Configures the DCMI to interface with the camera module ***/
  /* DCMI configuration */
  phdcmi->Init.CaptureRate      = DCMI_CR_ALL_FRAME;
 80029fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029fc:	2200      	movs	r2, #0
 80029fe:	615a      	str	r2, [r3, #20]
  phdcmi->Init.HSPolarity       = DCMI_HSPOLARITY_HIGH;
 8002a00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a02:	2240      	movs	r2, #64	; 0x40
 8002a04:	611a      	str	r2, [r3, #16]
  phdcmi->Init.SynchroMode      = DCMI_SYNCHRO_HARDWARE;
 8002a06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a08:	2200      	movs	r2, #0
 8002a0a:	605a      	str	r2, [r3, #4]
  phdcmi->Init.VSPolarity       = DCMI_VSPOLARITY_HIGH;
 8002a0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a0e:	2280      	movs	r2, #128	; 0x80
 8002a10:	60da      	str	r2, [r3, #12]
  phdcmi->Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8002a12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a14:	2200      	movs	r2, #0
 8002a16:	619a      	str	r2, [r3, #24]
  phdcmi->Init.PCKPolarity      = DCMI_PCKPOLARITY_RISING;
 8002a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a1a:	2220      	movs	r2, #32
 8002a1c:	609a      	str	r2, [r3, #8]
  phdcmi->Init.ByteSelectMode   = DCMI_BSM_ALL;
 8002a1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a20:	2200      	movs	r2, #0
 8002a22:	625a      	str	r2, [r3, #36]	; 0x24
  phdcmi->Init.LineSelectMode   = DCMI_LSM_ALL;
 8002a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a26:	2200      	movs	r2, #0
 8002a28:	62da      	str	r2, [r3, #44]	; 0x2c
  phdcmi->Init.JPEGMode			= DCMI_JPEG_ENABLE;
 8002a2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a2c:	2208      	movs	r2, #8
 8002a2e:	621a      	str	r2, [r3, #32]
  phdcmi->Instance              = DCMI;
 8002a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a32:	4a45      	ldr	r2, [pc, #276]	; (8002b48 <BSP_CAMERA_Init+0x170>)
 8002a34:	601a      	str	r2, [r3, #0]

  /* Camera initialization */
  BSP_CAMERA_MspInit(&hdcmi, NULL);
 8002a36:	2100      	movs	r1, #0
 8002a38:	4842      	ldr	r0, [pc, #264]	; (8002b44 <BSP_CAMERA_Init+0x16c>)
 8002a3a:	f000 f8a5 	bl	8002b88 <BSP_CAMERA_MspInit>

  uint32_t CameraId;
  if(OV5640_RegisterBusIO (&OV5640Obj, &IOCtx) != OV5640_OK)
 8002a3e:	f107 0310 	add.w	r3, r7, #16
 8002a42:	4619      	mov	r1, r3
 8002a44:	4841      	ldr	r0, [pc, #260]	; (8002b4c <BSP_CAMERA_Init+0x174>)
 8002a46:	f001 f957 	bl	8003cf8 <OV5640_RegisterBusIO>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d002      	beq.n	8002a56 <BSP_CAMERA_Init+0x7e>
  {
	  printf("OV5640_RegisterBusIO ERROR!\r\n");
 8002a50:	483f      	ldr	r0, [pc, #252]	; (8002b50 <BSP_CAMERA_Init+0x178>)
 8002a52:	f008 f969 	bl	800ad28 <puts>
  }
  /* Read ID of Camera module via I2C */
  if (OV5640_ReadID(&OV5640Obj, &CameraId) == OV5640_ID)
 8002a56:	f107 030c 	add.w	r3, r7, #12
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	483b      	ldr	r0, [pc, #236]	; (8002b4c <BSP_CAMERA_Init+0x174>)
 8002a5e:	f001 fc0b 	bl	8004278 <OV5640_ReadID>
 8002a62:	4603      	mov	r3, r0
 8002a64:	f245 6240 	movw	r2, #22080	; 0x5640
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d15d      	bne.n	8002b28 <BSP_CAMERA_Init+0x150>
  {
    /* Initialize the camera driver structure */
    //camera_drv = &ov5640_drv;
    CameraHwAddress = CAMERA_I2C_ADDRESS;
 8002a6c:	4b39      	ldr	r3, [pc, #228]	; (8002b54 <BSP_CAMERA_Init+0x17c>)
 8002a6e:	2278      	movs	r2, #120	; 0x78
 8002a70:	601a      	str	r2, [r3, #0]
    /* DCMI Initialization */
    HAL_DCMI_Init(phdcmi);
 8002a72:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002a74:	f002 fb70 	bl	8005158 <HAL_DCMI_Init>
    /* Camera Module Initialization via I2C to the wanted 'Resolution' */
    if (Resolution == CAMERA_R320x240)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d12d      	bne.n	8002ada <BSP_CAMERA_Init+0x102>
    {
      /* For 240x240 resolution, the OV9655 sensor is set to QVGA resolution
       * as OV9655 doesn't supports 240x240  resolution,
       * then DCMI is configured to output a 240x240 cropped window */
      OV5640_Init(&OV5640Obj, RESOLUTION_R320x240, OV5640_RGB565);
 8002a7e:	2200      	movs	r2, #0
 8002a80:	2101      	movs	r1, #1
 8002a82:	4832      	ldr	r0, [pc, #200]	; (8002b4c <BSP_CAMERA_Init+0x174>)
 8002a84:	f001 f95e 	bl	8003d44 <OV5640_Init>


      HAL_DCMI_ConfigCROP(phdcmi,
 8002a88:	23ef      	movs	r3, #239	; 0xef
 8002a8a:	9300      	str	r3, [sp, #0]
 8002a8c:	f240 13df 	movw	r3, #479	; 0x1df
 8002a90:	2200      	movs	r2, #0
 8002a92:	2128      	movs	r1, #40	; 0x28
 8002a94:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002a96:	f002 fdad 	bl	80055f4 <HAL_DCMI_ConfigCrop>
                          40,                 /* Crop in the middle of the VGA picture */
                          0,                 /* Same height (same number of lines: no need to crop vertically) */
                          (240 * 2) - 1,     /* 2 pixels clock needed to capture one pixel */
                          (240 * 1) - 1);    /* All 240 lines are captured */
      HAL_DCMI_EnableCROP(phdcmi);
 8002a9a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002a9c:	f002 fe16 	bl	80056cc <HAL_DCMI_EnableCrop>


      /* Set the RGB565 mode */
      MFX_IO_Write(CameraHwAddress, 0x12 /*OV9655_COM7*/, 0x63);
 8002aa0:	4b2c      	ldr	r3, [pc, #176]	; (8002b54 <BSP_CAMERA_Init+0x17c>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	b29b      	uxth	r3, r3
 8002aa6:	2263      	movs	r2, #99	; 0x63
 8002aa8:	2112      	movs	r1, #18
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f7ff fe18 	bl	80026e0 <MFX_IO_Write>
      MFX_IO_Write(CameraHwAddress, 0x40 /*OV9655_COM15*/, 0x10);
 8002ab0:	4b28      	ldr	r3, [pc, #160]	; (8002b54 <BSP_CAMERA_Init+0x17c>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	b29b      	uxth	r3, r3
 8002ab6:	2210      	movs	r2, #16
 8002ab8:	2140      	movs	r1, #64	; 0x40
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7ff fe10 	bl	80026e0 <MFX_IO_Write>
      /* Invert the HRef signal */
      MFX_IO_Write(CameraHwAddress, 0x15 /*OV9655_COM10*/, 0x08);
 8002ac0:	4b24      	ldr	r3, [pc, #144]	; (8002b54 <BSP_CAMERA_Init+0x17c>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	b29b      	uxth	r3, r3
 8002ac6:	2208      	movs	r2, #8
 8002ac8:	2115      	movs	r1, #21
 8002aca:	4618      	mov	r0, r3
 8002acc:	f7ff fe08 	bl	80026e0 <MFX_IO_Write>
      HAL_Delay(500);
 8002ad0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002ad4:	f002 f9d8 	bl	8004e88 <HAL_Delay>
 8002ad8:	e00b      	b.n	8002af2 <BSP_CAMERA_Init+0x11a>
    }
    else
    {
      camera_drv->Init(CameraHwAddress, Resolution);
 8002ada:	4b1f      	ldr	r3, [pc, #124]	; (8002b58 <BSP_CAMERA_Init+0x180>)
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a1c      	ldr	r2, [pc, #112]	; (8002b54 <BSP_CAMERA_Init+0x17c>)
 8002ae2:	6812      	ldr	r2, [r2, #0]
 8002ae4:	b292      	uxth	r2, r2
 8002ae6:	6879      	ldr	r1, [r7, #4]
 8002ae8:	4610      	mov	r0, r2
 8002aea:	4798      	blx	r3
      HAL_DCMI_DisableCROP(phdcmi);
 8002aec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002aee:	f002 fdc3 	bl	8005678 <HAL_DCMI_DisableCrop>
    }

    CameraCurrentResolution = Resolution;
 8002af2:	4a1a      	ldr	r2, [pc, #104]	; (8002b5c <BSP_CAMERA_Init+0x184>)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6013      	str	r3, [r2, #0]

    OV5640_SetLightMode(&OV5640Obj, OV5640_LIGHT_AUTO);
 8002af8:	2100      	movs	r1, #0
 8002afa:	4814      	ldr	r0, [pc, #80]	; (8002b4c <BSP_CAMERA_Init+0x174>)
 8002afc:	f001 fbea 	bl	80042d4 <OV5640_SetLightMode>
    OV5640_SetSaturation(&OV5640Obj, 0);
 8002b00:	2100      	movs	r1, #0
 8002b02:	4812      	ldr	r0, [pc, #72]	; (8002b4c <BSP_CAMERA_Init+0x174>)
 8002b04:	f001 fd36 	bl	8004574 <OV5640_SetSaturation>
    OV5640_SetBrightness(&OV5640Obj, 0);
 8002b08:	2100      	movs	r1, #0
 8002b0a:	4810      	ldr	r0, [pc, #64]	; (8002b4c <BSP_CAMERA_Init+0x174>)
 8002b0c:	f001 fcea 	bl	80044e4 <OV5640_SetBrightness>
    OV5640_SetHueDegree(&OV5640Obj, 1);
 8002b10:	2101      	movs	r1, #1
 8002b12:	480e      	ldr	r0, [pc, #56]	; (8002b4c <BSP_CAMERA_Init+0x174>)
 8002b14:	f001 fd74 	bl	8004600 <OV5640_SetHueDegree>

    OV5640_SetPixelFormat(&OV5640Obj, OV5640_RGB565);
 8002b18:	2100      	movs	r1, #0
 8002b1a:	480c      	ldr	r0, [pc, #48]	; (8002b4c <BSP_CAMERA_Init+0x174>)
 8002b1c:	f001 f982 	bl	8003e24 <OV5640_SetPixelFormat>



    /* Return CAMERA_OK status */
    status = CAMERA_OK;
 8002b20:	2300      	movs	r3, #0
 8002b22:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002b26:	e002      	b.n	8002b2e <BSP_CAMERA_Init+0x156>
  }
  else
  {
    /* Return CAMERA_NOT_SUPPORTED status */
    status = CAMERA_NOT_SUPPORTED;
 8002b28:	2304      	movs	r3, #4
 8002b2a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return status;
 8002b2e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	3730      	adds	r7, #48	; 0x30
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop
 8002b3c:	080021d5 	.word	0x080021d5
 8002b40:	0800232d 	.word	0x0800232d
 8002b44:	20000270 	.word	0x20000270
 8002b48:	50050000 	.word	0x50050000
 8002b4c:	200001e4 	.word	0x200001e4
 8002b50:	0800b5d8 	.word	0x0800b5d8
 8002b54:	200001e0 	.word	0x200001e0
 8002b58:	200001d8 	.word	0x200001d8
 8002b5c:	200001dc 	.word	0x200001dc

08002b60 <BSP_CAMERA_Suspend>:
/**
  * @brief Suspend the CAMERA capture
  * @retval None
  */
void BSP_CAMERA_Suspend(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	af00      	add	r7, sp, #0
  /* Suspend the Camera Capture */
  HAL_DCMI_Suspend(&hdcmi);
 8002b64:	4802      	ldr	r0, [pc, #8]	; (8002b70 <BSP_CAMERA_Suspend+0x10>)
 8002b66:	f002 fc4f 	bl	8005408 <HAL_DCMI_Suspend>
}
 8002b6a:	bf00      	nop
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	20000270 	.word	0x20000270

08002b74 <BSP_CAMERA_Resume>:
/**
  * @brief Resume the CAMERA capture
  * @retval None
  */
void BSP_CAMERA_Resume(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	af00      	add	r7, sp, #0
  /* Start the Camera Capture */
  HAL_DCMI_Resume(&hdcmi);
 8002b78:	4802      	ldr	r0, [pc, #8]	; (8002b84 <BSP_CAMERA_Resume+0x10>)
 8002b7a:	f002 fc92 	bl	80054a2 <HAL_DCMI_Resume>
}
 8002b7e:	bf00      	nop
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	20000270 	.word	0x20000270

08002b88 <BSP_CAMERA_MspInit>:
  * @param  hdcmi: HDMI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_CAMERA_MspInit(DCMI_HandleTypeDef *hdcmi, void *Params)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b08e      	sub	sp, #56	; 0x38
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
 8002b90:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_handler;
  GPIO_InitTypeDef gpio_init_structure;

  /*** Enable peripherals and GPIO clocks ***/
  /* Enable DCMI clock */
  __HAL_RCC_DCMI_CLK_ENABLE();
 8002b92:	4b64      	ldr	r3, [pc, #400]	; (8002d24 <BSP_CAMERA_MspInit+0x19c>)
 8002b94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b96:	4a63      	ldr	r2, [pc, #396]	; (8002d24 <BSP_CAMERA_MspInit+0x19c>)
 8002b98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b9e:	4b61      	ldr	r3, [pc, #388]	; (8002d24 <BSP_CAMERA_MspInit+0x19c>)
 8002ba0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ba2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ba6:	623b      	str	r3, [r7, #32]
 8002ba8:	6a3b      	ldr	r3, [r7, #32]

  /* Enable DMA2 clock */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002baa:	4b5e      	ldr	r3, [pc, #376]	; (8002d24 <BSP_CAMERA_MspInit+0x19c>)
 8002bac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bae:	4a5d      	ldr	r2, [pc, #372]	; (8002d24 <BSP_CAMERA_MspInit+0x19c>)
 8002bb0:	f043 0302 	orr.w	r3, r3, #2
 8002bb4:	6493      	str	r3, [r2, #72]	; 0x48
 8002bb6:	4b5b      	ldr	r3, [pc, #364]	; (8002d24 <BSP_CAMERA_MspInit+0x19c>)
 8002bb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002bba:	f003 0302 	and.w	r3, r3, #2
 8002bbe:	61fb      	str	r3, [r7, #28]
 8002bc0:	69fb      	ldr	r3, [r7, #28]

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bc2:	4b58      	ldr	r3, [pc, #352]	; (8002d24 <BSP_CAMERA_MspInit+0x19c>)
 8002bc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bc6:	4a57      	ldr	r2, [pc, #348]	; (8002d24 <BSP_CAMERA_MspInit+0x19c>)
 8002bc8:	f043 0301 	orr.w	r3, r3, #1
 8002bcc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002bce:	4b55      	ldr	r3, [pc, #340]	; (8002d24 <BSP_CAMERA_MspInit+0x19c>)
 8002bd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bd2:	f003 0301 	and.w	r3, r3, #1
 8002bd6:	61bb      	str	r3, [r7, #24]
 8002bd8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002bda:	4b52      	ldr	r3, [pc, #328]	; (8002d24 <BSP_CAMERA_MspInit+0x19c>)
 8002bdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bde:	4a51      	ldr	r2, [pc, #324]	; (8002d24 <BSP_CAMERA_MspInit+0x19c>)
 8002be0:	f043 0310 	orr.w	r3, r3, #16
 8002be4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002be6:	4b4f      	ldr	r3, [pc, #316]	; (8002d24 <BSP_CAMERA_MspInit+0x19c>)
 8002be8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bea:	f003 0310 	and.w	r3, r3, #16
 8002bee:	617b      	str	r3, [r7, #20]
 8002bf0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002bf2:	4b4c      	ldr	r3, [pc, #304]	; (8002d24 <BSP_CAMERA_MspInit+0x19c>)
 8002bf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bf6:	4a4b      	ldr	r2, [pc, #300]	; (8002d24 <BSP_CAMERA_MspInit+0x19c>)
 8002bf8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002bfc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002bfe:	4b49      	ldr	r3, [pc, #292]	; (8002d24 <BSP_CAMERA_MspInit+0x19c>)
 8002c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c06:	613b      	str	r3, [r7, #16]
 8002c08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8002c0a:	4b46      	ldr	r3, [pc, #280]	; (8002d24 <BSP_CAMERA_MspInit+0x19c>)
 8002c0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c0e:	4a45      	ldr	r2, [pc, #276]	; (8002d24 <BSP_CAMERA_MspInit+0x19c>)
 8002c10:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c16:	4b43      	ldr	r3, [pc, #268]	; (8002d24 <BSP_CAMERA_MspInit+0x19c>)
 8002c18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c1e:	60fb      	str	r3, [r7, #12]
 8002c20:	68fb      	ldr	r3, [r7, #12]

  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_4);
 8002c22:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002c26:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8002c2a:	2000      	movs	r0, #0
 8002c2c:	f005 fb44 	bl	80082b8 <HAL_RCC_MCOConfig>
  __HAL_RCC_HSI48_ENABLE();
 8002c30:	4b3c      	ldr	r3, [pc, #240]	; (8002d24 <BSP_CAMERA_MspInit+0x19c>)
 8002c32:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002c36:	4a3b      	ldr	r2, [pc, #236]	; (8002d24 <BSP_CAMERA_MspInit+0x19c>)
 8002c38:	f043 0301 	orr.w	r3, r3, #1
 8002c3c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  HAL_Delay(10); // HSI48 should start in 10ms
 8002c40:	200a      	movs	r0, #10
 8002c42:	f002 f921 	bl	8004e88 <HAL_Delay>


  /*** Configure the GPIO ***/
  /* Configure DCMI GPIO as alternate function */
  gpio_init_structure.Pin       = GPIO_PIN_5;
 8002c46:	2320      	movs	r3, #32
 8002c48:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002c4a:	2302      	movs	r3, #2
 8002c4c:	62bb      	str	r3, [r7, #40]	; 0x28
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 8002c52:	2303      	movs	r3, #3
 8002c54:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF10_DCMI;
 8002c56:	230a      	movs	r3, #10
 8002c58:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8002c5a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c5e:	4619      	mov	r1, r3
 8002c60:	4831      	ldr	r0, [pc, #196]	; (8002d28 <BSP_CAMERA_MspInit+0x1a0>)
 8002c62:	f003 fc2b 	bl	80064bc <HAL_GPIO_Init>


  gpio_init_structure.Pin       = GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_9 | \
 8002c66:	f645 7320 	movw	r3, #24352	; 0x5f20
 8002c6a:	627b      	str	r3, [r7, #36]	; 0x24
                                  GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_14;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002c6c:	2302      	movs	r3, #2
 8002c6e:	62bb      	str	r3, [r7, #40]	; 0x28
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8002c70:	2300      	movs	r3, #0
 8002c72:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 8002c74:	2303      	movs	r3, #3
 8002c76:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF10_DCMI;
 8002c78:	230a      	movs	r3, #10
 8002c7a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &gpio_init_structure);
 8002c7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c80:	4619      	mov	r1, r3
 8002c82:	482a      	ldr	r0, [pc, #168]	; (8002d2c <BSP_CAMERA_MspInit+0x1a4>)
 8002c84:	f003 fc1a 	bl	80064bc <HAL_GPIO_Init>

  gpio_init_structure.Pin       = GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_7;
 8002c88:	23b0      	movs	r3, #176	; 0xb0
 8002c8a:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002c8c:	2302      	movs	r3, #2
 8002c8e:	62bb      	str	r3, [r7, #40]	; 0x28
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8002c90:	2300      	movs	r3, #0
 8002c92:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 8002c94:	2303      	movs	r3, #3
 8002c96:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF10_DCMI;
 8002c98:	230a      	movs	r3, #10
 8002c9a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 8002c9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	4823      	ldr	r0, [pc, #140]	; (8002d30 <BSP_CAMERA_MspInit+0x1a8>)
 8002ca4:	f003 fc0a 	bl	80064bc <HAL_GPIO_Init>

  /*** Configure the DMA ***/
  /* Set the parameters to be configured */
  hdma_handler.Instance                 = BSP_CAMERA_DMA_INSTANCE;
 8002ca8:	4b22      	ldr	r3, [pc, #136]	; (8002d34 <BSP_CAMERA_MspInit+0x1ac>)
 8002caa:	4a23      	ldr	r2, [pc, #140]	; (8002d38 <BSP_CAMERA_MspInit+0x1b0>)
 8002cac:	601a      	str	r2, [r3, #0]

  hdma_handler.Init.Request             = DMA_REQUEST_0;
 8002cae:	4b21      	ldr	r3, [pc, #132]	; (8002d34 <BSP_CAMERA_MspInit+0x1ac>)
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	605a      	str	r2, [r3, #4]
  hdma_handler.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8002cb4:	4b1f      	ldr	r3, [pc, #124]	; (8002d34 <BSP_CAMERA_MspInit+0x1ac>)
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	609a      	str	r2, [r3, #8]
  hdma_handler.Init.PeriphInc           = DMA_PINC_DISABLE;
 8002cba:	4b1e      	ldr	r3, [pc, #120]	; (8002d34 <BSP_CAMERA_MspInit+0x1ac>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	60da      	str	r2, [r3, #12]
  hdma_handler.Init.MemInc              = DMA_MINC_ENABLE;      /* Image captured by the DCMI is stored in memory */
 8002cc0:	4b1c      	ldr	r3, [pc, #112]	; (8002d34 <BSP_CAMERA_MspInit+0x1ac>)
 8002cc2:	2280      	movs	r2, #128	; 0x80
 8002cc4:	611a      	str	r2, [r3, #16]
  hdma_handler.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002cc6:	4b1b      	ldr	r3, [pc, #108]	; (8002d34 <BSP_CAMERA_MspInit+0x1ac>)
 8002cc8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ccc:	615a      	str	r2, [r3, #20]
  hdma_handler.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8002cce:	4b19      	ldr	r3, [pc, #100]	; (8002d34 <BSP_CAMERA_MspInit+0x1ac>)
 8002cd0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002cd4:	619a      	str	r2, [r3, #24]
  hdma_handler.Init.Mode                = DMA_CIRCULAR;
 8002cd6:	4b17      	ldr	r3, [pc, #92]	; (8002d34 <BSP_CAMERA_MspInit+0x1ac>)
 8002cd8:	2220      	movs	r2, #32
 8002cda:	61da      	str	r2, [r3, #28]
  hdma_handler.Init.Priority            = DMA_PRIORITY_HIGH;
 8002cdc:	4b15      	ldr	r3, [pc, #84]	; (8002d34 <BSP_CAMERA_MspInit+0x1ac>)
 8002cde:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002ce2:	621a      	str	r2, [r3, #32]

  /* Associate the initialized DMA handle to the DCMI handle */
  __HAL_LINKDMA(hdcmi, DMA_Handle, hdma_handler);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	4a13      	ldr	r2, [pc, #76]	; (8002d34 <BSP_CAMERA_MspInit+0x1ac>)
 8002ce8:	651a      	str	r2, [r3, #80]	; 0x50
 8002cea:	4a12      	ldr	r2, [pc, #72]	; (8002d34 <BSP_CAMERA_MspInit+0x1ac>)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6293      	str	r3, [r2, #40]	; 0x28

  /*** Configure the NVIC for DCMI and DMA ***/
  /* NVIC configuration for DCMI transfer complete interrupt */
  HAL_NVIC_SetPriority(DCMI_IRQn, 0x0F, 0);
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	210f      	movs	r1, #15
 8002cf4:	2055      	movs	r0, #85	; 0x55
 8002cf6:	f002 f9ea 	bl	80050ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DCMI_IRQn);
 8002cfa:	2055      	movs	r0, #85	; 0x55
 8002cfc:	f002 fa03 	bl	8005106 <HAL_NVIC_EnableIRQ>

  /* NVIC configuration for DMA2D transfer complete interrupt */
  HAL_NVIC_SetPriority(DMA2_Channel6_IRQn, 0x0F, 0);
 8002d00:	2200      	movs	r2, #0
 8002d02:	210f      	movs	r1, #15
 8002d04:	2044      	movs	r0, #68	; 0x44
 8002d06:	f002 f9e2 	bl	80050ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel6_IRQn);
 8002d0a:	2044      	movs	r0, #68	; 0x44
 8002d0c:	f002 f9fb 	bl	8005106 <HAL_NVIC_EnableIRQ>

  /* Configure the DMA stream */
  HAL_DMA_Init(hdcmi->DMA_Handle);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d14:	4618      	mov	r0, r3
 8002d16:	f002 fe85 	bl	8005a24 <HAL_DMA_Init>
}
 8002d1a:	bf00      	nop
 8002d1c:	3738      	adds	r7, #56	; 0x38
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	40021000 	.word	0x40021000
 8002d28:	48001000 	.word	0x48001000
 8002d2c:	48001c00 	.word	0x48001c00
 8002d30:	48002000 	.word	0x48002000
 8002d34:	2000020c 	.word	0x2000020c
 8002d38:	4002046c 	.word	0x4002046c

08002d3c <HAL_DCMI_LineEventCallback>:
  * @brief  Line event callback
  * @param  hdcmi: pointer to the DCMI handle
  * @retval None
  */
void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  BSP_CAMERA_LineEventCallback();
 8002d44:	f000 f804 	bl	8002d50 <BSP_CAMERA_LineEventCallback>
}
 8002d48:	bf00      	nop
 8002d4a:	3708      	adds	r7, #8
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}

08002d50 <BSP_CAMERA_LineEventCallback>:
/**
  * @brief  Line Event callback.
  * @retval None
  */
__weak void BSP_CAMERA_LineEventCallback(void)
{
 8002d50:	b480      	push	{r7}
 8002d52:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            the BSP_CAMERA_LineEventCallback can be implemented in the user file
   */
}
 8002d54:	bf00      	nop
 8002d56:	46bd      	mov	sp, r7
 8002d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5c:	4770      	bx	lr

08002d5e <HAL_DCMI_VsyncEventCallback>:
  * @brief  VSYNC event callback
  * @param  hdcmi: pointer to the DCMI handle
  * @retval None
  */
void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8002d5e:	b580      	push	{r7, lr}
 8002d60:	b082      	sub	sp, #8
 8002d62:	af00      	add	r7, sp, #0
 8002d64:	6078      	str	r0, [r7, #4]
  BSP_CAMERA_VsyncEventCallback();
 8002d66:	f000 f804 	bl	8002d72 <BSP_CAMERA_VsyncEventCallback>
}
 8002d6a:	bf00      	nop
 8002d6c:	3708      	adds	r7, #8
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}

08002d72 <BSP_CAMERA_VsyncEventCallback>:
/**
  * @brief  VSYNC Event callback.
  * @retval None
  */
__weak void BSP_CAMERA_VsyncEventCallback(void)
{
 8002d72:	b480      	push	{r7}
 8002d74:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            the BSP_CAMERA_VsyncEventCallback can be implemented in the user file
   */
}
 8002d76:	bf00      	nop
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr

08002d80 <HAL_DCMI_ErrorCallback>:
  * @brief  Error callback
  * @param  hdcmi: pointer to the DCMI handle
  * @retval None
  */
void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b082      	sub	sp, #8
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  BSP_CAMERA_ErrorCallback();
 8002d88:	f000 f804 	bl	8002d94 <BSP_CAMERA_ErrorCallback>
}
 8002d8c:	bf00      	nop
 8002d8e:	3708      	adds	r7, #8
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}

08002d94 <BSP_CAMERA_ErrorCallback>:
/**
  * @brief  Error callback.
  * @retval None
  */
__weak void BSP_CAMERA_ErrorCallback(void)
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            the BSP_CAMERA_ErrorCallback can be implemented in the user file
   */
}
 8002d98:	bf00      	nop
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr
	...

08002da4 <BSP_IO_Init>:
  *         then the SysTick interrupt must have higher priority (numerically lower)
  *         than the peripheral interrupt. Otherwise the caller ISR process will be blocked.
  * @retval IO_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_IO_Init(void)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b082      	sub	sp, #8
 8002da8:	af00      	add	r7, sp, #0
  uint8_t ret = IO_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	71fb      	strb	r3, [r7, #7]
  uint8_t mfxstm32l152_id = 0;
 8002dae:	2300      	movs	r3, #0
 8002db0:	71bb      	strb	r3, [r7, #6]

  if (io1_driver == NULL) /* Checks if MFX initialization has been already done */
 8002db2:	4b1a      	ldr	r3, [pc, #104]	; (8002e1c <BSP_IO_Init+0x78>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d128      	bne.n	8002e0c <BSP_IO_Init+0x68>
  {
    mfxstm32l152_idd_drv.WakeUp(IO1_I2C_ADDRESS);
 8002dba:	4b19      	ldr	r3, [pc, #100]	; (8002e20 <BSP_IO_Init+0x7c>)
 8002dbc:	695b      	ldr	r3, [r3, #20]
 8002dbe:	2084      	movs	r0, #132	; 0x84
 8002dc0:	4798      	blx	r3

    HAL_Delay(10);
 8002dc2:	200a      	movs	r0, #10
 8002dc4:	f002 f860 	bl	8004e88 <HAL_Delay>

    /* Read ID and verify the IO expander is ready */
    mfxstm32l152_id = mfxstm32l152_io_drv.ReadID(IO1_I2C_ADDRESS);
 8002dc8:	4b16      	ldr	r3, [pc, #88]	; (8002e24 <BSP_IO_Init+0x80>)
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	2084      	movs	r0, #132	; 0x84
 8002dce:	4798      	blx	r3
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	71bb      	strb	r3, [r7, #6]

    if ((mfxstm32l152_id == MFXSTM32L152_ID_1) || (mfxstm32l152_id == MFXSTM32L152_ID_2))
 8002dd4:	79bb      	ldrb	r3, [r7, #6]
 8002dd6:	2b7b      	cmp	r3, #123	; 0x7b
 8002dd8:	d002      	beq.n	8002de0 <BSP_IO_Init+0x3c>
 8002dda:	79bb      	ldrb	r3, [r7, #6]
 8002ddc:	2b79      	cmp	r3, #121	; 0x79
 8002dde:	d117      	bne.n	8002e10 <BSP_IO_Init+0x6c>
    {
      /* Initialize the MFX */
      io1_driver = &mfxstm32l152_io_drv;
 8002de0:	4b0e      	ldr	r3, [pc, #56]	; (8002e1c <BSP_IO_Init+0x78>)
 8002de2:	4a10      	ldr	r2, [pc, #64]	; (8002e24 <BSP_IO_Init+0x80>)
 8002de4:	601a      	str	r2, [r3, #0]

      /* Initialize the MFX IO driver structure  */
      if (io1_driver->Init != NULL)
 8002de6:	4b0d      	ldr	r3, [pc, #52]	; (8002e1c <BSP_IO_Init+0x78>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d00f      	beq.n	8002e10 <BSP_IO_Init+0x6c>
      {
        io1_driver->Init(IO1_I2C_ADDRESS);
 8002df0:	4b0a      	ldr	r3, [pc, #40]	; (8002e1c <BSP_IO_Init+0x78>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	2084      	movs	r0, #132	; 0x84
 8002df8:	4798      	blx	r3
        io1_driver->Start(IO1_I2C_ADDRESS, IO1_PIN_ALL >> IO1_PIN_OFFSET);
 8002dfa:	4b08      	ldr	r3, [pc, #32]	; (8002e1c <BSP_IO_Init+0x78>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	68db      	ldr	r3, [r3, #12]
 8002e00:	4909      	ldr	r1, [pc, #36]	; (8002e28 <BSP_IO_Init+0x84>)
 8002e02:	2084      	movs	r0, #132	; 0x84
 8002e04:	4798      	blx	r3

        ret = IO_OK;
 8002e06:	2300      	movs	r3, #0
 8002e08:	71fb      	strb	r3, [r7, #7]
 8002e0a:	e001      	b.n	8002e10 <BSP_IO_Init+0x6c>
      }
    }
  }
  else
  {
    ret = IO_ALREADY_INITIALIZED;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	71fb      	strb	r3, [r7, #7]
  }

  return ret;
 8002e10:	79fb      	ldrb	r3, [r7, #7]
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3708      	adds	r7, #8
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	20000254 	.word	0x20000254
 8002e20:	2000002c 	.word	0x2000002c
 8002e24:	20000000 	.word	0x20000000
 8002e28:	000301ff 	.word	0x000301ff

08002e2c <BSP_IO_ConfigPin>:
  *            @arg  IO_MODE_IT_LOW_LEVEL
  *            @arg  IO_MODE_IT_HIGH_LEVEL
  * @retval IO_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_IO_ConfigPin(uint32_t IO_Pin, IO_ModeTypedef IO_Mode)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
 8002e34:	460b      	mov	r3, r1
 8002e36:	70fb      	strb	r3, [r7, #3]
  uint32_t io1_pin = 0;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	60fb      	str	r3, [r7, #12]

  io1_pin = (IO_Pin & IO1_PIN_ALL) >> IO1_PIN_OFFSET;
 8002e3c:	687a      	ldr	r2, [r7, #4]
 8002e3e:	4b07      	ldr	r3, [pc, #28]	; (8002e5c <BSP_IO_ConfigPin+0x30>)
 8002e40:	4013      	ands	r3, r2
 8002e42:	60fb      	str	r3, [r7, #12]


  /* Configure the selected IO Expander 1 pin(s) mode */
  io1_driver->Config(IO1_I2C_ADDRESS, io1_pin, IO_Mode);
 8002e44:	4b06      	ldr	r3, [pc, #24]	; (8002e60 <BSP_IO_ConfigPin+0x34>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	691b      	ldr	r3, [r3, #16]
 8002e4a:	78fa      	ldrb	r2, [r7, #3]
 8002e4c:	68f9      	ldr	r1, [r7, #12]
 8002e4e:	2084      	movs	r0, #132	; 0x84
 8002e50:	4798      	blx	r3

  return IO_OK;
 8002e52:	2300      	movs	r3, #0
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3710      	adds	r7, #16
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	000301ff 	.word	0x000301ff
 8002e60:	20000254 	.word	0x20000254

08002e64 <BSP_IO_WritePin>:
  *          This parameter can be any combination of the IO pins.
  * @param  PinState: New pins state to write
  * @retval None
  */
void BSP_IO_WritePin(uint32_t IO_Pin, uint8_t PinState)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b084      	sub	sp, #16
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	460b      	mov	r3, r1
 8002e6e:	70fb      	strb	r3, [r7, #3]
  uint32_t io1_pin = 0;
 8002e70:	2300      	movs	r3, #0
 8002e72:	60fb      	str	r3, [r7, #12]

  io1_pin = (IO_Pin & IO1_PIN_ALL) >> IO1_PIN_OFFSET;
 8002e74:	687a      	ldr	r2, [r7, #4]
 8002e76:	4b07      	ldr	r3, [pc, #28]	; (8002e94 <BSP_IO_WritePin+0x30>)
 8002e78:	4013      	ands	r3, r2
 8002e7a:	60fb      	str	r3, [r7, #12]

  /* Sets the IO Expander 1 selected pins state */
  io1_driver->WritePin(IO1_I2C_ADDRESS, io1_pin, PinState);
 8002e7c:	4b06      	ldr	r3, [pc, #24]	; (8002e98 <BSP_IO_WritePin+0x34>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	695b      	ldr	r3, [r3, #20]
 8002e82:	78fa      	ldrb	r2, [r7, #3]
 8002e84:	68f9      	ldr	r1, [r7, #12]
 8002e86:	2084      	movs	r0, #132	; 0x84
 8002e88:	4798      	blx	r3

}
 8002e8a:	bf00      	nop
 8002e8c:	3710      	adds	r7, #16
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	bd80      	pop	{r7, pc}
 8002e92:	bf00      	nop
 8002e94:	000301ff 	.word	0x000301ff
 8002e98:	20000254 	.word	0x20000254

08002e9c <BSP_LCD_Init>:
  * @brief  Initializes the LCD.
  * @param  None
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	af00      	add	r7, sp, #0
  return (BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE));
 8002ea0:	2001      	movs	r0, #1
 8002ea2:	f000 f803 	bl	8002eac <BSP_LCD_InitEx>
 8002ea6:	4603      	mov	r3, r0
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	bd80      	pop	{r7, pc}

08002eac <BSP_LCD_InitEx>:
  * @brief  Initializes the LCD with a given orientation.
  * @param  orientation: LCD_ORIENTATION_PORTRAIT or LCD_ORIENTATION_LANDSCAPE
  * @retval LCD state
  */
uint8_t BSP_LCD_InitEx(uint32_t orientation)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  uint8_t ret = LCD_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	73fb      	strb	r3, [r7, #15]
  uint32_t i = 0;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	60bb      	str	r3, [r7, #8]

  if (bsp_lcd_initialized == 1)
 8002ebc:	4b30      	ldr	r3, [pc, #192]	; (8002f80 <BSP_LCD_InitEx+0xd4>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	2b01      	cmp	r3, #1
 8002ec2:	d102      	bne.n	8002eca <BSP_LCD_InitEx+0x1e>
  {
    ret = LCD_OK;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	73fb      	strb	r3, [r7, #15]
 8002ec8:	e054      	b.n	8002f74 <BSP_LCD_InitEx+0xc8>
  }
  else
  {
    /* Initialize LCD special pins GPIOs */
    BSP_LCD_MspInit();
 8002eca:	f000 f89f 	bl	800300c <BSP_LCD_MspInit>

    /* LCD Power On */
    HAL_GPIO_WritePin(LCD_PWR_CTRL_GPIO_PORT, LCD_PWR_CTRL_PIN, GPIO_PIN_RESET);
 8002ece:	2200      	movs	r2, #0
 8002ed0:	2101      	movs	r1, #1
 8002ed2:	482c      	ldr	r0, [pc, #176]	; (8002f84 <BSP_LCD_InitEx+0xd8>)
 8002ed4:	f003 fd76 	bl	80069c4 <HAL_GPIO_WritePin>

    /* Default value for draw propriety */
    DrawProp.BackColor = 0xFFFF;
 8002ed8:	4b2b      	ldr	r3, [pc, #172]	; (8002f88 <BSP_LCD_InitEx+0xdc>)
 8002eda:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002ede:	605a      	str	r2, [r3, #4]
    DrawProp.pFont     = &Font24;
 8002ee0:	4b29      	ldr	r3, [pc, #164]	; (8002f88 <BSP_LCD_InitEx+0xdc>)
 8002ee2:	4a2a      	ldr	r2, [pc, #168]	; (8002f8c <BSP_LCD_InitEx+0xe0>)
 8002ee4:	609a      	str	r2, [r3, #8]
    DrawProp.TextColor = 0x0000;
 8002ee6:	4b28      	ldr	r3, [pc, #160]	; (8002f88 <BSP_LCD_InitEx+0xdc>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	601a      	str	r2, [r3, #0]

    if ((WakeUpFromStandby == RESET) && (WakeUpFromShutdown == RESET))
 8002eec:	4b28      	ldr	r3, [pc, #160]	; (8002f90 <BSP_LCD_InitEx+0xe4>)
 8002eee:	781b      	ldrb	r3, [r3, #0]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d108      	bne.n	8002f06 <BSP_LCD_InitEx+0x5a>
 8002ef4:	4b27      	ldr	r3, [pc, #156]	; (8002f94 <BSP_LCD_InitEx+0xe8>)
 8002ef6:	781b      	ldrb	r3, [r3, #0]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d104      	bne.n	8002f06 <BSP_LCD_InitEx+0x5a>
    {
      /* Backlight control signal assertion */
      HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8002efc:	2201      	movs	r2, #1
 8002efe:	2101      	movs	r1, #1
 8002f00:	4825      	ldr	r0, [pc, #148]	; (8002f98 <BSP_LCD_InitEx+0xec>)
 8002f02:	f003 fd5f 	bl	80069c4 <HAL_GPIO_WritePin>
    }

    /* Reset the LCD */
    BSP_LCD_Reset();
 8002f06:	f000 f851 	bl	8002fac <BSP_LCD_Reset>

    if (ST7789H2_drv.ReadID() == ST7789H2_ID)
 8002f0a:	4b24      	ldr	r3, [pc, #144]	; (8002f9c <BSP_LCD_InitEx+0xf0>)
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	4798      	blx	r3
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b85      	cmp	r3, #133	; 0x85
 8002f14:	d12e      	bne.n	8002f74 <BSP_LCD_InitEx+0xc8>
    {
      LcdDrv = &ST7789H2_drv;
 8002f16:	4b22      	ldr	r3, [pc, #136]	; (8002fa0 <BSP_LCD_InitEx+0xf4>)
 8002f18:	4a20      	ldr	r2, [pc, #128]	; (8002f9c <BSP_LCD_InitEx+0xf0>)
 8002f1a:	601a      	str	r2, [r3, #0]

      /* LCD Init */
      LcdDrv->Init();
 8002f1c:	4b20      	ldr	r3, [pc, #128]	; (8002fa0 <BSP_LCD_InitEx+0xf4>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4798      	blx	r3

      /* Fill LCD frame memory with white pixels (or black pixels if INIT_BLACK_LCD is enabled) */
      ST7789H2_WriteReg(ST7789H2_WRITE_RAM, (uint8_t *)NULL, 0);  /* RAM Write Data */
 8002f24:	2200      	movs	r2, #0
 8002f26:	2100      	movs	r1, #0
 8002f28:	202c      	movs	r0, #44	; 0x2c
 8002f2a:	f7fe ff16 	bl	8001d5a <ST7789H2_WriteReg>
      for (i = 0; i < (ST7789H2_LCD_PIXEL_WIDTH * ST7789H2_LCD_PIXEL_HEIGHT); i++)
 8002f2e:	2300      	movs	r3, #0
 8002f30:	60bb      	str	r3, [r7, #8]
 8002f32:	e006      	b.n	8002f42 <BSP_LCD_InitEx+0x96>
      {
#if defined(INIT_BLACK_LCD)
        LCD_IO_WriteData(0x0);
#else
        LCD_IO_WriteData(0xFFFF);
 8002f34:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002f38:	f7ff fd22 	bl	8002980 <LCD_IO_WriteData>
      for (i = 0; i < (ST7789H2_LCD_PIXEL_WIDTH * ST7789H2_LCD_PIXEL_HEIGHT); i++)
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	3301      	adds	r3, #1
 8002f40:	60bb      	str	r3, [r7, #8]
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
 8002f48:	d3f4      	bcc.n	8002f34 <BSP_LCD_InitEx+0x88>
#endif
      }

      if (orientation == LCD_ORIENTATION_PORTRAIT)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d106      	bne.n	8002f5e <BSP_LCD_InitEx+0xb2>
      {
        ST7789H2_SetOrientation(ST7789H2_ORIENTATION_PORTRAIT);
 8002f50:	2000      	movs	r0, #0
 8002f52:	f7fe fe00 	bl	8001b56 <ST7789H2_SetOrientation>
        LCD_orientation = LCD_ORIENTATION_PORTRAIT;
 8002f56:	4b13      	ldr	r3, [pc, #76]	; (8002fa4 <BSP_LCD_InitEx+0xf8>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	701a      	strb	r2, [r3, #0]
 8002f5c:	e002      	b.n	8002f64 <BSP_LCD_InitEx+0xb8>
      }
      else
      {
        LCD_orientation = LCD_ORIENTATION_LANDSCAPE;
 8002f5e:	4b11      	ldr	r3, [pc, #68]	; (8002fa4 <BSP_LCD_InitEx+0xf8>)
 8002f60:	2201      	movs	r2, #1
 8002f62:	701a      	strb	r2, [r3, #0]
      }
      /* Initialize the font */
      BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8002f64:	4810      	ldr	r0, [pc, #64]	; (8002fa8 <BSP_LCD_InitEx+0xfc>)
 8002f66:	f000 f841 	bl	8002fec <BSP_LCD_SetFont>

      bsp_lcd_initialized = 1;
 8002f6a:	4b05      	ldr	r3, [pc, #20]	; (8002f80 <BSP_LCD_InitEx+0xd4>)
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	601a      	str	r2, [r3, #0]
      ret = LCD_OK;
 8002f70:	2300      	movs	r3, #0
 8002f72:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8002f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3710      	adds	r7, #16
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	20000258 	.word	0x20000258
 8002f84:	48001c00 	.word	0x48001c00
 8002f88:	20000260 	.word	0x20000260
 8002f8c:	200000b8 	.word	0x200000b8
 8002f90:	2000025c 	.word	0x2000025c
 8002f94:	2000025d 	.word	0x2000025d
 8002f98:	48002000 	.word	0x48002000
 8002f9c:	20000078 	.word	0x20000078
 8002fa0:	2000026c 	.word	0x2000026c
 8002fa4:	200000c8 	.word	0x200000c8
 8002fa8:	200000c0 	.word	0x200000c0

08002fac <BSP_LCD_Reset>:
  * @brief  Reset the LCD.
  * @param  None
  * @retval LCD state
  */
void BSP_LCD_Reset(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0
  /* Apply hardware reset according to procedure indicated in FRD154BP2901 documentation */
  BSP_IO_WritePin(LCD_RST_PIN, GPIO_PIN_RESET);
 8002fb0:	2100      	movs	r1, #0
 8002fb2:	2004      	movs	r0, #4
 8002fb4:	f7ff ff56 	bl	8002e64 <BSP_IO_WritePin>
  HAL_Delay(5);   /* Reset signal asserted during 5ms  */
 8002fb8:	2005      	movs	r0, #5
 8002fba:	f001 ff65 	bl	8004e88 <HAL_Delay>
  BSP_IO_WritePin(LCD_RST_PIN, GPIO_PIN_SET);
 8002fbe:	2101      	movs	r1, #1
 8002fc0:	2004      	movs	r0, #4
 8002fc2:	f7ff ff4f 	bl	8002e64 <BSP_IO_WritePin>
  HAL_Delay(10);  /* Reset signal released during 10ms */
 8002fc6:	200a      	movs	r0, #10
 8002fc8:	f001 ff5e 	bl	8004e88 <HAL_Delay>
  BSP_IO_WritePin(LCD_RST_PIN, GPIO_PIN_RESET);
 8002fcc:	2100      	movs	r1, #0
 8002fce:	2004      	movs	r0, #4
 8002fd0:	f7ff ff48 	bl	8002e64 <BSP_IO_WritePin>
  HAL_Delay(20);  /* Reset signal asserted during 20ms */
 8002fd4:	2014      	movs	r0, #20
 8002fd6:	f001 ff57 	bl	8004e88 <HAL_Delay>
  BSP_IO_WritePin(LCD_RST_PIN, GPIO_PIN_SET);
 8002fda:	2101      	movs	r1, #1
 8002fdc:	2004      	movs	r0, #4
 8002fde:	f7ff ff41 	bl	8002e64 <BSP_IO_WritePin>
  HAL_Delay(10);  /* Reset signal released during 10ms */
 8002fe2:	200a      	movs	r0, #10
 8002fe4:	f001 ff50 	bl	8004e88 <HAL_Delay>
}
 8002fe8:	bf00      	nop
 8002fea:	bd80      	pop	{r7, pc}

08002fec <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  DrawProp.pFont = fonts;
 8002ff4:	4a04      	ldr	r2, [pc, #16]	; (8003008 <BSP_LCD_SetFont+0x1c>)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6093      	str	r3, [r2, #8]
}
 8002ffa:	bf00      	nop
 8002ffc:	370c      	adds	r7, #12
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr
 8003006:	bf00      	nop
 8003008:	20000260 	.word	0x20000260

0800300c <BSP_LCD_MspInit>:
  * @brief  Initializes the LCD GPIO special pins MSP.
  * @param  None
  * @retval None
  */
__weak void BSP_LCD_MspInit(void)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b088      	sub	sp, #32
 8003010:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable GPIOs clock */
  LCD_TE_GPIO_CLK_ENABLE();
 8003012:	4b29      	ldr	r3, [pc, #164]	; (80030b8 <BSP_LCD_MspInit+0xac>)
 8003014:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003016:	4a28      	ldr	r2, [pc, #160]	; (80030b8 <BSP_LCD_MspInit+0xac>)
 8003018:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800301c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800301e:	4b26      	ldr	r3, [pc, #152]	; (80030b8 <BSP_LCD_MspInit+0xac>)
 8003020:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003022:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003026:	60bb      	str	r3, [r7, #8]
 8003028:	68bb      	ldr	r3, [r7, #8]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 800302a:	4b23      	ldr	r3, [pc, #140]	; (80030b8 <BSP_LCD_MspInit+0xac>)
 800302c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800302e:	4a22      	ldr	r2, [pc, #136]	; (80030b8 <BSP_LCD_MspInit+0xac>)
 8003030:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003034:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003036:	4b20      	ldr	r3, [pc, #128]	; (80030b8 <BSP_LCD_MspInit+0xac>)
 8003038:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800303a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800303e:	607b      	str	r3, [r7, #4]
 8003040:	687b      	ldr	r3, [r7, #4]
  LCD_PWR_CTRL_GPIO_CLK_ENABLE();
 8003042:	4b1d      	ldr	r3, [pc, #116]	; (80030b8 <BSP_LCD_MspInit+0xac>)
 8003044:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003046:	4a1c      	ldr	r2, [pc, #112]	; (80030b8 <BSP_LCD_MspInit+0xac>)
 8003048:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800304c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800304e:	4b1a      	ldr	r3, [pc, #104]	; (80030b8 <BSP_LCD_MspInit+0xac>)
 8003050:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003052:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003056:	603b      	str	r3, [r7, #0]
 8003058:	683b      	ldr	r3, [r7, #0]

  /* LCD_RESET GPIO configuration */
  if (BSP_IO_Init() == IO_ERROR)
 800305a:	f7ff fea3 	bl	8002da4 <BSP_IO_Init>
 800305e:	4603      	mov	r3, r0
 8003060:	2b01      	cmp	r3, #1
 8003062:	d101      	bne.n	8003068 <BSP_LCD_MspInit+0x5c>
  {
    BSP_ErrorHandler();
 8003064:	f7ff f8b2 	bl	80021cc <BSP_ErrorHandler>
  }
  BSP_IO_ConfigPin(LCD_RST_PIN, IO_MODE_OUTPUT);
 8003068:	2101      	movs	r1, #1
 800306a:	2004      	movs	r0, #4
 800306c:	f7ff fede 	bl	8002e2c <BSP_IO_ConfigPin>

  /* LCD_BL_CTRL GPIO configuration */
  GPIO_InitStructure.Pin       = LCD_BL_CTRL_PIN;   /* LCD_BL_CTRL pin has to be manually controlled */
 8003070:	2301      	movs	r3, #1
 8003072:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode      = GPIO_MODE_OUTPUT_PP;
 8003074:	2301      	movs	r3, #1
 8003076:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull      = GPIO_NOPULL;
 8003078:	2300      	movs	r3, #0
 800307a:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Alternate = 0;
 800307c:	2300      	movs	r3, #0
 800307e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed   = GPIO_SPEED_FREQ_LOW;
 8003080:	2300      	movs	r3, #0
 8003082:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &GPIO_InitStructure);
 8003084:	f107 030c 	add.w	r3, r7, #12
 8003088:	4619      	mov	r1, r3
 800308a:	480c      	ldr	r0, [pc, #48]	; (80030bc <BSP_LCD_MspInit+0xb0>)
 800308c:	f003 fa16 	bl	80064bc <HAL_GPIO_Init>

  /* Power on the screen (also done in Touch Screen driver ... */
  GPIO_InitStructure.Pin = LCD_PWR_CTRL_PIN;
 8003090:	2301      	movs	r3, #1
 8003092:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP /*GPIO_MODE_OUTPUT_PP*/;
 8003094:	2301      	movs	r3, #1
 8003096:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull =   GPIO_NOPULL;
 8003098:	2300      	movs	r3, #0
 800309a:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Alternate = 0;
 800309c:	2300      	movs	r3, #0
 800309e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_LOW;
 80030a0:	2300      	movs	r3, #0
 80030a2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LCD_PWR_CTRL_GPIO_PORT, &GPIO_InitStructure);
 80030a4:	f107 030c 	add.w	r3, r7, #12
 80030a8:	4619      	mov	r1, r3
 80030aa:	4805      	ldr	r0, [pc, #20]	; (80030c0 <BSP_LCD_MspInit+0xb4>)
 80030ac:	f003 fa06 	bl	80064bc <HAL_GPIO_Init>
}
 80030b0:	bf00      	nop
 80030b2:	3720      	adds	r7, #32
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}
 80030b8:	40021000 	.word	0x40021000
 80030bc:	48002000 	.word	0x48002000
 80030c0:	48001c00 	.word	0x48001c00

080030c4 <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void Error_Handler(void);

int _write(int file, char *ptr, int len) {
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b084      	sub	sp, #16
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	60f8      	str	r0, [r7, #12]
 80030cc:	60b9      	str	r1, [r7, #8]
 80030ce:	607a      	str	r2, [r7, #4]
	//CDC_Transmit_FS((uint8_t*) ptr, len);
	return HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len,100);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	b29a      	uxth	r2, r3
 80030d4:	2364      	movs	r3, #100	; 0x64
 80030d6:	68b9      	ldr	r1, [r7, #8]
 80030d8:	4803      	ldr	r0, [pc, #12]	; (80030e8 <_write+0x24>)
 80030da:	f005 ffa5 	bl	8009028 <HAL_UART_Transmit>
 80030de:	4603      	mov	r3, r0
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	3710      	adds	r7, #16
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	20000374 	.word	0x20000374

080030ec <print_startup_msg>:

static void print_startup_msg(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0
  printf("******************************************\r\n");
 80030f0:	4809      	ldr	r0, [pc, #36]	; (8003118 <print_startup_msg+0x2c>)
 80030f2:	f007 fe19 	bl	800ad28 <puts>
  printf("*	Project :\t %s       *\r\n", PROJECT_NAME);
 80030f6:	4909      	ldr	r1, [pc, #36]	; (800311c <print_startup_msg+0x30>)
 80030f8:	4809      	ldr	r0, [pc, #36]	; (8003120 <print_startup_msg+0x34>)
 80030fa:	f007 fd8f 	bl	800ac1c <iprintf>
  printf("*	Version :\t %s             *\r\n", VERSION);
 80030fe:	4909      	ldr	r1, [pc, #36]	; (8003124 <print_startup_msg+0x38>)
 8003100:	4809      	ldr	r0, [pc, #36]	; (8003128 <print_startup_msg+0x3c>)
 8003102:	f007 fd8b 	bl	800ac1c <iprintf>
  printf("*	Date    :\t %s     *\r\n", __DATE__);
 8003106:	4909      	ldr	r1, [pc, #36]	; (800312c <print_startup_msg+0x40>)
 8003108:	4809      	ldr	r0, [pc, #36]	; (8003130 <print_startup_msg+0x44>)
 800310a:	f007 fd87 	bl	800ac1c <iprintf>
  printf("******************************************\r\n");
 800310e:	4802      	ldr	r0, [pc, #8]	; (8003118 <print_startup_msg+0x2c>)
 8003110:	f007 fe0a 	bl	800ad28 <puts>
}
 8003114:	bf00      	nop
 8003116:	bd80      	pop	{r7, pc}
 8003118:	0800b644 	.word	0x0800b644
 800311c:	0800b670 	.word	0x0800b670
 8003120:	0800b67c 	.word	0x0800b67c
 8003124:	0800b698 	.word	0x0800b698
 8003128:	0800b69c 	.word	0x0800b69c
 800312c:	0800b6bc 	.word	0x0800b6bc
 8003130:	0800b6c8 	.word	0x0800b6c8

08003134 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b082      	sub	sp, #8
 8003138:	af00      	add	r7, sp, #0
 800313a:	4603      	mov	r3, r0
 800313c:	80fb      	strh	r3, [r7, #6]
	static uint32_t currentMillis = 0;
	static uint32_t previusMillis = 0;

	currentMillis = HAL_GetTick();
 800313e:	f001 fe97 	bl	8004e70 <HAL_GetTick>
 8003142:	4603      	mov	r3, r0
 8003144:	4a0b      	ldr	r2, [pc, #44]	; (8003174 <HAL_GPIO_EXTI_Callback+0x40>)
 8003146:	6013      	str	r3, [r2, #0]
	if(currentMillis - previusMillis > 250)
 8003148:	4b0a      	ldr	r3, [pc, #40]	; (8003174 <HAL_GPIO_EXTI_Callback+0x40>)
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	4b0a      	ldr	r3, [pc, #40]	; (8003178 <HAL_GPIO_EXTI_Callback+0x44>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	2bfa      	cmp	r3, #250	; 0xfa
 8003154:	d90a      	bls.n	800316c <HAL_GPIO_EXTI_Callback+0x38>
	{
		ring_buffer_put(xQueue_IRQ_Events, GPIO_Pin);
 8003156:	4b09      	ldr	r3, [pc, #36]	; (800317c <HAL_GPIO_EXTI_Callback+0x48>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	88fa      	ldrh	r2, [r7, #6]
 800315c:	4611      	mov	r1, r2
 800315e:	4618      	mov	r0, r3
 8003160:	f7fd fb08 	bl	8000774 <ring_buffer_put>
		previusMillis = currentMillis;
 8003164:	4b03      	ldr	r3, [pc, #12]	; (8003174 <HAL_GPIO_EXTI_Callback+0x40>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a03      	ldr	r2, [pc, #12]	; (8003178 <HAL_GPIO_EXTI_Callback+0x44>)
 800316a:	6013      	str	r3, [r2, #0]
	}


}
 800316c:	bf00      	nop
 800316e:	3708      	adds	r7, #8
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}
 8003174:	2001c628 	.word	0x2001c628
 8003178:	2001c62c 	.word	0x2001c62c
 800317c:	200003fc 	.word	0x200003fc

08003180 <LCD_ImagePreparation>:
  * @param  xSize: image width (in pixels)
  * @param  ySize: image height (in pixels)
  * @retval None
  */
static void LCD_ImagePreparation(uint16_t x0, uint16_t y0, uint16_t xSize, uint16_t ySize)
{
 8003180:	b590      	push	{r4, r7, lr}
 8003182:	b083      	sub	sp, #12
 8003184:	af00      	add	r7, sp, #0
 8003186:	4604      	mov	r4, r0
 8003188:	4608      	mov	r0, r1
 800318a:	4611      	mov	r1, r2
 800318c:	461a      	mov	r2, r3
 800318e:	4623      	mov	r3, r4
 8003190:	80fb      	strh	r3, [r7, #6]
 8003192:	4603      	mov	r3, r0
 8003194:	80bb      	strh	r3, [r7, #4]
 8003196:	460b      	mov	r3, r1
 8003198:	807b      	strh	r3, [r7, #2]
 800319a:	4613      	mov	r3, r2
 800319c:	803b      	strh	r3, [r7, #0]
  /* CASET: Column Address Set */
  LCD_IO_WriteReg(ST7789H2_CASET);
 800319e:	202a      	movs	r0, #42	; 0x2a
 80031a0:	f7ff fbfb 	bl	800299a <LCD_IO_WriteReg>
  /* Send commands */
  LCD_IO_WriteData(0x00);
 80031a4:	2000      	movs	r0, #0
 80031a6:	f7ff fbeb 	bl	8002980 <LCD_IO_WriteData>
  LCD_IO_WriteData(x0);
 80031aa:	88fb      	ldrh	r3, [r7, #6]
 80031ac:	4618      	mov	r0, r3
 80031ae:	f7ff fbe7 	bl	8002980 <LCD_IO_WriteData>
  LCD_IO_WriteData(0x00);
 80031b2:	2000      	movs	r0, #0
 80031b4:	f7ff fbe4 	bl	8002980 <LCD_IO_WriteData>
  LCD_IO_WriteData(x0 + xSize -1);
 80031b8:	88fa      	ldrh	r2, [r7, #6]
 80031ba:	887b      	ldrh	r3, [r7, #2]
 80031bc:	4413      	add	r3, r2
 80031be:	b29b      	uxth	r3, r3
 80031c0:	3b01      	subs	r3, #1
 80031c2:	b29b      	uxth	r3, r3
 80031c4:	4618      	mov	r0, r3
 80031c6:	f7ff fbdb 	bl	8002980 <LCD_IO_WriteData>
  /* RASET: Row Address Set */
  LCD_IO_WriteReg(ST7789H2_RASET);
 80031ca:	202b      	movs	r0, #43	; 0x2b
 80031cc:	f7ff fbe5 	bl	800299a <LCD_IO_WriteReg>
  /* Send commands */
  LCD_IO_WriteData(0x00);
 80031d0:	2000      	movs	r0, #0
 80031d2:	f7ff fbd5 	bl	8002980 <LCD_IO_WriteData>
  LCD_IO_WriteData(y0);
 80031d6:	88bb      	ldrh	r3, [r7, #4]
 80031d8:	4618      	mov	r0, r3
 80031da:	f7ff fbd1 	bl	8002980 <LCD_IO_WriteData>
  LCD_IO_WriteData(0x00);
 80031de:	2000      	movs	r0, #0
 80031e0:	f7ff fbce 	bl	8002980 <LCD_IO_WriteData>
  LCD_IO_WriteData(y0 + ySize -1);
 80031e4:	88ba      	ldrh	r2, [r7, #4]
 80031e6:	883b      	ldrh	r3, [r7, #0]
 80031e8:	4413      	add	r3, r2
 80031ea:	b29b      	uxth	r3, r3
 80031ec:	3b01      	subs	r3, #1
 80031ee:	b29b      	uxth	r3, r3
 80031f0:	4618      	mov	r0, r3
 80031f2:	f7ff fbc5 	bl	8002980 <LCD_IO_WriteData>

  /* Prepare to write to LCD RAM */
  LCD_IO_WriteReg(ST7789H2_WRITE_RAM);
 80031f6:	202c      	movs	r0, #44	; 0x2c
 80031f8:	f7ff fbcf 	bl	800299a <LCD_IO_WriteReg>
}
 80031fc:	bf00      	nop
 80031fe:	370c      	adds	r7, #12
 8003200:	46bd      	mov	sp, r7
 8003202:	bd90      	pop	{r4, r7, pc}

08003204 <LCD_Write>:
  * @param  DestAddress: LCD RAM address
  * @param  TransferSize: image size (in pixels)
  * @retval HAL status
  */
static HAL_StatusTypeDef LCD_Write(uint32_t OrigAddress, uint32_t DestAddress, uint32_t TransferSize)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b086      	sub	sp, #24
 8003208:	af02      	add	r7, sp, #8
 800320a:	60f8      	str	r0, [r7, #12]
 800320c:	60b9      	str	r1, [r7, #8]
 800320e:	607a      	str	r2, [r7, #4]
  /* Force 1 pixel per line and width in pixels x height in pixels   */
  /* as number of lines to align DMA2D transfer to LCD configuration */
  if (HAL_OK != HAL_DMA2D_Start_IT(&hdma2d, OrigAddress, DestAddress, 1, TransferSize))
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	9300      	str	r3, [sp, #0]
 8003214:	2301      	movs	r3, #1
 8003216:	68ba      	ldr	r2, [r7, #8]
 8003218:	68f9      	ldr	r1, [r7, #12]
 800321a:	4806      	ldr	r0, [pc, #24]	; (8003234 <LCD_Write+0x30>)
 800321c:	f002 fed1 	bl	8005fc2 <HAL_DMA2D_Start_IT>
 8003220:	4603      	mov	r3, r0
 8003222:	2b00      	cmp	r3, #0
 8003224:	d001      	beq.n	800322a <LCD_Write+0x26>
  {
    return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e000      	b.n	800322c <LCD_Write+0x28>
  }

  return HAL_OK;
 800322a:	2300      	movs	r3, #0
}
 800322c:	4618      	mov	r0, r3
 800322e:	3710      	adds	r7, #16
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	2000031c 	.word	0x2000031c

08003238 <HAL_DCMI_FrameEventCallback>:
  * @param  None
  * @retval None
  */

void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
	//printf_dbg("HAL_DCMI_FrameEventCallback\r\n");
	LCD_ImagePreparation(0, 0, ST7789H2_LCD_PIXEL_WIDTH, ST7789H2_LCD_PIXEL_HEIGHT);
 8003240:	23f0      	movs	r3, #240	; 0xf0
 8003242:	22f0      	movs	r2, #240	; 0xf0
 8003244:	2100      	movs	r1, #0
 8003246:	2000      	movs	r0, #0
 8003248:	f7ff ff9a 	bl	8003180 <LCD_ImagePreparation>

	/* Write data (through DMA2D) */
	hal_status = LCD_Write((uint32_t) (&pBuffer), (uint32_t)&(LCD_ADDR->REG), ST7789H2_LCD_PIXEL_WIDTH * ST7789H2_LCD_PIXEL_HEIGHT);
 800324c:	4b0a      	ldr	r3, [pc, #40]	; (8003278 <HAL_DCMI_FrameEventCallback+0x40>)
 800324e:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8003252:	490a      	ldr	r1, [pc, #40]	; (800327c <HAL_DCMI_FrameEventCallback+0x44>)
 8003254:	4618      	mov	r0, r3
 8003256:	f7ff ffd5 	bl	8003204 <LCD_Write>
 800325a:	4603      	mov	r3, r0
 800325c:	461a      	mov	r2, r3
 800325e:	4b08      	ldr	r3, [pc, #32]	; (8003280 <HAL_DCMI_FrameEventCallback+0x48>)
 8003260:	701a      	strb	r2, [r3, #0]
	if(hal_status != HAL_OK)Error_Handler();
 8003262:	4b07      	ldr	r3, [pc, #28]	; (8003280 <HAL_DCMI_FrameEventCallback+0x48>)
 8003264:	781b      	ldrb	r3, [r3, #0]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d001      	beq.n	800326e <HAL_DCMI_FrameEventCallback+0x36>
 800326a:	f000 fd27 	bl	8003cbc <Error_Handler>
}
 800326e:	bf00      	nop
 8003270:	3708      	adds	r7, #8
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	20000428 	.word	0x20000428
 800327c:	60080000 	.word	0x60080000
 8003280:	200003f8 	.word	0x200003f8

08003284 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b082      	sub	sp, #8
 8003288:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800328a:	f001 fd88 	bl	8004d9e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800328e:	f000 f933 	bl	80034f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003292:	f000 fa17 	bl	80036c4 <MX_GPIO_Init>
  //MX_DMA_Init();
  MX_USART2_UART_Init();
 8003296:	f000 f9e5 	bl	8003664 <MX_USART2_UART_Init>
  MX_DMA2D_Init();
 800329a:	f000 f9ab 	bl	80035f4 <MX_DMA2D_Init>
  //MX_FMC_Init();

  /* Initialize interrupts */
  MX_NVIC_Init();
 800329e:	f000 f984 	bl	80035aa <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  xQueue_IRQ_Events = ring_buffer_init(xQueue_IRQ_buffer, XQUEUE_BUFFER_SIZE);
 80032a2:	2114      	movs	r1, #20
 80032a4:	4883      	ldr	r0, [pc, #524]	; (80034b4 <main+0x230>)
 80032a6:	f7fd fa01 	bl	80006ac <ring_buffer_init>
 80032aa:	4603      	mov	r3, r0
 80032ac:	4a82      	ldr	r2, [pc, #520]	; (80034b8 <main+0x234>)
 80032ae:	6013      	str	r3, [r2, #0]

  print_startup_msg();
 80032b0:	f7ff ff1c 	bl	80030ec <print_startup_msg>

  /* Initialize the IO functionalities */
  uint8_t ret;
  ret = BSP_IO_Init();
 80032b4:	f7ff fd76 	bl	8002da4 <BSP_IO_Init>
 80032b8:	4603      	mov	r3, r0
 80032ba:	71fb      	strb	r3, [r7, #7]
  if(ret == IO_OK)  printf_dbg("Expander OK\r\n");
 80032bc:	79fb      	ldrb	r3, [r7, #7]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d111      	bne.n	80032e6 <main+0x62>
 80032c2:	4b7e      	ldr	r3, [pc, #504]	; (80034bc <main+0x238>)
 80032c4:	691b      	ldr	r3, [r3, #16]
 80032c6:	4618      	mov	r0, r3
 80032c8:	f007 fca8 	bl	800ac1c <iprintf>
 80032cc:	4b7c      	ldr	r3, [pc, #496]	; (80034c0 <main+0x23c>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4618      	mov	r0, r3
 80032d2:	f007 fca3 	bl	800ac1c <iprintf>
 80032d6:	4b79      	ldr	r3, [pc, #484]	; (80034bc <main+0x238>)
 80032d8:	69db      	ldr	r3, [r3, #28]
 80032da:	4618      	mov	r0, r3
 80032dc:	f007 fc9e 	bl	800ac1c <iprintf>
 80032e0:	4878      	ldr	r0, [pc, #480]	; (80034c4 <main+0x240>)
 80032e2:	f007 fd21 	bl	800ad28 <puts>

  /* LCD initialization */
  ret =BSP_LCD_Init();
 80032e6:	f7ff fdd9 	bl	8002e9c <BSP_LCD_Init>
 80032ea:	4603      	mov	r3, r0
 80032ec:	71fb      	strb	r3, [r7, #7]
  if(ret == LCD_OK) printf_dbg("LCD OK\r\n");
 80032ee:	79fb      	ldrb	r3, [r7, #7]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d111      	bne.n	8003318 <main+0x94>
 80032f4:	4b71      	ldr	r3, [pc, #452]	; (80034bc <main+0x238>)
 80032f6:	691b      	ldr	r3, [r3, #16]
 80032f8:	4618      	mov	r0, r3
 80032fa:	f007 fc8f 	bl	800ac1c <iprintf>
 80032fe:	4b70      	ldr	r3, [pc, #448]	; (80034c0 <main+0x23c>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4618      	mov	r0, r3
 8003304:	f007 fc8a 	bl	800ac1c <iprintf>
 8003308:	4b6c      	ldr	r3, [pc, #432]	; (80034bc <main+0x238>)
 800330a:	69db      	ldr	r3, [r3, #28]
 800330c:	4618      	mov	r0, r3
 800330e:	f007 fc85 	bl	800ac1c <iprintf>
 8003312:	486d      	ldr	r0, [pc, #436]	; (80034c8 <main+0x244>)
 8003314:	f007 fd08 	bl	800ad28 <puts>

  BSP_CAMERA_Init(RESOLUTION_R320x240);
 8003318:	2001      	movs	r0, #1
 800331a:	f7ff fb5d 	bl	80029d8 <BSP_CAMERA_Init>
  if(ret == CAMERA_OK) printf_dbg("Camera OK\r\n");
 800331e:	79fb      	ldrb	r3, [r7, #7]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d111      	bne.n	8003348 <main+0xc4>
 8003324:	4b65      	ldr	r3, [pc, #404]	; (80034bc <main+0x238>)
 8003326:	691b      	ldr	r3, [r3, #16]
 8003328:	4618      	mov	r0, r3
 800332a:	f007 fc77 	bl	800ac1c <iprintf>
 800332e:	4b64      	ldr	r3, [pc, #400]	; (80034c0 <main+0x23c>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4618      	mov	r0, r3
 8003334:	f007 fc72 	bl	800ac1c <iprintf>
 8003338:	4b60      	ldr	r3, [pc, #384]	; (80034bc <main+0x238>)
 800333a:	69db      	ldr	r3, [r3, #28]
 800333c:	4618      	mov	r0, r3
 800333e:	f007 fc6d 	bl	800ac1c <iprintf>
 8003342:	4862      	ldr	r0, [pc, #392]	; (80034cc <main+0x248>)
 8003344:	f007 fcf0 	bl	800ad28 <puts>

  /* Wait 1s to let auto-loops in the camera module converge and lead to correct exposure */
    HAL_Delay(1000);
 8003348:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800334c:	f001 fd9c 	bl	8004e88 <HAL_Delay>

    /*##-4- Camera Continuous capture start in QVGA resolution ############################*/
    /* Disable unwanted HSYNC (IT_LINE)/VSYNC interrupts */
    __HAL_DCMI_DISABLE_IT(&hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC);
 8003350:	4b5f      	ldr	r3, [pc, #380]	; (80034d0 <main+0x24c>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	68da      	ldr	r2, [r3, #12]
 8003356:	4b5e      	ldr	r3, [pc, #376]	; (80034d0 <main+0x24c>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f022 0218 	bic.w	r2, r2, #24
 800335e:	60da      	str	r2, [r3, #12]

    hal_status = HAL_DCMI_Start_DMA(&hdcmi, DCMI_MODE_CONTINUOUS,  (uint32_t)pBuffer , (ST7789H2_LCD_PIXEL_WIDTH*ST7789H2_LCD_PIXEL_HEIGHT)/2 );
 8003360:	4a5c      	ldr	r2, [pc, #368]	; (80034d4 <main+0x250>)
 8003362:	f44f 43e1 	mov.w	r3, #28800	; 0x7080
 8003366:	2100      	movs	r1, #0
 8003368:	4859      	ldr	r0, [pc, #356]	; (80034d0 <main+0x24c>)
 800336a:	f001 ff7b 	bl	8005264 <HAL_DCMI_Start_DMA>
 800336e:	4603      	mov	r3, r0
 8003370:	461a      	mov	r2, r3
 8003372:	4b59      	ldr	r3, [pc, #356]	; (80034d8 <main+0x254>)
 8003374:	701a      	strb	r2, [r3, #0]
    if(hal_status != HAL_OK)Error_Handler();
 8003376:	4b58      	ldr	r3, [pc, #352]	; (80034d8 <main+0x254>)
 8003378:	781b      	ldrb	r3, [r3, #0]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d001      	beq.n	8003382 <main+0xfe>
 800337e:	f000 fc9d 	bl	8003cbc <Error_Handler>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  static uint16_t IRQ_event;
	  if(ring_buffer_get(xQueue_IRQ_Events, &IRQ_event))
 8003382:	4b4d      	ldr	r3, [pc, #308]	; (80034b8 <main+0x234>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4955      	ldr	r1, [pc, #340]	; (80034dc <main+0x258>)
 8003388:	4618      	mov	r0, r3
 800338a:	f7fd fa1b 	bl	80007c4 <ring_buffer_get>
 800338e:	4603      	mov	r3, r0
 8003390:	2b00      	cmp	r3, #0
 8003392:	f000 808b 	beq.w	80034ac <main+0x228>
	  {

		  switch (IRQ_event) {
 8003396:	4b51      	ldr	r3, [pc, #324]	; (80034dc <main+0x258>)
 8003398:	881b      	ldrh	r3, [r3, #0]
 800339a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800339e:	d072      	beq.n	8003486 <main+0x202>
 80033a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033a4:	f300 8084 	bgt.w	80034b0 <main+0x22c>
 80033a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80033ac:	d056      	beq.n	800345c <main+0x1d8>
 80033ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80033b2:	dc7d      	bgt.n	80034b0 <main+0x22c>
 80033b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033b8:	d037      	beq.n	800342a <main+0x1a6>
 80033ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033be:	dc77      	bgt.n	80034b0 <main+0x22c>
 80033c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033c4:	d003      	beq.n	80033ce <main+0x14a>
 80033c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033ca:	d019      	beq.n	8003400 <main+0x17c>
				break;
			case GPIO_PIN_13:
				printf_dbg("JOY_SEL was pressed!\r\n");
				break;
			default:
				break;
 80033cc:	e070      	b.n	80034b0 <main+0x22c>
				printf_dbg("JOY_UP was pressed!\r\n");
 80033ce:	4b3b      	ldr	r3, [pc, #236]	; (80034bc <main+0x238>)
 80033d0:	691b      	ldr	r3, [r3, #16]
 80033d2:	4618      	mov	r0, r3
 80033d4:	f007 fc22 	bl	800ac1c <iprintf>
 80033d8:	4b39      	ldr	r3, [pc, #228]	; (80034c0 <main+0x23c>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4618      	mov	r0, r3
 80033de:	f007 fc1d 	bl	800ac1c <iprintf>
 80033e2:	4b36      	ldr	r3, [pc, #216]	; (80034bc <main+0x238>)
 80033e4:	69db      	ldr	r3, [r3, #28]
 80033e6:	4618      	mov	r0, r3
 80033e8:	f007 fc18 	bl	800ac1c <iprintf>
 80033ec:	483c      	ldr	r0, [pc, #240]	; (80034e0 <main+0x25c>)
 80033ee:	f007 fc9b 	bl	800ad28 <puts>
				  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);   // ON
 80033f2:	2200      	movs	r2, #0
 80033f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80033f8:	483a      	ldr	r0, [pc, #232]	; (80034e4 <main+0x260>)
 80033fa:	f003 fae3 	bl	80069c4 <HAL_GPIO_WritePin>
				break;
 80033fe:	e058      	b.n	80034b2 <main+0x22e>
				printf_dbg("JOY_LEFT was pressed!\r\n");
 8003400:	4b2e      	ldr	r3, [pc, #184]	; (80034bc <main+0x238>)
 8003402:	691b      	ldr	r3, [r3, #16]
 8003404:	4618      	mov	r0, r3
 8003406:	f007 fc09 	bl	800ac1c <iprintf>
 800340a:	4b2d      	ldr	r3, [pc, #180]	; (80034c0 <main+0x23c>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4618      	mov	r0, r3
 8003410:	f007 fc04 	bl	800ac1c <iprintf>
 8003414:	4b29      	ldr	r3, [pc, #164]	; (80034bc <main+0x238>)
 8003416:	69db      	ldr	r3, [r3, #28]
 8003418:	4618      	mov	r0, r3
 800341a:	f007 fbff 	bl	800ac1c <iprintf>
 800341e:	4832      	ldr	r0, [pc, #200]	; (80034e8 <main+0x264>)
 8003420:	f007 fc82 	bl	800ad28 <puts>
				BSP_CAMERA_Suspend();
 8003424:	f7ff fb9c 	bl	8002b60 <BSP_CAMERA_Suspend>
				break;
 8003428:	e043      	b.n	80034b2 <main+0x22e>
				printf_dbg("JOY_DOWN was pressed!\r\n");
 800342a:	4b24      	ldr	r3, [pc, #144]	; (80034bc <main+0x238>)
 800342c:	691b      	ldr	r3, [r3, #16]
 800342e:	4618      	mov	r0, r3
 8003430:	f007 fbf4 	bl	800ac1c <iprintf>
 8003434:	4b22      	ldr	r3, [pc, #136]	; (80034c0 <main+0x23c>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4618      	mov	r0, r3
 800343a:	f007 fbef 	bl	800ac1c <iprintf>
 800343e:	4b1f      	ldr	r3, [pc, #124]	; (80034bc <main+0x238>)
 8003440:	69db      	ldr	r3, [r3, #28]
 8003442:	4618      	mov	r0, r3
 8003444:	f007 fbea 	bl	800ac1c <iprintf>
 8003448:	4828      	ldr	r0, [pc, #160]	; (80034ec <main+0x268>)
 800344a:	f007 fc6d 	bl	800ad28 <puts>
				HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);   // OFF
 800344e:	2201      	movs	r2, #1
 8003450:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003454:	4823      	ldr	r0, [pc, #140]	; (80034e4 <main+0x260>)
 8003456:	f003 fab5 	bl	80069c4 <HAL_GPIO_WritePin>
				break;
 800345a:	e02a      	b.n	80034b2 <main+0x22e>
				printf_dbg("JOY_RIGHT was pressed!\r\n");
 800345c:	4b17      	ldr	r3, [pc, #92]	; (80034bc <main+0x238>)
 800345e:	691b      	ldr	r3, [r3, #16]
 8003460:	4618      	mov	r0, r3
 8003462:	f007 fbdb 	bl	800ac1c <iprintf>
 8003466:	4b16      	ldr	r3, [pc, #88]	; (80034c0 <main+0x23c>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4618      	mov	r0, r3
 800346c:	f007 fbd6 	bl	800ac1c <iprintf>
 8003470:	4b12      	ldr	r3, [pc, #72]	; (80034bc <main+0x238>)
 8003472:	69db      	ldr	r3, [r3, #28]
 8003474:	4618      	mov	r0, r3
 8003476:	f007 fbd1 	bl	800ac1c <iprintf>
 800347a:	481d      	ldr	r0, [pc, #116]	; (80034f0 <main+0x26c>)
 800347c:	f007 fc54 	bl	800ad28 <puts>
				BSP_CAMERA_Resume();
 8003480:	f7ff fb78 	bl	8002b74 <BSP_CAMERA_Resume>
				break;
 8003484:	e015      	b.n	80034b2 <main+0x22e>
				printf_dbg("JOY_SEL was pressed!\r\n");
 8003486:	4b0d      	ldr	r3, [pc, #52]	; (80034bc <main+0x238>)
 8003488:	691b      	ldr	r3, [r3, #16]
 800348a:	4618      	mov	r0, r3
 800348c:	f007 fbc6 	bl	800ac1c <iprintf>
 8003490:	4b0b      	ldr	r3, [pc, #44]	; (80034c0 <main+0x23c>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4618      	mov	r0, r3
 8003496:	f007 fbc1 	bl	800ac1c <iprintf>
 800349a:	4b08      	ldr	r3, [pc, #32]	; (80034bc <main+0x238>)
 800349c:	69db      	ldr	r3, [r3, #28]
 800349e:	4618      	mov	r0, r3
 80034a0:	f007 fbbc 	bl	800ac1c <iprintf>
 80034a4:	4813      	ldr	r0, [pc, #76]	; (80034f4 <main+0x270>)
 80034a6:	f007 fc3f 	bl	800ad28 <puts>
				break;
 80034aa:	e002      	b.n	80034b2 <main+0x22e>
		}

	  }
 80034ac:	bf00      	nop
 80034ae:	e768      	b.n	8003382 <main+0xfe>
				break;
 80034b0:	bf00      	nop
  {
 80034b2:	e766      	b.n	8003382 <main+0xfe>
 80034b4:	20000400 	.word	0x20000400
 80034b8:	200003fc 	.word	0x200003fc
 80034bc:	200000cc 	.word	0x200000cc
 80034c0:	200000ec 	.word	0x200000ec
 80034c4:	0800b6e0 	.word	0x0800b6e0
 80034c8:	0800b6f0 	.word	0x0800b6f0
 80034cc:	0800b6f8 	.word	0x0800b6f8
 80034d0:	20000270 	.word	0x20000270
 80034d4:	20000428 	.word	0x20000428
 80034d8:	200003f8 	.word	0x200003f8
 80034dc:	2001c630 	.word	0x2001c630
 80034e0:	0800b704 	.word	0x0800b704
 80034e4:	48000400 	.word	0x48000400
 80034e8:	0800b71c 	.word	0x0800b71c
 80034ec:	0800b734 	.word	0x0800b734
 80034f0:	0800b74c 	.word	0x0800b74c
 80034f4:	0800b764 	.word	0x0800b764

080034f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b096      	sub	sp, #88	; 0x58
 80034fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80034fe:	f107 0314 	add.w	r3, r7, #20
 8003502:	2244      	movs	r2, #68	; 0x44
 8003504:	2100      	movs	r1, #0
 8003506:	4618      	mov	r0, r3
 8003508:	f006 ffb2 	bl	800a470 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800350c:	463b      	mov	r3, r7
 800350e:	2200      	movs	r2, #0
 8003510:	601a      	str	r2, [r3, #0]
 8003512:	605a      	str	r2, [r3, #4]
 8003514:	609a      	str	r2, [r3, #8]
 8003516:	60da      	str	r2, [r3, #12]
 8003518:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800351a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800351e:	f004 f94b 	bl	80077b8 <HAL_PWREx_ControlVoltageScaling>
 8003522:	4603      	mov	r3, r0
 8003524:	2b00      	cmp	r3, #0
 8003526:	d001      	beq.n	800352c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8003528:	f000 fbc8 	bl	8003cbc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 800352c:	2322      	movs	r3, #34	; 0x22
 800352e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003530:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003534:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8003536:	2301      	movs	r3, #1
 8003538:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800353a:	2340      	movs	r3, #64	; 0x40
 800353c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800353e:	2302      	movs	r3, #2
 8003540:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003542:	2302      	movs	r3, #2
 8003544:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8003546:	2301      	movs	r3, #1
 8003548:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800354a:	230a      	movs	r3, #10
 800354c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800354e:	2302      	movs	r3, #2
 8003550:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003552:	2302      	movs	r3, #2
 8003554:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003556:	2302      	movs	r3, #2
 8003558:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800355a:	f107 0314 	add.w	r3, r7, #20
 800355e:	4618      	mov	r0, r3
 8003560:	f004 f990 	bl	8007884 <HAL_RCC_OscConfig>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	d001      	beq.n	800356e <SystemClock_Config+0x76>
  {
    Error_Handler();
 800356a:	f000 fba7 	bl	8003cbc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800356e:	230f      	movs	r3, #15
 8003570:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003572:	2303      	movs	r3, #3
 8003574:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003576:	2300      	movs	r3, #0
 8003578:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800357a:	2300      	movs	r3, #0
 800357c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800357e:	2300      	movs	r3, #0
 8003580:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8003582:	463b      	mov	r3, r7
 8003584:	2104      	movs	r1, #4
 8003586:	4618      	mov	r0, r3
 8003588:	f004 fd96 	bl	80080b8 <HAL_RCC_ClockConfig>
 800358c:	4603      	mov	r3, r0
 800358e:	2b00      	cmp	r3, #0
 8003590:	d001      	beq.n	8003596 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8003592:	f000 fb93 	bl	8003cbc <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI48, RCC_MCODIV_1);
 8003596:	2200      	movs	r2, #0
 8003598:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 800359c:	2000      	movs	r0, #0
 800359e:	f004 fe8b 	bl	80082b8 <HAL_RCC_MCOConfig>
}
 80035a2:	bf00      	nop
 80035a4:	3758      	adds	r7, #88	; 0x58
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}

080035aa <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80035aa:	b580      	push	{r7, lr}
 80035ac:	af00      	add	r7, sp, #0
  /* DCMI_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DCMI_IRQn, 0, 0);
 80035ae:	2200      	movs	r2, #0
 80035b0:	2100      	movs	r1, #0
 80035b2:	2055      	movs	r0, #85	; 0x55
 80035b4:	f001 fd8b 	bl	80050ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DCMI_IRQn);
 80035b8:	2055      	movs	r0, #85	; 0x55
 80035ba:	f001 fda4 	bl	8005106 <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80035be:	2200      	movs	r2, #0
 80035c0:	2100      	movs	r1, #0
 80035c2:	2028      	movs	r0, #40	; 0x28
 80035c4:	f001 fd83 	bl	80050ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80035c8:	2028      	movs	r0, #40	; 0x28
 80035ca:	f001 fd9c 	bl	8005106 <HAL_NVIC_EnableIRQ>
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80035ce:	2200      	movs	r2, #0
 80035d0:	2100      	movs	r1, #0
 80035d2:	2017      	movs	r0, #23
 80035d4:	f001 fd7b 	bl	80050ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80035d8:	2017      	movs	r0, #23
 80035da:	f001 fd94 	bl	8005106 <HAL_NVIC_EnableIRQ>
  /* USART2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80035de:	2200      	movs	r2, #0
 80035e0:	2100      	movs	r1, #0
 80035e2:	2026      	movs	r0, #38	; 0x26
 80035e4:	f001 fd73 	bl	80050ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 80035e8:	2026      	movs	r0, #38	; 0x26
 80035ea:	f001 fd8c 	bl	8005106 <HAL_NVIC_EnableIRQ>
}
 80035ee:	bf00      	nop
 80035f0:	bd80      	pop	{r7, pc}
	...

080035f4 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80035f8:	4b18      	ldr	r3, [pc, #96]	; (800365c <MX_DMA2D_Init+0x68>)
 80035fa:	4a19      	ldr	r2, [pc, #100]	; (8003660 <MX_DMA2D_Init+0x6c>)
 80035fc:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80035fe:	4b17      	ldr	r3, [pc, #92]	; (800365c <MX_DMA2D_Init+0x68>)
 8003600:	2200      	movs	r2, #0
 8003602:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_RGB565;
 8003604:	4b15      	ldr	r3, [pc, #84]	; (800365c <MX_DMA2D_Init+0x68>)
 8003606:	2202      	movs	r2, #2
 8003608:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 800360a:	4b14      	ldr	r3, [pc, #80]	; (800365c <MX_DMA2D_Init+0x68>)
 800360c:	2200      	movs	r2, #0
 800360e:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8003610:	4b12      	ldr	r3, [pc, #72]	; (800365c <MX_DMA2D_Init+0x68>)
 8003612:	2200      	movs	r2, #0
 8003614:	639a      	str	r2, [r3, #56]	; 0x38
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB565;
 8003616:	4b11      	ldr	r3, [pc, #68]	; (800365c <MX_DMA2D_Init+0x68>)
 8003618:	2202      	movs	r2, #2
 800361a:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 800361c:	4b0f      	ldr	r3, [pc, #60]	; (800365c <MX_DMA2D_Init+0x68>)
 800361e:	2200      	movs	r2, #0
 8003620:	641a      	str	r2, [r3, #64]	; 0x40
  hdma2d.LayerCfg[1].InputAlpha = 0xFF;
 8003622:	4b0e      	ldr	r3, [pc, #56]	; (800365c <MX_DMA2D_Init+0x68>)
 8003624:	22ff      	movs	r2, #255	; 0xff
 8003626:	645a      	str	r2, [r3, #68]	; 0x44
  hdma2d.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA;
 8003628:	4b0c      	ldr	r3, [pc, #48]	; (800365c <MX_DMA2D_Init+0x68>)
 800362a:	2200      	movs	r2, #0
 800362c:	649a      	str	r2, [r3, #72]	; 0x48
  hdma2d.LayerCfg[1].RedBlueSwap = DMA2D_RB_REGULAR;
 800362e:	4b0b      	ldr	r3, [pc, #44]	; (800365c <MX_DMA2D_Init+0x68>)
 8003630:	2200      	movs	r2, #0
 8003632:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8003634:	4809      	ldr	r0, [pc, #36]	; (800365c <MX_DMA2D_Init+0x68>)
 8003636:	f002 fc6b 	bl	8005f10 <HAL_DMA2D_Init>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d001      	beq.n	8003644 <MX_DMA2D_Init+0x50>
  {
    Error_Handler();
 8003640:	f000 fb3c 	bl	8003cbc <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8003644:	2101      	movs	r1, #1
 8003646:	4805      	ldr	r0, [pc, #20]	; (800365c <MX_DMA2D_Init+0x68>)
 8003648:	f002 fdfe 	bl	8006248 <HAL_DMA2D_ConfigLayer>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d001      	beq.n	8003656 <MX_DMA2D_Init+0x62>
  {
    Error_Handler();
 8003652:	f000 fb33 	bl	8003cbc <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8003656:	bf00      	nop
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	2000031c 	.word	0x2000031c
 8003660:	4002b000 	.word	0x4002b000

08003664 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003668:	4b14      	ldr	r3, [pc, #80]	; (80036bc <MX_USART2_UART_Init+0x58>)
 800366a:	4a15      	ldr	r2, [pc, #84]	; (80036c0 <MX_USART2_UART_Init+0x5c>)
 800366c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800366e:	4b13      	ldr	r3, [pc, #76]	; (80036bc <MX_USART2_UART_Init+0x58>)
 8003670:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003674:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003676:	4b11      	ldr	r3, [pc, #68]	; (80036bc <MX_USART2_UART_Init+0x58>)
 8003678:	2200      	movs	r2, #0
 800367a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800367c:	4b0f      	ldr	r3, [pc, #60]	; (80036bc <MX_USART2_UART_Init+0x58>)
 800367e:	2200      	movs	r2, #0
 8003680:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003682:	4b0e      	ldr	r3, [pc, #56]	; (80036bc <MX_USART2_UART_Init+0x58>)
 8003684:	2200      	movs	r2, #0
 8003686:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003688:	4b0c      	ldr	r3, [pc, #48]	; (80036bc <MX_USART2_UART_Init+0x58>)
 800368a:	220c      	movs	r2, #12
 800368c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800368e:	4b0b      	ldr	r3, [pc, #44]	; (80036bc <MX_USART2_UART_Init+0x58>)
 8003690:	2200      	movs	r2, #0
 8003692:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003694:	4b09      	ldr	r3, [pc, #36]	; (80036bc <MX_USART2_UART_Init+0x58>)
 8003696:	2200      	movs	r2, #0
 8003698:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800369a:	4b08      	ldr	r3, [pc, #32]	; (80036bc <MX_USART2_UART_Init+0x58>)
 800369c:	2200      	movs	r2, #0
 800369e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80036a0:	4b06      	ldr	r3, [pc, #24]	; (80036bc <MX_USART2_UART_Init+0x58>)
 80036a2:	2200      	movs	r2, #0
 80036a4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80036a6:	4805      	ldr	r0, [pc, #20]	; (80036bc <MX_USART2_UART_Init+0x58>)
 80036a8:	f005 fc70 	bl	8008f8c <HAL_UART_Init>
 80036ac:	4603      	mov	r3, r0
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d001      	beq.n	80036b6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80036b2:	f000 fb03 	bl	8003cbc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80036b6:	bf00      	nop
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	20000374 	.word	0x20000374
 80036c0:	40004400 	.word	0x40004400

080036c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b08e      	sub	sp, #56	; 0x38
 80036c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036ce:	2200      	movs	r2, #0
 80036d0:	601a      	str	r2, [r3, #0]
 80036d2:	605a      	str	r2, [r3, #4]
 80036d4:	609a      	str	r2, [r3, #8]
 80036d6:	60da      	str	r2, [r3, #12]
 80036d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80036da:	4bb1      	ldr	r3, [pc, #708]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 80036dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036de:	4ab0      	ldr	r2, [pc, #704]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 80036e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80036e6:	4bae      	ldr	r3, [pc, #696]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 80036e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036ee:	623b      	str	r3, [r7, #32]
 80036f0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80036f2:	4bab      	ldr	r3, [pc, #684]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 80036f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036f6:	4aaa      	ldr	r2, [pc, #680]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 80036f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80036fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80036fe:	4ba8      	ldr	r3, [pc, #672]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 8003700:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003702:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003706:	61fb      	str	r3, [r7, #28]
 8003708:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800370a:	4ba5      	ldr	r3, [pc, #660]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 800370c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800370e:	4aa4      	ldr	r2, [pc, #656]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 8003710:	f043 0310 	orr.w	r3, r3, #16
 8003714:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003716:	4ba2      	ldr	r3, [pc, #648]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 8003718:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800371a:	f003 0310 	and.w	r3, r3, #16
 800371e:	61bb      	str	r3, [r7, #24]
 8003720:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003722:	4b9f      	ldr	r3, [pc, #636]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 8003724:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003726:	4a9e      	ldr	r2, [pc, #632]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 8003728:	f043 0302 	orr.w	r3, r3, #2
 800372c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800372e:	4b9c      	ldr	r3, [pc, #624]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 8003730:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003732:	f003 0302 	and.w	r3, r3, #2
 8003736:	617b      	str	r3, [r7, #20]
 8003738:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800373a:	4b99      	ldr	r3, [pc, #612]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 800373c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800373e:	4a98      	ldr	r2, [pc, #608]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 8003740:	f043 0301 	orr.w	r3, r3, #1
 8003744:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003746:	4b96      	ldr	r3, [pc, #600]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 8003748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800374a:	f003 0301 	and.w	r3, r3, #1
 800374e:	613b      	str	r3, [r7, #16]
 8003750:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003752:	4b93      	ldr	r3, [pc, #588]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 8003754:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003756:	4a92      	ldr	r2, [pc, #584]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 8003758:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800375c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800375e:	4b90      	ldr	r3, [pc, #576]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 8003760:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003762:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003766:	60fb      	str	r3, [r7, #12]
 8003768:	68fb      	ldr	r3, [r7, #12]
  HAL_PWREx_EnableVddIO2();
 800376a:	f004 f87b 	bl	8007864 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800376e:	4b8c      	ldr	r3, [pc, #560]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 8003770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003772:	4a8b      	ldr	r2, [pc, #556]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 8003774:	f043 0308 	orr.w	r3, r3, #8
 8003778:	64d3      	str	r3, [r2, #76]	; 0x4c
 800377a:	4b89      	ldr	r3, [pc, #548]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 800377c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800377e:	f003 0308 	and.w	r3, r3, #8
 8003782:	60bb      	str	r3, [r7, #8]
 8003784:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003786:	4b86      	ldr	r3, [pc, #536]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 8003788:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800378a:	4a85      	ldr	r2, [pc, #532]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 800378c:	f043 0304 	orr.w	r3, r3, #4
 8003790:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003792:	4b83      	ldr	r3, [pc, #524]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 8003794:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003796:	f003 0304 	and.w	r3, r3, #4
 800379a:	607b      	str	r3, [r7, #4]
 800379c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800379e:	4b80      	ldr	r3, [pc, #512]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 80037a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037a2:	4a7f      	ldr	r2, [pc, #508]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 80037a4:	f043 0320 	orr.w	r3, r3, #32
 80037a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80037aa:	4b7d      	ldr	r3, [pc, #500]	; (80039a0 <MX_GPIO_Init+0x2dc>)
 80037ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037ae:	f003 0320 	and.w	r3, r3, #32
 80037b2:	603b      	str	r3, [r7, #0]
 80037b4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, OV5640_PWDN_Pin|OV5640_SIOC_Pin, GPIO_PIN_SET);
 80037b6:	2201      	movs	r2, #1
 80037b8:	2114      	movs	r1, #20
 80037ba:	487a      	ldr	r0, [pc, #488]	; (80039a4 <MX_GPIO_Init+0x2e0>)
 80037bc:	f003 f902 	bl	80069c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_RESET);
 80037c0:	2200      	movs	r2, #0
 80037c2:	2101      	movs	r1, #1
 80037c4:	4878      	ldr	r0, [pc, #480]	; (80039a8 <MX_GPIO_Init+0x2e4>)
 80037c6:	f003 f8fd 	bl	80069c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, MFX_WAKEUP_Pin|LCD_PWR_ON_Pin|MIC_VDD_Pin, GPIO_PIN_RESET);
 80037ca:	2200      	movs	r2, #0
 80037cc:	2143      	movs	r1, #67	; 0x43
 80037ce:	4875      	ldr	r0, [pc, #468]	; (80039a4 <MX_GPIO_Init+0x2e0>)
 80037d0:	f003 f8f8 	bl	80069c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Audio_RST_GPIO_Port, Audio_RST_Pin, GPIO_PIN_RESET);
 80037d4:	2200      	movs	r2, #0
 80037d6:	2140      	movs	r1, #64	; 0x40
 80037d8:	4874      	ldr	r0, [pc, #464]	; (80039ac <MX_GPIO_Init+0x2e8>)
 80037da:	f003 f8f3 	bl	80069c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OV5640_SIOD_Pin|LED1_Pin, GPIO_PIN_SET);
 80037de:	2201      	movs	r2, #1
 80037e0:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80037e4:	4872      	ldr	r0, [pc, #456]	; (80039b0 <MX_GPIO_Init+0x2ec>)
 80037e6:	f003 f8ed 	bl	80069c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : JOY_DOWN_Pin JOY_LEFT_Pin JOY_UP_Pin */
  GPIO_InitStruct.Pin = JOY_DOWN_Pin|JOY_LEFT_Pin|JOY_UP_Pin;
 80037ea:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80037ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80037f0:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80037f4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80037f6:	2302      	movs	r3, #2
 80037f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80037fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80037fe:	4619      	mov	r1, r3
 8003800:	4869      	ldr	r0, [pc, #420]	; (80039a8 <MX_GPIO_Init+0x2e4>)
 8003802:	f002 fe5b 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pin : OV5640_PWDN_Pin */
  GPIO_InitStruct.Pin = OV5640_PWDN_Pin;
 8003806:	2304      	movs	r3, #4
 8003808:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800380a:	2301      	movs	r3, #1
 800380c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800380e:	2300      	movs	r3, #0
 8003810:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003812:	2302      	movs	r3, #2
 8003814:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(OV5640_PWDN_GPIO_Port, &GPIO_InitStruct);
 8003816:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800381a:	4619      	mov	r1, r3
 800381c:	4861      	ldr	r0, [pc, #388]	; (80039a4 <MX_GPIO_Init+0x2e0>)
 800381e:	f002 fe4d 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D12_Pin|ARD_D11_Pin;
 8003822:	2330      	movs	r3, #48	; 0x30
 8003824:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003826:	2302      	movs	r3, #2
 8003828:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800382a:	2300      	movs	r3, #0
 800382c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800382e:	2303      	movs	r3, #3
 8003830:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003832:	2305      	movs	r3, #5
 8003834:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003836:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800383a:	4619      	mov	r1, r3
 800383c:	485c      	ldr	r0, [pc, #368]	; (80039b0 <MX_GPIO_Init+0x2ec>)
 800383e:	f002 fe3d 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin ARD_D13_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|ARD_D13_Pin;
 8003842:	f248 0320 	movw	r3, #32800	; 0x8020
 8003846:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003848:	2302      	movs	r3, #2
 800384a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800384c:	2300      	movs	r3, #0
 800384e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003850:	2303      	movs	r3, #3
 8003852:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003854:	2305      	movs	r3, #5
 8003856:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003858:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800385c:	4619      	mov	r1, r3
 800385e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003862:	f002 fe2b 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_Pin;
 8003866:	2301      	movs	r3, #1
 8003868:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800386a:	2301      	movs	r3, #1
 800386c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800386e:	2300      	movs	r3, #0
 8003870:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003872:	2300      	movs	r3, #0
 8003874:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 8003876:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800387a:	4619      	mov	r1, r3
 800387c:	484a      	ldr	r0, [pc, #296]	; (80039a8 <MX_GPIO_Init+0x2e4>)
 800387e:	f002 fe1d 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8003882:	2340      	movs	r3, #64	; 0x40
 8003884:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003886:	2302      	movs	r3, #2
 8003888:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800388a:	2300      	movs	r3, #0
 800388c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800388e:	2300      	movs	r3, #0
 8003890:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003892:	2303      	movs	r3, #3
 8003894:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8003896:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800389a:	4619      	mov	r1, r3
 800389c:	4842      	ldr	r0, [pc, #264]	; (80039a8 <MX_GPIO_Init+0x2e4>)
 800389e:	f002 fe0d 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_MISO_Pin SPI2_CLK_Pin */
  GPIO_InitStruct.Pin = SPI2_MISO_Pin|SPI2_CLK_Pin;
 80038a2:	2306      	movs	r3, #6
 80038a4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038a6:	2302      	movs	r3, #2
 80038a8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038aa:	2300      	movs	r3, #0
 80038ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038ae:	2303      	movs	r3, #3
 80038b0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80038b2:	2305      	movs	r3, #5
 80038b4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80038b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80038ba:	4619      	mov	r1, r3
 80038bc:	483a      	ldr	r0, [pc, #232]	; (80039a8 <MX_GPIO_Init+0x2e4>)
 80038be:	f002 fdfd 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D3_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin|ARD_D9_Pin;
 80038c2:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80038c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038c8:	2302      	movs	r3, #2
 80038ca:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038cc:	2300      	movs	r3, #0
 80038ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038d0:	2300      	movs	r3, #0
 80038d2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80038d4:	2303      	movs	r3, #3
 80038d6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80038d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80038dc:	4619      	mov	r1, r3
 80038de:	4831      	ldr	r0, [pc, #196]	; (80039a4 <MX_GPIO_Init+0x2e0>)
 80038e0:	f002 fdec 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pins : I2C1_SCL_Pin I2C1_SDA_Pin */
  GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 80038e4:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80038e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80038ea:	2312      	movs	r3, #18
 80038ec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80038ee:	2301      	movs	r3, #1
 80038f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038f2:	2303      	movs	r3, #3
 80038f4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80038f6:	2304      	movs	r3, #4
 80038f8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80038fe:	4619      	mov	r1, r3
 8003900:	482b      	ldr	r0, [pc, #172]	; (80039b0 <MX_GPIO_Init+0x2ec>)
 8003902:	f002 fddb 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pin : USART1_TX_Pin */
  GPIO_InitStruct.Pin = USART1_TX_Pin;
 8003906:	2340      	movs	r3, #64	; 0x40
 8003908:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800390a:	2302      	movs	r3, #2
 800390c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800390e:	2300      	movs	r3, #0
 8003910:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003912:	2303      	movs	r3, #3
 8003914:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003916:	2307      	movs	r3, #7
 8003918:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(USART1_TX_GPIO_Port, &GPIO_InitStruct);
 800391a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800391e:	4619      	mov	r1, r3
 8003920:	4823      	ldr	r0, [pc, #140]	; (80039b0 <MX_GPIO_Init+0x2ec>)
 8003922:	f002 fdcb 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pins : SAI1_FSA_Pin SAI1_SDB_Pin SAI1_MCKA_Pin SAI1_SDA_Pin */
  GPIO_InitStruct.Pin = SAI1_FSA_Pin|SAI1_SDB_Pin|SAI1_MCKA_Pin|SAI1_SDA_Pin;
 8003926:	235c      	movs	r3, #92	; 0x5c
 8003928:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800392a:	2302      	movs	r3, #2
 800392c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800392e:	2300      	movs	r3, #0
 8003930:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003932:	2300      	movs	r3, #0
 8003934:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8003936:	230d      	movs	r3, #13
 8003938:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800393a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800393e:	4619      	mov	r1, r3
 8003940:	481c      	ldr	r0, [pc, #112]	; (80039b4 <MX_GPIO_Init+0x2f0>)
 8003942:	f002 fdbb 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D5_Pin */
  GPIO_InitStruct.Pin = ARD_D5_Pin;
 8003946:	f44f 7300 	mov.w	r3, #512	; 0x200
 800394a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800394c:	2302      	movs	r3, #2
 800394e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003950:	2300      	movs	r3, #0
 8003952:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003954:	2300      	movs	r3, #0
 8003956:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003958:	2302      	movs	r3, #2
 800395a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D5_GPIO_Port, &GPIO_InitStruct);
 800395c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003960:	4619      	mov	r1, r3
 8003962:	4813      	ldr	r0, [pc, #76]	; (80039b0 <MX_GPIO_Init+0x2ec>)
 8003964:	f002 fdaa 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pins : UART1_RX_Pin UART1_CTS_Pin UART1_RTS_Pin */
  GPIO_InitStruct.Pin = UART1_RX_Pin|UART1_CTS_Pin|UART1_RTS_Pin;
 8003968:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800396c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800396e:	2302      	movs	r3, #2
 8003970:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003972:	2300      	movs	r3, #0
 8003974:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003976:	2303      	movs	r3, #3
 8003978:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800397a:	2307      	movs	r3, #7
 800397c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800397e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003982:	4619      	mov	r1, r3
 8003984:	480c      	ldr	r0, [pc, #48]	; (80039b8 <MX_GPIO_Init+0x2f4>)
 8003986:	f002 fd99 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_CMD_Pin */
  GPIO_InitStruct.Pin = uSD_CMD_Pin;
 800398a:	2304      	movs	r3, #4
 800398c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800398e:	2302      	movs	r3, #2
 8003990:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003992:	2300      	movs	r3, #0
 8003994:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003996:	2303      	movs	r3, #3
 8003998:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800399a:	230c      	movs	r3, #12
 800399c:	e00e      	b.n	80039bc <MX_GPIO_Init+0x2f8>
 800399e:	bf00      	nop
 80039a0:	40021000 	.word	0x40021000
 80039a4:	48001c00 	.word	0x48001c00
 80039a8:	48002000 	.word	0x48002000
 80039ac:	48000800 	.word	0x48000800
 80039b0:	48000400 	.word	0x48000400
 80039b4:	48001000 	.word	0x48001000
 80039b8:	48001800 	.word	0x48001800
 80039bc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_CMD_GPIO_Port, &GPIO_InitStruct);
 80039be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80039c2:	4619      	mov	r1, r3
 80039c4:	48b7      	ldr	r0, [pc, #732]	; (8003ca4 <MX_GPIO_Init+0x5e0>)
 80039c6:	f002 fd79 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pins : uSD_D2_Pin uSD_D3_Pin uSD_CLK_Pin uSD_D1_Pin
                           uSD_D0_Pin */
  GPIO_InitStruct.Pin = uSD_D2_Pin|uSD_D3_Pin|uSD_CLK_Pin|uSD_D1_Pin
 80039ca:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80039ce:	627b      	str	r3, [r7, #36]	; 0x24
                          |uSD_D0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039d0:	2302      	movs	r3, #2
 80039d2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039d4:	2300      	movs	r3, #0
 80039d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039d8:	2303      	movs	r3, #3
 80039da:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80039dc:	230c      	movs	r3, #12
 80039de:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80039e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80039e4:	4619      	mov	r1, r3
 80039e6:	48b0      	ldr	r0, [pc, #704]	; (8003ca8 <MX_GPIO_Init+0x5e4>)
 80039e8:	f002 fd68 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_TE_Pin */
  GPIO_InitStruct.Pin = LCD_TE_Pin;
 80039ec:	2380      	movs	r3, #128	; 0x80
 80039ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80039f0:	2300      	movs	r3, #0
 80039f2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039f4:	2300      	movs	r3, #0
 80039f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(LCD_TE_GPIO_Port, &GPIO_InitStruct);
 80039f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80039fc:	4619      	mov	r1, r3
 80039fe:	48ab      	ldr	r0, [pc, #684]	; (8003cac <MX_GPIO_Init+0x5e8>)
 8003a00:	f002 fd5c 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTGFS_DP_Pin USB_OTGFS_DM_Pin USB_OTGFS_ID_Pin */
  GPIO_InitStruct.Pin = USB_OTGFS_DP_Pin|USB_OTGFS_DM_Pin|USB_OTGFS_ID_Pin;
 8003a04:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8003a08:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a0a:	2302      	movs	r3, #2
 8003a0c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a12:	2303      	movs	r3, #3
 8003a14:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003a16:	230a      	movs	r3, #10
 8003a18:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a1e:	4619      	mov	r1, r3
 8003a20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003a24:	f002 fd4a 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pin : JOY_SEL_Pin */
  GPIO_InitStruct.Pin = JOY_SEL_Pin;
 8003a28:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a2c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003a2e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003a32:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003a34:	2302      	movs	r3, #2
 8003a36:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(JOY_SEL_GPIO_Port, &GPIO_InitStruct);
 8003a38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a3c:	4619      	mov	r1, r3
 8003a3e:	489a      	ldr	r0, [pc, #616]	; (8003ca8 <MX_GPIO_Init+0x5e4>)
 8003a40:	f002 fd3c 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pins : MFX_WAKEUP_Pin LCD_PWR_ON_Pin MIC_VDD_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin|LCD_PWR_ON_Pin|MIC_VDD_Pin;
 8003a44:	2343      	movs	r3, #67	; 0x43
 8003a46:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a50:	2300      	movs	r3, #0
 8003a52:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003a54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a58:	4619      	mov	r1, r3
 8003a5a:	4894      	ldr	r0, [pc, #592]	; (8003cac <MX_GPIO_Init+0x5e8>)
 8003a5c:	f002 fd2e 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_RST_Pin */
  GPIO_InitStruct.Pin = Audio_RST_Pin;
 8003a60:	2340      	movs	r3, #64	; 0x40
 8003a62:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a64:	2301      	movs	r3, #1
 8003a66:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(Audio_RST_GPIO_Port, &GPIO_InitStruct);
 8003a70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a74:	4619      	mov	r1, r3
 8003a76:	488c      	ldr	r0, [pc, #560]	; (8003ca8 <MX_GPIO_Init+0x5e4>)
 8003a78:	f002 fd20 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pin : CTP_INT_Pin */
  GPIO_InitStruct.Pin = CTP_INT_Pin;
 8003a7c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003a80:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003a82:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003a86:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CTP_INT_GPIO_Port, &GPIO_InitStruct);
 8003a8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a90:	4619      	mov	r1, r3
 8003a92:	4887      	ldr	r0, [pc, #540]	; (8003cb0 <MX_GPIO_Init+0x5ec>)
 8003a94:	f002 fd12 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003a98:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003a9c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a9e:	2302      	movs	r3, #2
 8003aa0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003aae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ab2:	4619      	mov	r1, r3
 8003ab4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003ab8:	f002 fd00 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pins : DATIN3_Pin DF_CKOUT_Pin */
  GPIO_InitStruct.Pin = DATIN3_Pin|DF_CKOUT_Pin;
 8003abc:	2384      	movs	r3, #132	; 0x84
 8003abe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ac0:	2302      	movs	r3, #2
 8003ac2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8003acc:	2306      	movs	r3, #6
 8003ace:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ad0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ad4:	4619      	mov	r1, r3
 8003ad6:	4874      	ldr	r0, [pc, #464]	; (8003ca8 <MX_GPIO_Init+0x5e4>)
 8003ad8:	f002 fcf0 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_A3_Pin */
  GPIO_InitStruct.Pin = ARD_A3_Pin;
 8003adc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ae0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003ae2:	230b      	movs	r3, #11
 8003ae4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ARD_A3_GPIO_Port, &GPIO_InitStruct);
 8003aea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003aee:	4619      	mov	r1, r3
 8003af0:	4870      	ldr	r0, [pc, #448]	; (8003cb4 <MX_GPIO_Init+0x5f0>)
 8003af2:	f002 fce3 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A0_Pin ARD_A5_Pin PC1 ARD_A2_Pin */
  GPIO_InitStruct.Pin = ARD_A0_Pin|ARD_A5_Pin|GPIO_PIN_1|ARD_A2_Pin;
 8003af6:	231b      	movs	r3, #27
 8003af8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003afa:	230b      	movs	r3, #11
 8003afc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003afe:	2300      	movs	r3, #0
 8003b00:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b06:	4619      	mov	r1, r3
 8003b08:	4867      	ldr	r0, [pc, #412]	; (8003ca8 <MX_GPIO_Init+0x5e4>)
 8003b0a:	f002 fcd7 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_BK1_NCS_Pin QSPI_BK1_IO1_Pin QSPI_BK1_IO0_Pin */
  GPIO_InitStruct.Pin = QSPI_BK1_NCS_Pin|QSPI_BK1_IO1_Pin|QSPI_BK1_IO0_Pin;
 8003b0e:	f640 0303 	movw	r3, #2051	; 0x803
 8003b12:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b14:	2302      	movs	r3, #2
 8003b16:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b1c:	2303      	movs	r3, #3
 8003b1e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8003b20:	230a      	movs	r3, #10
 8003b22:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b28:	4619      	mov	r1, r3
 8003b2a:	4863      	ldr	r0, [pc, #396]	; (8003cb8 <MX_GPIO_Init+0x5f4>)
 8003b2c:	f002 fcc6 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D0_Pin ARD_D1_Pin */
  GPIO_InitStruct.Pin = ARD_D0_Pin|ARD_D1_Pin;
 8003b30:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8003b34:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b36:	2302      	movs	r3, #2
 8003b38:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b3e:	2303      	movs	r3, #3
 8003b40:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8003b42:	2308      	movs	r3, #8
 8003b44:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003b46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b4a:	4619      	mov	r1, r3
 8003b4c:	4858      	ldr	r0, [pc, #352]	; (8003cb0 <MX_GPIO_Init+0x5ec>)
 8003b4e:	f002 fcb5 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_IRQ_OUT_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin;
 8003b52:	2320      	movs	r3, #32
 8003b54:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003b56:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003b5a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(MFX_IRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 8003b60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b64:	4619      	mov	r1, r3
 8003b66:	4850      	ldr	r0, [pc, #320]	; (8003ca8 <MX_GPIO_Init+0x5e4>)
 8003b68:	f002 fca8 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pin : OV5640_SIOC_Pin */
  GPIO_InitStruct.Pin = OV5640_SIOC_Pin;
 8003b6c:	2310      	movs	r3, #16
 8003b6e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003b70:	2311      	movs	r3, #17
 8003b72:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b74:	2301      	movs	r3, #1
 8003b76:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b78:	2303      	movs	r3, #3
 8003b7a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(OV5640_SIOC_GPIO_Port, &GPIO_InitStruct);
 8003b7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b80:	4619      	mov	r1, r3
 8003b82:	484a      	ldr	r0, [pc, #296]	; (8003cac <MX_GPIO_Init+0x5e8>)
 8003b84:	f002 fc9a 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pins : STMOD_ADC_Pin ARD_A4_Pin */
  GPIO_InitStruct.Pin = STMOD_ADC_Pin|ARD_A4_Pin;
 8003b88:	2312      	movs	r3, #18
 8003b8a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003b8c:	230b      	movs	r3, #11
 8003b8e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b90:	2300      	movs	r3, #0
 8003b92:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b98:	4619      	mov	r1, r3
 8003b9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b9e:	f002 fc8d 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_BK1_IO2_Pin QSPI_CLK_Pin QSPI_BK1_IO3_Pin */
  GPIO_InitStruct.Pin = QSPI_BK1_IO2_Pin|QSPI_CLK_Pin|QSPI_BK1_IO3_Pin;
 8003ba2:	23c8      	movs	r3, #200	; 0xc8
 8003ba4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ba6:	2302      	movs	r3, #2
 8003ba8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003baa:	2300      	movs	r3, #0
 8003bac:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8003bb2:	230a      	movs	r3, #10
 8003bb4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bb6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003bba:	4619      	mov	r1, r3
 8003bbc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003bc0:	f002 fc7c 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pin : JOY_RIGHT_Pin */
  GPIO_InitStruct.Pin = JOY_RIGHT_Pin;
 8003bc4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003bc8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003bca:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8003bce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003bd0:	2302      	movs	r3, #2
 8003bd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(JOY_RIGHT_GPIO_Port, &GPIO_InitStruct);
 8003bd4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003bd8:	4619      	mov	r1, r3
 8003bda:	4836      	ldr	r0, [pc, #216]	; (8003cb4 <MX_GPIO_Init+0x5f0>)
 8003bdc:	f002 fc6e 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI2_MOSI_Pin;
 8003be0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003be4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003be6:	2302      	movs	r3, #2
 8003be8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bea:	2300      	movs	r3, #0
 8003bec:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003bf2:	2305      	movs	r3, #5
 8003bf4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SPI2_MOSI_GPIO_Port, &GPIO_InitStruct);
 8003bf6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003bfa:	4619      	mov	r1, r3
 8003bfc:	482e      	ldr	r0, [pc, #184]	; (8003cb8 <MX_GPIO_Init+0x5f4>)
 8003bfe:	f002 fc5d 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pin : OV5640_SIOD_Pin */
  GPIO_InitStruct.Pin = OV5640_SIOD_Pin;
 8003c02:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003c06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003c08:	2311      	movs	r3, #17
 8003c0a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c10:	2303      	movs	r3, #3
 8003c12:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(OV5640_SIOD_GPIO_Port, &GPIO_InitStruct);
 8003c14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c18:	4619      	mov	r1, r3
 8003c1a:	4827      	ldr	r0, [pc, #156]	; (8003cb8 <MX_GPIO_Init+0x5f4>)
 8003c1c:	f002 fc4e 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_RESET_Pin */
  GPIO_InitStruct.Pin = STMOD_RESET_Pin;
 8003c20:	2304      	movs	r3, #4
 8003c22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003c24:	2300      	movs	r3, #0
 8003c26:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(STMOD_RESET_GPIO_Port, &GPIO_InitStruct);
 8003c2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c30:	4619      	mov	r1, r3
 8003c32:	4821      	ldr	r0, [pc, #132]	; (8003cb8 <MX_GPIO_Init+0x5f4>)
 8003c34:	f002 fc42 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003c38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003c3c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c3e:	2302      	movs	r3, #2
 8003c40:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c42:	2300      	movs	r3, #0
 8003c44:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c46:	2300      	movs	r3, #0
 8003c48:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8003c4a:	230d      	movs	r3, #13
 8003c4c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c52:	4619      	mov	r1, r3
 8003c54:	4818      	ldr	r0, [pc, #96]	; (8003cb8 <MX_GPIO_Init+0x5f4>)
 8003c56:	f002 fc31 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pin : DFDATIN1_Pin */
  GPIO_InitStruct.Pin = DFDATIN1_Pin;
 8003c5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c60:	2302      	movs	r3, #2
 8003c62:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c64:	2300      	movs	r3, #0
 8003c66:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8003c6c:	2306      	movs	r3, #6
 8003c6e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DFDATIN1_GPIO_Port, &GPIO_InitStruct);
 8003c70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c74:	4619      	mov	r1, r3
 8003c76:	4810      	ldr	r0, [pc, #64]	; (8003cb8 <MX_GPIO_Init+0x5f4>)
 8003c78:	f002 fc20 	bl	80064bc <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8003c7c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003c80:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003c82:	2311      	movs	r3, #17
 8003c84:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c86:	2300      	movs	r3, #0
 8003c88:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8003c8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c92:	4619      	mov	r1, r3
 8003c94:	4808      	ldr	r0, [pc, #32]	; (8003cb8 <MX_GPIO_Init+0x5f4>)
 8003c96:	f002 fc11 	bl	80064bc <HAL_GPIO_Init>

}
 8003c9a:	bf00      	nop
 8003c9c:	3738      	adds	r7, #56	; 0x38
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	48000c00 	.word	0x48000c00
 8003ca8:	48000800 	.word	0x48000800
 8003cac:	48001c00 	.word	0x48001c00
 8003cb0:	48001800 	.word	0x48001800
 8003cb4:	48001400 	.word	0x48001400
 8003cb8:	48000400 	.word	0x48000400

08003cbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	printf_dbg("!!!!!!!!Error_Handler!!!!!!!");
 8003cc0:	4b0a      	ldr	r3, [pc, #40]	; (8003cec <Error_Handler+0x30>)
 8003cc2:	691b      	ldr	r3, [r3, #16]
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f006 ffa9 	bl	800ac1c <iprintf>
 8003cca:	4b09      	ldr	r3, [pc, #36]	; (8003cf0 <Error_Handler+0x34>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f006 ffa4 	bl	800ac1c <iprintf>
 8003cd4:	4b05      	ldr	r3, [pc, #20]	; (8003cec <Error_Handler+0x30>)
 8003cd6:	69db      	ldr	r3, [r3, #28]
 8003cd8:	4618      	mov	r0, r3
 8003cda:	f006 ff9f 	bl	800ac1c <iprintf>
 8003cde:	4805      	ldr	r0, [pc, #20]	; (8003cf4 <Error_Handler+0x38>)
 8003ce0:	f006 ff9c 	bl	800ac1c <iprintf>
  __ASM volatile ("cpsid i" : : : "memory");
 8003ce4:	b672      	cpsid	i
}
 8003ce6:	bf00      	nop
  __disable_irq();
  while (1)
 8003ce8:	e7fe      	b.n	8003ce8 <Error_Handler+0x2c>
 8003cea:	bf00      	nop
 8003cec:	200000cc 	.word	0x200000cc
 8003cf0:	200000ec 	.word	0x200000ec
 8003cf4:	0800b77c 	.word	0x0800b77c

08003cf8 <OV5640_RegisterBusIO>:
  * @brief  Register component IO bus
  * @param  Component object pointer
  * @retval Component status
  */
int32_t OV5640_RegisterBusIO(OV5640_Object_t *pObj, OV5640_IO_t *pIO)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b082      	sub	sp, #8
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
 8003d00:	6039      	str	r1, [r7, #0]

  if (pObj == NULL)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d102      	bne.n	8003d0e <OV5640_RegisterBusIO+0x16>
  {
    return OV5640_ERROR;
 8003d08:	f04f 33ff 	mov.w	r3, #4294967295
 8003d0c:	e016      	b.n	8003d3c <OV5640_RegisterBusIO+0x44>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	685a      	ldr	r2, [r3, #4]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	891a      	ldrh	r2, [r3, #8]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	811a      	strh	r2, [r3, #8]

    if (pObj->IO.Init != NULL)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d004      	beq.n	8003d38 <OV5640_RegisterBusIO+0x40>
    {
      pObj->IO.Init();
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4798      	blx	r3
      return OV5640_OK;
 8003d34:	2300      	movs	r3, #0
 8003d36:	e001      	b.n	8003d3c <OV5640_RegisterBusIO+0x44>
    }

  }

  return OV5640_ERROR;
 8003d38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3708      	adds	r7, #8
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <OV5640_Init>:
  * @param  Resolution  Camera resolution
  * @param  PixelFormat pixel format to be configured
  * @retval Component status
  */
int32_t OV5640_Init(OV5640_Object_t *pObj, uint32_t Resolution, uint32_t PixelFormat)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b086      	sub	sp, #24
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	60b9      	str	r1, [r7, #8]
 8003d4e:	607a      	str	r2, [r7, #4]
  uint32_t index;
  int32_t ret = OV5640_OK;
 8003d50:	2300      	movs	r3, #0
 8003d52:	613b      	str	r3, [r7, #16]
    {OV5640_AEC_CTRL1F, 0x14},
    {OV5640_SYSTEM_CTROL0, 0x02},
  };


  if (pObj->IsInitialized == 0U)
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d15a      	bne.n	8003e14 <OV5640_Init+0xd0>
  {
    /* Check if resolution is supported */
    if ((Resolution > OV5640_R800x480) ||
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	2b04      	cmp	r3, #4
 8003d62:	d80e      	bhi.n	8003d82 <OV5640_Init+0x3e>
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d00f      	beq.n	8003d8a <OV5640_Init+0x46>
        ((PixelFormat != OV5640_RGB565) && (PixelFormat != OV5640_YUV422) &&
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2b02      	cmp	r3, #2
 8003d6e:	d00c      	beq.n	8003d8a <OV5640_Init+0x46>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d009      	beq.n	8003d8a <OV5640_Init+0x46>
         (PixelFormat != OV5640_RGB888) && (PixelFormat != OV5640_Y8) &&
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2b07      	cmp	r3, #7
 8003d7a:	d006      	beq.n	8003d8a <OV5640_Init+0x46>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2b08      	cmp	r3, #8
 8003d80:	d003      	beq.n	8003d8a <OV5640_Init+0x46>
         (PixelFormat != OV5640_JPEG)))
    {
      ret = OV5640_ERROR;
 8003d82:	f04f 33ff 	mov.w	r3, #4294967295
 8003d86:	613b      	str	r3, [r7, #16]
 8003d88:	e044      	b.n	8003e14 <OV5640_Init+0xd0>
    }
    else
    {
      /* Set common parameters for all resolutions */
      for (index = 0; index < (sizeof(OV5640_Common) / 4U) ; index++)
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	617b      	str	r3, [r7, #20]
 8003d8e:	e014      	b.n	8003dba <OV5640_Init+0x76>
      {
        if (ret != OV5640_ERROR)
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d96:	d00d      	beq.n	8003db4 <OV5640_Init+0x70>
        {

          I2C2_WriteData(OV5640_ADDR, OV5640_Common[index][0], 2, (uint8_t)OV5640_Common[index][1]);
 8003d98:	4a21      	ldr	r2, [pc, #132]	; (8003e20 <OV5640_Init+0xdc>)
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8003da0:	4a1f      	ldr	r2, [pc, #124]	; (8003e20 <OV5640_Init+0xdc>)
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	009b      	lsls	r3, r3, #2
 8003da6:	4413      	add	r3, r2
 8003da8:	885b      	ldrh	r3, [r3, #2]
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	2202      	movs	r2, #2
 8003dae:	2078      	movs	r0, #120	; 0x78
 8003db0:	f7fe fb1c 	bl	80023ec <I2C2_WriteData>
      for (index = 0; index < (sizeof(OV5640_Common) / 4U) ; index++)
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	3301      	adds	r3, #1
 8003db8:	617b      	str	r3, [r7, #20]
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	2bfd      	cmp	r3, #253	; 0xfd
 8003dbe:	d9e7      	bls.n	8003d90 <OV5640_Init+0x4c>

        }
      }

      if (ret == OV5640_OK)
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d126      	bne.n	8003e14 <OV5640_Init+0xd0>
      {
        /* Set specific parameters for each resolution */
        if (OV5640_SetResolution(pObj, Resolution) != OV5640_OK)
 8003dc6:	68b9      	ldr	r1, [r7, #8]
 8003dc8:	68f8      	ldr	r0, [r7, #12]
 8003dca:	f000 f92d 	bl	8004028 <OV5640_SetResolution>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d003      	beq.n	8003ddc <OV5640_Init+0x98>
        {
          ret = OV5640_ERROR;
 8003dd4:	f04f 33ff 	mov.w	r3, #4294967295
 8003dd8:	613b      	str	r3, [r7, #16]
 8003dda:	e01b      	b.n	8003e14 <OV5640_Init+0xd0>
        }/* Set specific parameters for each pixel format */
        else if (OV5640_SetPixelFormat(pObj, PixelFormat) != OV5640_OK)
 8003ddc:	6879      	ldr	r1, [r7, #4]
 8003dde:	68f8      	ldr	r0, [r7, #12]
 8003de0:	f000 f820 	bl	8003e24 <OV5640_SetPixelFormat>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d003      	beq.n	8003df2 <OV5640_Init+0xae>
        {
          ret = OV5640_ERROR;
 8003dea:	f04f 33ff 	mov.w	r3, #4294967295
 8003dee:	613b      	str	r3, [r7, #16]
 8003df0:	e010      	b.n	8003e14 <OV5640_Init+0xd0>
        }/* Set PixelClock, Href and VSync Polarity */
        else if (OV5640_SetPolarities(pObj, OV5640_POLARITY_PCLK_LOW, OV5640_POLARITY_HREF_HIGH,
 8003df2:	2300      	movs	r3, #0
 8003df4:	2201      	movs	r2, #1
 8003df6:	2100      	movs	r1, #0
 8003df8:	68f8      	ldr	r0, [r7, #12]
 8003dfa:	f000 fa01 	bl	8004200 <OV5640_SetPolarities>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d003      	beq.n	8003e0c <OV5640_Init+0xc8>
                                      OV5640_POLARITY_VSYNC_HIGH) != OV5640_OK)
        {
          ret = OV5640_ERROR;
 8003e04:	f04f 33ff 	mov.w	r3, #4294967295
 8003e08:	613b      	str	r3, [r7, #16]
 8003e0a:	e003      	b.n	8003e14 <OV5640_Init+0xd0>
        }
        else
        {
          pObj->IsInitialized = 1U;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }
      }
    }
  }

  return ret;
 8003e14:	693b      	ldr	r3, [r7, #16]
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3718      	adds	r7, #24
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	0800d798 	.word	0x0800d798

08003e24 <OV5640_SetPixelFormat>:
  * @param  pObj  pointer to component object
  * @param  PixelFormat pixel format to be configured
  * @retval Component status
  */
int32_t OV5640_SetPixelFormat(OV5640_Object_t *pObj, uint32_t PixelFormat)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b086      	sub	sp, #24
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
 8003e2c:	6039      	str	r1, [r7, #0]
  int32_t ret = OV5640_OK;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	613b      	str	r3, [r7, #16]
    {OV5640_FORMAT_CTRL00, 0x30},
    {OV5640_FORMAT_MUX_CTRL, 0x00},
  };

  /* Check if PixelFormat is supported */
  if ((PixelFormat != OV5640_RGB565) && (PixelFormat != OV5640_YUV422) &&
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d00f      	beq.n	8003e58 <OV5640_SetPixelFormat+0x34>
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	2b02      	cmp	r3, #2
 8003e3c:	d00c      	beq.n	8003e58 <OV5640_SetPixelFormat+0x34>
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d009      	beq.n	8003e58 <OV5640_SetPixelFormat+0x34>
      (PixelFormat != OV5640_RGB888) && (PixelFormat != OV5640_Y8) &&
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	2b07      	cmp	r3, #7
 8003e48:	d006      	beq.n	8003e58 <OV5640_SetPixelFormat+0x34>
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	2b08      	cmp	r3, #8
 8003e4e:	d003      	beq.n	8003e58 <OV5640_SetPixelFormat+0x34>
      (PixelFormat != OV5640_JPEG))
  {
    /* Pixel format not supported */
    ret = OV5640_ERROR;
 8003e50:	f04f 33ff 	mov.w	r3, #4294967295
 8003e54:	613b      	str	r3, [r7, #16]
 8003e56:	e0d7      	b.n	8004008 <OV5640_SetPixelFormat+0x1e4>
  }
  else
  {
    /* Set specific parameters for each PixelFormat */
    switch (PixelFormat)
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	3b01      	subs	r3, #1
 8003e5c:	2b07      	cmp	r3, #7
 8003e5e:	d87f      	bhi.n	8003f60 <OV5640_SetPixelFormat+0x13c>
 8003e60:	a201      	add	r2, pc, #4	; (adr r2, 8003e68 <OV5640_SetPixelFormat+0x44>)
 8003e62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e66:	bf00      	nop
 8003e68:	08003ebb 	.word	0x08003ebb
 8003e6c:	08003e89 	.word	0x08003e89
 8003e70:	08003f61 	.word	0x08003f61
 8003e74:	08003f61 	.word	0x08003f61
 8003e78:	08003f61 	.word	0x08003f61
 8003e7c:	08003f61 	.word	0x08003f61
 8003e80:	08003ef5 	.word	0x08003ef5
 8003e84:	08003f2f 	.word	0x08003f2f
    {
      case OV5640_YUV422:
        for (index = 0; index < (sizeof(OV5640_PF_YUV422) / 4U); index++)
 8003e88:	2300      	movs	r3, #0
 8003e8a:	617b      	str	r3, [r7, #20]
 8003e8c:	e011      	b.n	8003eb2 <OV5640_SetPixelFormat+0x8e>
        {

            tmp = (uint8_t)OV5640_PF_YUV422[index][1];
 8003e8e:	4a61      	ldr	r2, [pc, #388]	; (8004014 <OV5640_SetPixelFormat+0x1f0>)
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	009b      	lsls	r3, r3, #2
 8003e94:	4413      	add	r3, r2
 8003e96:	885b      	ldrh	r3, [r3, #2]
 8003e98:	73fb      	strb	r3, [r7, #15]
            I2C2_WriteData(OV5640_ADDR, OV5640_PF_YUV422[index][0], 2, tmp);
 8003e9a:	4a5e      	ldr	r2, [pc, #376]	; (8004014 <OV5640_SetPixelFormat+0x1f0>)
 8003e9c:	697b      	ldr	r3, [r7, #20]
 8003e9e:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8003ea2:	7bfb      	ldrb	r3, [r7, #15]
 8003ea4:	2202      	movs	r2, #2
 8003ea6:	2078      	movs	r0, #120	; 0x78
 8003ea8:	f7fe faa0 	bl	80023ec <I2C2_WriteData>
        for (index = 0; index < (sizeof(OV5640_PF_YUV422) / 4U); index++)
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	3301      	adds	r3, #1
 8003eb0:	617b      	str	r3, [r7, #20]
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	2b01      	cmp	r3, #1
 8003eb6:	d9ea      	bls.n	8003e8e <OV5640_SetPixelFormat+0x6a>


        }
        break;
 8003eb8:	e06a      	b.n	8003f90 <OV5640_SetPixelFormat+0x16c>

      case OV5640_RGB888:
        for (index = 0; index < (sizeof(OV5640_PF_RGB888) / 4U); index++)
 8003eba:	2300      	movs	r3, #0
 8003ebc:	617b      	str	r3, [r7, #20]
 8003ebe:	e015      	b.n	8003eec <OV5640_SetPixelFormat+0xc8>
        {
          if (ret != OV5640_ERROR)
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ec6:	d00e      	beq.n	8003ee6 <OV5640_SetPixelFormat+0xc2>
          {
            tmp = (uint8_t)OV5640_PF_RGB888[index][1];
 8003ec8:	4a53      	ldr	r2, [pc, #332]	; (8004018 <OV5640_SetPixelFormat+0x1f4>)
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	4413      	add	r3, r2
 8003ed0:	885b      	ldrh	r3, [r3, #2]
 8003ed2:	73fb      	strb	r3, [r7, #15]
            I2C2_WriteData(OV5640_ADDR, OV5640_PF_RGB888[index][0], 2, tmp);
 8003ed4:	4a50      	ldr	r2, [pc, #320]	; (8004018 <OV5640_SetPixelFormat+0x1f4>)
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8003edc:	7bfb      	ldrb	r3, [r7, #15]
 8003ede:	2202      	movs	r2, #2
 8003ee0:	2078      	movs	r0, #120	; 0x78
 8003ee2:	f7fe fa83 	bl	80023ec <I2C2_WriteData>
        for (index = 0; index < (sizeof(OV5640_PF_RGB888) / 4U); index++)
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	3301      	adds	r3, #1
 8003eea:	617b      	str	r3, [r7, #20]
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d9e6      	bls.n	8003ec0 <OV5640_SetPixelFormat+0x9c>
          }
        }
        break;
 8003ef2:	e04d      	b.n	8003f90 <OV5640_SetPixelFormat+0x16c>

      case OV5640_Y8:
        for (index = 0; index < (sizeof(OV5640_PF_Y8) / 4U); index++)
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	617b      	str	r3, [r7, #20]
 8003ef8:	e015      	b.n	8003f26 <OV5640_SetPixelFormat+0x102>
        {
          if (ret != OV5640_ERROR)
 8003efa:	693b      	ldr	r3, [r7, #16]
 8003efc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f00:	d00e      	beq.n	8003f20 <OV5640_SetPixelFormat+0xfc>
          {
            tmp = (uint8_t)OV5640_PF_Y8[index][1];
 8003f02:	4a46      	ldr	r2, [pc, #280]	; (800401c <OV5640_SetPixelFormat+0x1f8>)
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	009b      	lsls	r3, r3, #2
 8003f08:	4413      	add	r3, r2
 8003f0a:	885b      	ldrh	r3, [r3, #2]
 8003f0c:	73fb      	strb	r3, [r7, #15]
            I2C2_WriteData(OV5640_ADDR, OV5640_PF_Y8[index][0], 2, tmp);
 8003f0e:	4a43      	ldr	r2, [pc, #268]	; (800401c <OV5640_SetPixelFormat+0x1f8>)
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8003f16:	7bfb      	ldrb	r3, [r7, #15]
 8003f18:	2202      	movs	r2, #2
 8003f1a:	2078      	movs	r0, #120	; 0x78
 8003f1c:	f7fe fa66 	bl	80023ec <I2C2_WriteData>
        for (index = 0; index < (sizeof(OV5640_PF_Y8) / 4U); index++)
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	3301      	adds	r3, #1
 8003f24:	617b      	str	r3, [r7, #20]
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	2b01      	cmp	r3, #1
 8003f2a:	d9e6      	bls.n	8003efa <OV5640_SetPixelFormat+0xd6>
          }
        }
        break;
 8003f2c:	e030      	b.n	8003f90 <OV5640_SetPixelFormat+0x16c>

      case OV5640_JPEG:
        for (index = 0; index < (sizeof(OV5640_PF_JPEG) / 4U); index++)
 8003f2e:	2300      	movs	r3, #0
 8003f30:	617b      	str	r3, [r7, #20]
 8003f32:	e011      	b.n	8003f58 <OV5640_SetPixelFormat+0x134>
        {
			tmp = (uint8_t)OV5640_PF_JPEG[index][1];
 8003f34:	4a3a      	ldr	r2, [pc, #232]	; (8004020 <OV5640_SetPixelFormat+0x1fc>)
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	009b      	lsls	r3, r3, #2
 8003f3a:	4413      	add	r3, r2
 8003f3c:	885b      	ldrh	r3, [r3, #2]
 8003f3e:	73fb      	strb	r3, [r7, #15]
			I2C2_WriteData(OV5640_ADDR, OV5640_PF_JPEG[index][0], 2, tmp);
 8003f40:	4a37      	ldr	r2, [pc, #220]	; (8004020 <OV5640_SetPixelFormat+0x1fc>)
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8003f48:	7bfb      	ldrb	r3, [r7, #15]
 8003f4a:	2202      	movs	r2, #2
 8003f4c:	2078      	movs	r0, #120	; 0x78
 8003f4e:	f7fe fa4d 	bl	80023ec <I2C2_WriteData>
        for (index = 0; index < (sizeof(OV5640_PF_JPEG) / 4U); index++)
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	3301      	adds	r3, #1
 8003f56:	617b      	str	r3, [r7, #20]
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d9ea      	bls.n	8003f34 <OV5640_SetPixelFormat+0x110>
        }
        break;
 8003f5e:	e017      	b.n	8003f90 <OV5640_SetPixelFormat+0x16c>

      case OV5640_RGB565:
      default:
        for (index = 0; index < (sizeof(OV5640_PF_RGB565) / 4U); index++)
 8003f60:	2300      	movs	r3, #0
 8003f62:	617b      	str	r3, [r7, #20]
 8003f64:	e010      	b.n	8003f88 <OV5640_SetPixelFormat+0x164>
        {

            I2C2_WriteData(OV5640_ADDR, OV5640_PF_RGB565[index][0], 2, (uint8_t)OV5640_PF_RGB565[index][1]);
 8003f66:	4a2f      	ldr	r2, [pc, #188]	; (8004024 <OV5640_SetPixelFormat+0x200>)
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8003f6e:	4a2d      	ldr	r2, [pc, #180]	; (8004024 <OV5640_SetPixelFormat+0x200>)
 8003f70:	697b      	ldr	r3, [r7, #20]
 8003f72:	009b      	lsls	r3, r3, #2
 8003f74:	4413      	add	r3, r2
 8003f76:	885b      	ldrh	r3, [r3, #2]
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	2202      	movs	r2, #2
 8003f7c:	2078      	movs	r0, #120	; 0x78
 8003f7e:	f7fe fa35 	bl	80023ec <I2C2_WriteData>
        for (index = 0; index < (sizeof(OV5640_PF_RGB565) / 4U); index++)
 8003f82:	697b      	ldr	r3, [r7, #20]
 8003f84:	3301      	adds	r3, #1
 8003f86:	617b      	str	r3, [r7, #20]
 8003f88:	697b      	ldr	r3, [r7, #20]
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d9eb      	bls.n	8003f66 <OV5640_SetPixelFormat+0x142>

        }
        break;
 8003f8e:	bf00      	nop

    }

    if (PixelFormat == OV5640_JPEG)
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	2b08      	cmp	r3, #8
 8003f94:	d138      	bne.n	8004008 <OV5640_SetPixelFormat+0x1e4>
    {

    	tmp = I2C2_ReadData(OV5640_ADDR, OV5640_TIMING_TC_REG21, 2);
 8003f96:	2202      	movs	r2, #2
 8003f98:	f643 0121 	movw	r1, #14369	; 0x3821
 8003f9c:	2078      	movs	r0, #120	; 0x78
 8003f9e:	f7fe fa57 	bl	8002450 <I2C2_ReadData>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	73fb      	strb	r3, [r7, #15]
        tmp |= (1 << 5);
 8003fa6:	7bfb      	ldrb	r3, [r7, #15]
 8003fa8:	f043 0320 	orr.w	r3, r3, #32
 8003fac:	73fb      	strb	r3, [r7, #15]
        I2C2_WriteData(OV5640_ADDR, OV5640_TIMING_TC_REG21, 2, tmp);
 8003fae:	7bfb      	ldrb	r3, [r7, #15]
 8003fb0:	2202      	movs	r2, #2
 8003fb2:	f643 0121 	movw	r1, #14369	; 0x3821
 8003fb6:	2078      	movs	r0, #120	; 0x78
 8003fb8:	f7fe fa18 	bl	80023ec <I2C2_WriteData>

        tmp = I2C2_ReadData(OV5640_ADDR, OV5640_SYSREM_RESET02, 2);
 8003fbc:	2202      	movs	r2, #2
 8003fbe:	f243 0102 	movw	r1, #12290	; 0x3002
 8003fc2:	2078      	movs	r0, #120	; 0x78
 8003fc4:	f7fe fa44 	bl	8002450 <I2C2_ReadData>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	73fb      	strb	r3, [r7, #15]
        tmp &= ~((1 << 4) | (1 << 3) | (1 << 2));
 8003fcc:	7bfb      	ldrb	r3, [r7, #15]
 8003fce:	f023 031c 	bic.w	r3, r3, #28
 8003fd2:	73fb      	strb	r3, [r7, #15]
        I2C2_WriteData(OV5640_ADDR, OV5640_SYSREM_RESET02, 2, tmp);
 8003fd4:	7bfb      	ldrb	r3, [r7, #15]
 8003fd6:	2202      	movs	r2, #2
 8003fd8:	f243 0102 	movw	r1, #12290	; 0x3002
 8003fdc:	2078      	movs	r0, #120	; 0x78
 8003fde:	f7fe fa05 	bl	80023ec <I2C2_WriteData>

        tmp = I2C2_ReadData(OV5640_ADDR, OV5640_CLOCK_ENABLE02, 2);
 8003fe2:	2202      	movs	r2, #2
 8003fe4:	f243 0106 	movw	r1, #12294	; 0x3006
 8003fe8:	2078      	movs	r0, #120	; 0x78
 8003fea:	f7fe fa31 	bl	8002450 <I2C2_ReadData>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	73fb      	strb	r3, [r7, #15]
        tmp |= ((1 << 5) | (1 << 3));
 8003ff2:	7bfb      	ldrb	r3, [r7, #15]
 8003ff4:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8003ff8:	73fb      	strb	r3, [r7, #15]
        I2C2_WriteData(OV5640_ADDR, OV5640_CLOCK_ENABLE02, 2, tmp);
 8003ffa:	7bfb      	ldrb	r3, [r7, #15]
 8003ffc:	2202      	movs	r2, #2
 8003ffe:	f243 0106 	movw	r1, #12294	; 0x3006
 8004002:	2078      	movs	r0, #120	; 0x78
 8004004:	f7fe f9f2 	bl	80023ec <I2C2_WriteData>


      }

  }
  return 1;
 8004008:	2301      	movs	r3, #1
}
 800400a:	4618      	mov	r0, r3
 800400c:	3718      	adds	r7, #24
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}
 8004012:	bf00      	nop
 8004014:	0800db90 	.word	0x0800db90
 8004018:	0800db98 	.word	0x0800db98
 800401c:	0800dba0 	.word	0x0800dba0
 8004020:	0800dba8 	.word	0x0800dba8
 8004024:	0800dbb0 	.word	0x0800dbb0

08004028 <OV5640_SetResolution>:
  * @param  pObj  pointer to component object
  * @param  Resolution  Camera resolution
  * @retval Component status
  */
int32_t OV5640_SetResolution(OV5640_Object_t *pObj, uint32_t Resolution)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b086      	sub	sp, #24
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
 8004030:	6039      	str	r1, [r7, #0]
  int32_t ret = OV5640_OK;
 8004032:	2300      	movs	r3, #0
 8004034:	617b      	str	r3, [r7, #20]
    {OV5640_TIMING_DVPVO_HIGH, 0x00},
    {OV5640_TIMING_DVPVO_LOW, 0x78},
  };

  /* Check if resolution is supported */
  if (Resolution > OV5640_R800x480)
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	2b04      	cmp	r3, #4
 800403a:	d903      	bls.n	8004044 <OV5640_SetResolution+0x1c>
  {
    ret = OV5640_ERROR;
 800403c:	f04f 33ff 	mov.w	r3, #4294967295
 8004040:	617b      	str	r3, [r7, #20]
 8004042:	e0cd      	b.n	80041e0 <OV5640_SetResolution+0x1b8>
  }
  else
  {
    /* Initialize OV5640 */
    switch (Resolution)
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	2b04      	cmp	r3, #4
 8004048:	f200 80c6 	bhi.w	80041d8 <OV5640_SetResolution+0x1b0>
 800404c:	a201      	add	r2, pc, #4	; (adr r2, 8004054 <OV5640_SetResolution+0x2c>)
 800404e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004052:	bf00      	nop
 8004054:	08004069 	.word	0x08004069
 8004058:	080040b7 	.word	0x080040b7
 800405c:	080040ef 	.word	0x080040ef
 8004060:	0800413d 	.word	0x0800413d
 8004064:	0800418b 	.word	0x0800418b
    {
      case OV5640_R160x120:
        for (index = 0; index < (sizeof(OV5640_QQVGA) / 4U); index++)
 8004068:	2300      	movs	r3, #0
 800406a:	613b      	str	r3, [r7, #16]
 800406c:	e01f      	b.n	80040ae <OV5640_SetResolution+0x86>
        {
          if (ret != OV5640_ERROR)
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004074:	d018      	beq.n	80040a8 <OV5640_SetResolution+0x80>
          {
            tmp = (uint8_t)OV5640_QQVGA[index][1];
 8004076:	4a5d      	ldr	r2, [pc, #372]	; (80041ec <OV5640_SetResolution+0x1c4>)
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	4413      	add	r3, r2
 800407e:	885b      	ldrh	r3, [r3, #2]
 8004080:	b2db      	uxtb	r3, r3
 8004082:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_QQVGA[index][0], &tmp, 1) != OV5640_OK)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	f103 0018 	add.w	r0, r3, #24
 800408a:	4a58      	ldr	r2, [pc, #352]	; (80041ec <OV5640_SetResolution+0x1c4>)
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8004092:	f107 020f 	add.w	r2, r7, #15
 8004096:	2301      	movs	r3, #1
 8004098:	f000 fb1a 	bl	80046d0 <ov5640_write_reg>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d002      	beq.n	80040a8 <OV5640_SetResolution+0x80>
            {
              ret = OV5640_ERROR;
 80040a2:	f04f 33ff 	mov.w	r3, #4294967295
 80040a6:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_QQVGA) / 4U); index++)
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	3301      	adds	r3, #1
 80040ac:	613b      	str	r3, [r7, #16]
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	2b03      	cmp	r3, #3
 80040b2:	d9dc      	bls.n	800406e <OV5640_SetResolution+0x46>
            }
          }
        }
        break;
 80040b4:	e094      	b.n	80041e0 <OV5640_SetResolution+0x1b8>
      case OV5640_R320x240:
        for (index = 0; index < (sizeof(OV5640_QVGA) / 4U); index++)
 80040b6:	2300      	movs	r3, #0
 80040b8:	613b      	str	r3, [r7, #16]
 80040ba:	e014      	b.n	80040e6 <OV5640_SetResolution+0xbe>
        {
          if (ret != OV5640_ERROR)
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040c2:	d00d      	beq.n	80040e0 <OV5640_SetResolution+0xb8>
          {

            I2C2_WriteData(OV5640_ADDR, OV5640_QVGA[index][0], 2, (uint8_t)OV5640_QVGA[index][1]);
 80040c4:	4a4a      	ldr	r2, [pc, #296]	; (80041f0 <OV5640_SetResolution+0x1c8>)
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 80040cc:	4a48      	ldr	r2, [pc, #288]	; (80041f0 <OV5640_SetResolution+0x1c8>)
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	009b      	lsls	r3, r3, #2
 80040d2:	4413      	add	r3, r2
 80040d4:	885b      	ldrh	r3, [r3, #2]
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	2202      	movs	r2, #2
 80040da:	2078      	movs	r0, #120	; 0x78
 80040dc:	f7fe f986 	bl	80023ec <I2C2_WriteData>
        for (index = 0; index < (sizeof(OV5640_QVGA) / 4U); index++)
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	3301      	adds	r3, #1
 80040e4:	613b      	str	r3, [r7, #16]
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	2b03      	cmp	r3, #3
 80040ea:	d9e7      	bls.n	80040bc <OV5640_SetResolution+0x94>

          }
        }
        break;
 80040ec:	e078      	b.n	80041e0 <OV5640_SetResolution+0x1b8>
      case OV5640_R480x272:
        for (index = 0; index < (sizeof(OV5640_480x272) / 4U); index++)
 80040ee:	2300      	movs	r3, #0
 80040f0:	613b      	str	r3, [r7, #16]
 80040f2:	e01f      	b.n	8004134 <OV5640_SetResolution+0x10c>
        {
          if (ret != OV5640_ERROR)
 80040f4:	697b      	ldr	r3, [r7, #20]
 80040f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040fa:	d018      	beq.n	800412e <OV5640_SetResolution+0x106>
          {
            tmp = (uint8_t)OV5640_480x272[index][1];
 80040fc:	4a3d      	ldr	r2, [pc, #244]	; (80041f4 <OV5640_SetResolution+0x1cc>)
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	009b      	lsls	r3, r3, #2
 8004102:	4413      	add	r3, r2
 8004104:	885b      	ldrh	r3, [r3, #2]
 8004106:	b2db      	uxtb	r3, r3
 8004108:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_480x272[index][0], &tmp, 1) != OV5640_OK)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	f103 0018 	add.w	r0, r3, #24
 8004110:	4a38      	ldr	r2, [pc, #224]	; (80041f4 <OV5640_SetResolution+0x1cc>)
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8004118:	f107 020f 	add.w	r2, r7, #15
 800411c:	2301      	movs	r3, #1
 800411e:	f000 fad7 	bl	80046d0 <ov5640_write_reg>
 8004122:	4603      	mov	r3, r0
 8004124:	2b00      	cmp	r3, #0
 8004126:	d002      	beq.n	800412e <OV5640_SetResolution+0x106>
            {
              ret = OV5640_ERROR;
 8004128:	f04f 33ff 	mov.w	r3, #4294967295
 800412c:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_480x272) / 4U); index++)
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	3301      	adds	r3, #1
 8004132:	613b      	str	r3, [r7, #16]
 8004134:	693b      	ldr	r3, [r7, #16]
 8004136:	2b03      	cmp	r3, #3
 8004138:	d9dc      	bls.n	80040f4 <OV5640_SetResolution+0xcc>
            }
          }
        }
        break;
 800413a:	e051      	b.n	80041e0 <OV5640_SetResolution+0x1b8>
      case OV5640_R640x480:
        for (index = 0; index < (sizeof(OV5640_VGA) / 4U); index++)
 800413c:	2300      	movs	r3, #0
 800413e:	613b      	str	r3, [r7, #16]
 8004140:	e01f      	b.n	8004182 <OV5640_SetResolution+0x15a>
        {
          if (ret != OV5640_ERROR)
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004148:	d018      	beq.n	800417c <OV5640_SetResolution+0x154>
          {
            tmp = (uint8_t)OV5640_VGA[index][1];
 800414a:	4a2b      	ldr	r2, [pc, #172]	; (80041f8 <OV5640_SetResolution+0x1d0>)
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	4413      	add	r3, r2
 8004152:	885b      	ldrh	r3, [r3, #2]
 8004154:	b2db      	uxtb	r3, r3
 8004156:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_VGA[index][0], &tmp, 1) != OV5640_OK)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f103 0018 	add.w	r0, r3, #24
 800415e:	4a26      	ldr	r2, [pc, #152]	; (80041f8 <OV5640_SetResolution+0x1d0>)
 8004160:	693b      	ldr	r3, [r7, #16]
 8004162:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8004166:	f107 020f 	add.w	r2, r7, #15
 800416a:	2301      	movs	r3, #1
 800416c:	f000 fab0 	bl	80046d0 <ov5640_write_reg>
 8004170:	4603      	mov	r3, r0
 8004172:	2b00      	cmp	r3, #0
 8004174:	d002      	beq.n	800417c <OV5640_SetResolution+0x154>
            {
              ret = OV5640_ERROR;
 8004176:	f04f 33ff 	mov.w	r3, #4294967295
 800417a:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_VGA) / 4U); index++)
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	3301      	adds	r3, #1
 8004180:	613b      	str	r3, [r7, #16]
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	2b03      	cmp	r3, #3
 8004186:	d9dc      	bls.n	8004142 <OV5640_SetResolution+0x11a>
            }
          }
        }
        break;
 8004188:	e02a      	b.n	80041e0 <OV5640_SetResolution+0x1b8>
      case OV5640_R800x480:
        for (index = 0; index < (sizeof(OV5640_WVGA) / 4U); index++)
 800418a:	2300      	movs	r3, #0
 800418c:	613b      	str	r3, [r7, #16]
 800418e:	e01f      	b.n	80041d0 <OV5640_SetResolution+0x1a8>
        {
          if (ret != OV5640_ERROR)
 8004190:	697b      	ldr	r3, [r7, #20]
 8004192:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004196:	d018      	beq.n	80041ca <OV5640_SetResolution+0x1a2>
          {
            tmp = (uint8_t)OV5640_WVGA[index][1];
 8004198:	4a18      	ldr	r2, [pc, #96]	; (80041fc <OV5640_SetResolution+0x1d4>)
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	4413      	add	r3, r2
 80041a0:	885b      	ldrh	r3, [r3, #2]
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_WVGA[index][0], &tmp, 1) != OV5640_OK)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	f103 0018 	add.w	r0, r3, #24
 80041ac:	4a13      	ldr	r2, [pc, #76]	; (80041fc <OV5640_SetResolution+0x1d4>)
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 80041b4:	f107 020f 	add.w	r2, r7, #15
 80041b8:	2301      	movs	r3, #1
 80041ba:	f000 fa89 	bl	80046d0 <ov5640_write_reg>
 80041be:	4603      	mov	r3, r0
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d002      	beq.n	80041ca <OV5640_SetResolution+0x1a2>
            {
              ret = OV5640_ERROR;
 80041c4:	f04f 33ff 	mov.w	r3, #4294967295
 80041c8:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_WVGA) / 4U); index++)
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	3301      	adds	r3, #1
 80041ce:	613b      	str	r3, [r7, #16]
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	2b03      	cmp	r3, #3
 80041d4:	d9dc      	bls.n	8004190 <OV5640_SetResolution+0x168>
            }
          }
        }
        break;
 80041d6:	e003      	b.n	80041e0 <OV5640_SetResolution+0x1b8>
      default:
        ret = OV5640_ERROR;
 80041d8:	f04f 33ff 	mov.w	r3, #4294967295
 80041dc:	617b      	str	r3, [r7, #20]
        break;
 80041de:	bf00      	nop
    }
  }

  return ret;
 80041e0:	697b      	ldr	r3, [r7, #20]
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3718      	adds	r7, #24
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}
 80041ea:	bf00      	nop
 80041ec:	0800dbb8 	.word	0x0800dbb8
 80041f0:	0800dbc8 	.word	0x0800dbc8
 80041f4:	0800dbd8 	.word	0x0800dbd8
 80041f8:	0800dbe8 	.word	0x0800dbe8
 80041fc:	0800dbf8 	.word	0x0800dbf8

08004200 <OV5640_SetPolarities>:
  * @param  VsyncPolarity Polarity of the Vsync
  * @retval Component status
  */
int32_t OV5640_SetPolarities(OV5640_Object_t *pObj, uint32_t PclkPolarity, uint32_t HrefPolarity,
                             uint32_t VsyncPolarity)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b086      	sub	sp, #24
 8004204:	af00      	add	r7, sp, #0
 8004206:	60f8      	str	r0, [r7, #12]
 8004208:	60b9      	str	r1, [r7, #8]
 800420a:	607a      	str	r2, [r7, #4]
 800420c:	603b      	str	r3, [r7, #0]
  uint8_t tmp;
  int32_t ret = OV5640_OK;
 800420e:	2300      	movs	r3, #0
 8004210:	617b      	str	r3, [r7, #20]

  if ((pObj == NULL) || ((PclkPolarity != OV5640_POLARITY_PCLK_LOW) && (PclkPolarity != OV5640_POLARITY_PCLK_HIGH)) ||
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d011      	beq.n	800423c <OV5640_SetPolarities+0x3c>
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d002      	beq.n	8004224 <OV5640_SetPolarities+0x24>
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	2b01      	cmp	r3, #1
 8004222:	d10b      	bne.n	800423c <OV5640_SetPolarities+0x3c>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d002      	beq.n	8004230 <OV5640_SetPolarities+0x30>
      ((HrefPolarity != OV5640_POLARITY_HREF_LOW) && (HrefPolarity != OV5640_POLARITY_HREF_HIGH)) ||
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2b01      	cmp	r3, #1
 800422e:	d105      	bne.n	800423c <OV5640_SetPolarities+0x3c>
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	2b01      	cmp	r3, #1
 8004234:	d006      	beq.n	8004244 <OV5640_SetPolarities+0x44>
      ((VsyncPolarity != OV5640_POLARITY_VSYNC_LOW) && (VsyncPolarity != OV5640_POLARITY_VSYNC_HIGH)))
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d003      	beq.n	8004244 <OV5640_SetPolarities+0x44>
  {
    ret = OV5640_ERROR;
 800423c:	f04f 33ff 	mov.w	r3, #4294967295
 8004240:	617b      	str	r3, [r7, #20]
 8004242:	e014      	b.n	800426e <OV5640_SetPolarities+0x6e>
  }
  else
  {
    tmp = (uint8_t)(PclkPolarity << 5U) | (HrefPolarity << 1U) | VsyncPolarity;
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	b2db      	uxtb	r3, r3
 8004248:	015b      	lsls	r3, r3, #5
 800424a:	b2da      	uxtb	r2, r3
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	b2db      	uxtb	r3, r3
 8004250:	005b      	lsls	r3, r3, #1
 8004252:	b2db      	uxtb	r3, r3
 8004254:	4313      	orrs	r3, r2
 8004256:	b2da      	uxtb	r2, r3
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	b2db      	uxtb	r3, r3
 800425c:	4313      	orrs	r3, r2
 800425e:	74fb      	strb	r3, [r7, #19]
    I2C2_WriteData(OV5640_ADDR, OV5640_POLARITY_CTRL, 2, tmp);
 8004260:	7cfb      	ldrb	r3, [r7, #19]
 8004262:	2202      	movs	r2, #2
 8004264:	f244 7140 	movw	r1, #18240	; 0x4740
 8004268:	2078      	movs	r0, #120	; 0x78
 800426a:	f7fe f8bf 	bl	80023ec <I2C2_WriteData>

  }

  return ret;
 800426e:	697b      	ldr	r3, [r7, #20]
}
 8004270:	4618      	mov	r0, r3
 8004272:	3718      	adds	r7, #24
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}

08004278 <OV5640_ReadID>:
  * @param  pObj  pointer to component object
  * @param  Id    pointer to component ID
  * @retval Component status
  */
int32_t OV5640_ReadID(OV5640_Object_t *pObj, uint32_t *Id)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b084      	sub	sp, #16
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
 8004280:	6039      	str	r1, [r7, #0]
  uint16_t reg;

  /* Initialize I2C */
  pObj->IO.Init();
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4798      	blx	r3

  /* Prepare the camera to be configured */
  I2C2_WriteData(OV5640_ADDR, OV5640_SYSTEM_CTROL0, 2,0x80);
 8004288:	2380      	movs	r3, #128	; 0x80
 800428a:	2202      	movs	r2, #2
 800428c:	f243 0108 	movw	r1, #12296	; 0x3008
 8004290:	2078      	movs	r0, #120	; 0x78
 8004292:	f7fe f8ab 	bl	80023ec <I2C2_WriteData>
  HAL_Delay(500);
 8004296:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800429a:	f000 fdf5 	bl	8004e88 <HAL_Delay>

  reg = I2C2_ReadData(OV5640_ADDR, OV5640_CHIP_ID_HIGH_BYTE, 2);
 800429e:	2202      	movs	r2, #2
 80042a0:	f243 010a 	movw	r1, #12298	; 0x300a
 80042a4:	2078      	movs	r0, #120	; 0x78
 80042a6:	f7fe f8d3 	bl	8002450 <I2C2_ReadData>
 80042aa:	4603      	mov	r3, r0
 80042ac:	81fb      	strh	r3, [r7, #14]
  reg <<= 8;
 80042ae:	89fb      	ldrh	r3, [r7, #14]
 80042b0:	021b      	lsls	r3, r3, #8
 80042b2:	81fb      	strh	r3, [r7, #14]
  reg |= I2C2_ReadData(OV5640_ADDR, OV5640_CHIP_ID_LOW_BYTE, 2);
 80042b4:	2202      	movs	r2, #2
 80042b6:	f243 010b 	movw	r1, #12299	; 0x300b
 80042ba:	2078      	movs	r0, #120	; 0x78
 80042bc:	f7fe f8c8 	bl	8002450 <I2C2_ReadData>
 80042c0:	4603      	mov	r3, r0
 80042c2:	b29a      	uxth	r2, r3
 80042c4:	89fb      	ldrh	r3, [r7, #14]
 80042c6:	4313      	orrs	r3, r2
 80042c8:	81fb      	strh	r3, [r7, #14]

 return reg;
 80042ca:	89fb      	ldrh	r3, [r7, #14]

}
 80042cc:	4618      	mov	r0, r3
 80042ce:	3710      	adds	r7, #16
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}

080042d4 <OV5640_SetLightMode>:
  * @param  pObj  pointer to component object
  * @param  Effect  Effect to be configured
  * @retval Component status
  */
int32_t OV5640_SetLightMode(OV5640_Object_t *pObj, uint32_t LightMode)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b086      	sub	sp, #24
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
 80042dc:	6039      	str	r1, [r7, #0]
    {OV5640_AWB_G_GAIN_LSB, 0x00},
    {OV5640_AWB_B_GAIN_MSB, 0x04},
    {OV5640_AWB_B_GAIN_LSB, 0xF3},
  };

  tmp = 0x00;
 80042de:	2300      	movs	r3, #0
 80042e0:	73fb      	strb	r3, [r7, #15]
  I2C2_WriteData(OV5640_ADDR, OV5640_AWB_MANUAL_CONTROL, 2, tmp);
 80042e2:	7bfb      	ldrb	r3, [r7, #15]
 80042e4:	2202      	movs	r2, #2
 80042e6:	f243 4106 	movw	r1, #13318	; 0x3406
 80042ea:	2078      	movs	r0, #120	; 0x78
 80042ec:	f7fe f87e 	bl	80023ec <I2C2_WriteData>
  tmp = 0x46;
 80042f0:	2346      	movs	r3, #70	; 0x46
 80042f2:	73fb      	strb	r3, [r7, #15]
  I2C2_WriteData(OV5640_ADDR, OV5640_AWB_CTRL16, 2, tmp);
 80042f4:	7bfb      	ldrb	r3, [r7, #15]
 80042f6:	2202      	movs	r2, #2
 80042f8:	f245 1190 	movw	r1, #20880	; 0x5190
 80042fc:	2078      	movs	r0, #120	; 0x78
 80042fe:	f7fe f875 	bl	80023ec <I2C2_WriteData>
  tmp = 0xF8;
 8004302:	23f8      	movs	r3, #248	; 0xf8
 8004304:	73fb      	strb	r3, [r7, #15]
  I2C2_WriteData(OV5640_ADDR, OV5640_AWB_CTRL17, 2, tmp);
 8004306:	7bfb      	ldrb	r3, [r7, #15]
 8004308:	2202      	movs	r2, #2
 800430a:	f245 1191 	movw	r1, #20881	; 0x5191
 800430e:	2078      	movs	r0, #120	; 0x78
 8004310:	f7fe f86c 	bl	80023ec <I2C2_WriteData>
  tmp = 0x04;
 8004314:	2304      	movs	r3, #4
 8004316:	73fb      	strb	r3, [r7, #15]
  I2C2_WriteData(OV5640_ADDR, OV5640_AWB_CTRL18, 2, tmp);
 8004318:	7bfb      	ldrb	r3, [r7, #15]
 800431a:	2202      	movs	r2, #2
 800431c:	f245 1192 	movw	r1, #20882	; 0x5192
 8004320:	2078      	movs	r0, #120	; 0x78
 8004322:	f7fe f863 	bl	80023ec <I2C2_WriteData>


    switch (LightMode)
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	3b01      	subs	r3, #1
 800432a:	2b07      	cmp	r3, #7
 800432c:	f200 80b0 	bhi.w	8004490 <OV5640_SetLightMode+0x1bc>
 8004330:	a201      	add	r2, pc, #4	; (adr r2, 8004338 <OV5640_SetLightMode+0x64>)
 8004332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004336:	bf00      	nop
 8004338:	08004359 	.word	0x08004359
 800433c:	080043a7 	.word	0x080043a7
 8004340:	08004491 	.word	0x08004491
 8004344:	08004443 	.word	0x08004443
 8004348:	08004491 	.word	0x08004491
 800434c:	08004491 	.word	0x08004491
 8004350:	08004491 	.word	0x08004491
 8004354:	080043f5 	.word	0x080043f5
    {
      case OV5640_LIGHT_SUNNY:
        for (index = 0; index < (sizeof(OV5640_LightModeSunny) / 4U) ; index++)
 8004358:	2300      	movs	r3, #0
 800435a:	613b      	str	r3, [r7, #16]
 800435c:	e01f      	b.n	800439e <OV5640_SetLightMode+0xca>
        {
          if (ret != OV5640_ERROR)
 800435e:	697b      	ldr	r3, [r7, #20]
 8004360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004364:	d018      	beq.n	8004398 <OV5640_SetLightMode+0xc4>
          {
            tmp = (uint8_t)OV5640_LightModeSunny[index][1];
 8004366:	4a5a      	ldr	r2, [pc, #360]	; (80044d0 <OV5640_SetLightMode+0x1fc>)
 8004368:	693b      	ldr	r3, [r7, #16]
 800436a:	009b      	lsls	r3, r3, #2
 800436c:	4413      	add	r3, r2
 800436e:	885b      	ldrh	r3, [r3, #2]
 8004370:	b2db      	uxtb	r3, r3
 8004372:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_LightModeSunny[index][0], &tmp, 1) != OV5640_OK)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	f103 0018 	add.w	r0, r3, #24
 800437a:	4a55      	ldr	r2, [pc, #340]	; (80044d0 <OV5640_SetLightMode+0x1fc>)
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8004382:	f107 020f 	add.w	r2, r7, #15
 8004386:	2301      	movs	r3, #1
 8004388:	f000 f9a2 	bl	80046d0 <ov5640_write_reg>
 800438c:	4603      	mov	r3, r0
 800438e:	2b00      	cmp	r3, #0
 8004390:	d002      	beq.n	8004398 <OV5640_SetLightMode+0xc4>
            {
              ret = OV5640_ERROR;
 8004392:	f04f 33ff 	mov.w	r3, #4294967295
 8004396:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_LightModeSunny) / 4U) ; index++)
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	3301      	adds	r3, #1
 800439c:	613b      	str	r3, [r7, #16]
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	2b06      	cmp	r3, #6
 80043a2:	d9dc      	bls.n	800435e <OV5640_SetLightMode+0x8a>
            }
          }
        }
        break;
 80043a4:	e08e      	b.n	80044c4 <OV5640_SetLightMode+0x1f0>
      case OV5640_LIGHT_OFFICE:
        for (index = 0; index < (sizeof(OV5640_LightModeOffice) / 4U) ; index++)
 80043a6:	2300      	movs	r3, #0
 80043a8:	613b      	str	r3, [r7, #16]
 80043aa:	e01f      	b.n	80043ec <OV5640_SetLightMode+0x118>
        {
          if (ret != OV5640_ERROR)
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043b2:	d018      	beq.n	80043e6 <OV5640_SetLightMode+0x112>
          {
            tmp = (uint8_t)OV5640_LightModeOffice[index][1];
 80043b4:	4a47      	ldr	r2, [pc, #284]	; (80044d4 <OV5640_SetLightMode+0x200>)
 80043b6:	693b      	ldr	r3, [r7, #16]
 80043b8:	009b      	lsls	r3, r3, #2
 80043ba:	4413      	add	r3, r2
 80043bc:	885b      	ldrh	r3, [r3, #2]
 80043be:	b2db      	uxtb	r3, r3
 80043c0:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_LightModeOffice[index][0], &tmp, 1) != OV5640_OK)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f103 0018 	add.w	r0, r3, #24
 80043c8:	4a42      	ldr	r2, [pc, #264]	; (80044d4 <OV5640_SetLightMode+0x200>)
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 80043d0:	f107 020f 	add.w	r2, r7, #15
 80043d4:	2301      	movs	r3, #1
 80043d6:	f000 f97b 	bl	80046d0 <ov5640_write_reg>
 80043da:	4603      	mov	r3, r0
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d002      	beq.n	80043e6 <OV5640_SetLightMode+0x112>
            {
              ret = OV5640_ERROR;
 80043e0:	f04f 33ff 	mov.w	r3, #4294967295
 80043e4:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_LightModeOffice) / 4U) ; index++)
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	3301      	adds	r3, #1
 80043ea:	613b      	str	r3, [r7, #16]
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	2b06      	cmp	r3, #6
 80043f0:	d9dc      	bls.n	80043ac <OV5640_SetLightMode+0xd8>
            }
          }
        }
        break;
 80043f2:	e067      	b.n	80044c4 <OV5640_SetLightMode+0x1f0>
      case OV5640_LIGHT_CLOUDY:
        for (index = 0; index < (sizeof(OV5640_LightModeCloudy) / 4U) ; index++)
 80043f4:	2300      	movs	r3, #0
 80043f6:	613b      	str	r3, [r7, #16]
 80043f8:	e01f      	b.n	800443a <OV5640_SetLightMode+0x166>
        {
          if (ret != OV5640_ERROR)
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004400:	d018      	beq.n	8004434 <OV5640_SetLightMode+0x160>
          {
            tmp = (uint8_t)OV5640_LightModeCloudy[index][1];
 8004402:	4a35      	ldr	r2, [pc, #212]	; (80044d8 <OV5640_SetLightMode+0x204>)
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	4413      	add	r3, r2
 800440a:	885b      	ldrh	r3, [r3, #2]
 800440c:	b2db      	uxtb	r3, r3
 800440e:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_LightModeCloudy[index][0], &tmp, 1) != OV5640_OK)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	f103 0018 	add.w	r0, r3, #24
 8004416:	4a30      	ldr	r2, [pc, #192]	; (80044d8 <OV5640_SetLightMode+0x204>)
 8004418:	693b      	ldr	r3, [r7, #16]
 800441a:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 800441e:	f107 020f 	add.w	r2, r7, #15
 8004422:	2301      	movs	r3, #1
 8004424:	f000 f954 	bl	80046d0 <ov5640_write_reg>
 8004428:	4603      	mov	r3, r0
 800442a:	2b00      	cmp	r3, #0
 800442c:	d002      	beq.n	8004434 <OV5640_SetLightMode+0x160>
            {
              ret = OV5640_ERROR;
 800442e:	f04f 33ff 	mov.w	r3, #4294967295
 8004432:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_LightModeCloudy) / 4U) ; index++)
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	3301      	adds	r3, #1
 8004438:	613b      	str	r3, [r7, #16]
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	2b06      	cmp	r3, #6
 800443e:	d9dc      	bls.n	80043fa <OV5640_SetLightMode+0x126>
            }
          }
        }
        break;
 8004440:	e040      	b.n	80044c4 <OV5640_SetLightMode+0x1f0>
      case OV5640_LIGHT_HOME:
        for (index = 0; index < (sizeof(OV5640_LightModeHome) / 4U) ; index++)
 8004442:	2300      	movs	r3, #0
 8004444:	613b      	str	r3, [r7, #16]
 8004446:	e01f      	b.n	8004488 <OV5640_SetLightMode+0x1b4>
        {
          if (ret != OV5640_ERROR)
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800444e:	d018      	beq.n	8004482 <OV5640_SetLightMode+0x1ae>
          {
            tmp = (uint8_t)OV5640_LightModeHome[index][1];
 8004450:	4a22      	ldr	r2, [pc, #136]	; (80044dc <OV5640_SetLightMode+0x208>)
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	009b      	lsls	r3, r3, #2
 8004456:	4413      	add	r3, r2
 8004458:	885b      	ldrh	r3, [r3, #2]
 800445a:	b2db      	uxtb	r3, r3
 800445c:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_LightModeHome[index][0], &tmp, 1) != OV5640_OK)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	f103 0018 	add.w	r0, r3, #24
 8004464:	4a1d      	ldr	r2, [pc, #116]	; (80044dc <OV5640_SetLightMode+0x208>)
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 800446c:	f107 020f 	add.w	r2, r7, #15
 8004470:	2301      	movs	r3, #1
 8004472:	f000 f92d 	bl	80046d0 <ov5640_write_reg>
 8004476:	4603      	mov	r3, r0
 8004478:	2b00      	cmp	r3, #0
 800447a:	d002      	beq.n	8004482 <OV5640_SetLightMode+0x1ae>
            {
              ret = OV5640_ERROR;
 800447c:	f04f 33ff 	mov.w	r3, #4294967295
 8004480:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_LightModeHome) / 4U) ; index++)
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	3301      	adds	r3, #1
 8004486:	613b      	str	r3, [r7, #16]
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	2b06      	cmp	r3, #6
 800448c:	d9dc      	bls.n	8004448 <OV5640_SetLightMode+0x174>
            }
          }
        }
        break;
 800448e:	e019      	b.n	80044c4 <OV5640_SetLightMode+0x1f0>
      case OV5640_LIGHT_AUTO:
      default :
        for (index = 0; index < (sizeof(OV5640_LightModeAuto) / 4U) ; index++)
 8004490:	2300      	movs	r3, #0
 8004492:	613b      	str	r3, [r7, #16]
 8004494:	e012      	b.n	80044bc <OV5640_SetLightMode+0x1e8>
        {

            tmp = (uint8_t)OV5640_LightModeAuto[index][1];
 8004496:	4a12      	ldr	r2, [pc, #72]	; (80044e0 <OV5640_SetLightMode+0x20c>)
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	009b      	lsls	r3, r3, #2
 800449c:	4413      	add	r3, r2
 800449e:	885b      	ldrh	r3, [r3, #2]
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	73fb      	strb	r3, [r7, #15]

            I2C2_WriteData(OV5640_ADDR, OV5640_LightModeAuto[index][0], 2, tmp);
 80044a4:	4a0e      	ldr	r2, [pc, #56]	; (80044e0 <OV5640_SetLightMode+0x20c>)
 80044a6:	693b      	ldr	r3, [r7, #16]
 80044a8:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 80044ac:	7bfb      	ldrb	r3, [r7, #15]
 80044ae:	2202      	movs	r2, #2
 80044b0:	2078      	movs	r0, #120	; 0x78
 80044b2:	f7fd ff9b 	bl	80023ec <I2C2_WriteData>
        for (index = 0; index < (sizeof(OV5640_LightModeAuto) / 4U) ; index++)
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	3301      	adds	r3, #1
 80044ba:	613b      	str	r3, [r7, #16]
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	2b06      	cmp	r3, #6
 80044c0:	d9e9      	bls.n	8004496 <OV5640_SetLightMode+0x1c2>

        }
        break;
 80044c2:	bf00      	nop
    }

  return ret;
 80044c4:	697b      	ldr	r3, [r7, #20]
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3718      	adds	r7, #24
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	0800dc08 	.word	0x0800dc08
 80044d4:	0800dc24 	.word	0x0800dc24
 80044d8:	0800dc40 	.word	0x0800dc40
 80044dc:	0800dc5c 	.word	0x0800dc5c
 80044e0:	0800dc78 	.word	0x0800dc78

080044e4 <OV5640_SetBrightness>:
  * @param  pObj  pointer to component object
  * @param  Level Value to be configured
  * @retval Component status
  */
int32_t OV5640_SetBrightness(OV5640_Object_t *pObj, int32_t Level)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b086      	sub	sp, #24
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
 80044ec:	6039      	str	r1, [r7, #0]
  const uint8_t brightness_level[] = {0x40U, 0x30U, 0x20U, 0x10U, 0x00U, 0x10U, 0x20U, 0x30U, 0x40U};
 80044ee:	4a20      	ldr	r2, [pc, #128]	; (8004570 <OV5640_SetBrightness+0x8c>)
 80044f0:	f107 030c 	add.w	r3, r7, #12
 80044f4:	ca07      	ldmia	r2, {r0, r1, r2}
 80044f6:	c303      	stmia	r3!, {r0, r1}
 80044f8:	701a      	strb	r2, [r3, #0]
  uint8_t tmp;

  tmp = 0xFF;
 80044fa:	23ff      	movs	r3, #255	; 0xff
 80044fc:	75fb      	strb	r3, [r7, #23]
  I2C2_WriteData(OV5640_ADDR, OV5640_ISP_CONTROL01, 2, tmp);
 80044fe:	7dfb      	ldrb	r3, [r7, #23]
 8004500:	2202      	movs	r2, #2
 8004502:	f245 0101 	movw	r1, #20481	; 0x5001
 8004506:	2078      	movs	r0, #120	; 0x78
 8004508:	f7fd ff70 	bl	80023ec <I2C2_WriteData>


	tmp = brightness_level[Level + 4];
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	3304      	adds	r3, #4
 8004510:	3318      	adds	r3, #24
 8004512:	443b      	add	r3, r7
 8004514:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8004518:	75fb      	strb	r3, [r7, #23]
	I2C2_WriteData(OV5640_ADDR, OV5640_SDE_CTRL7, 2, tmp);
 800451a:	7dfb      	ldrb	r3, [r7, #23]
 800451c:	2202      	movs	r2, #2
 800451e:	f245 5187 	movw	r1, #21895	; 0x5587
 8004522:	2078      	movs	r0, #120	; 0x78
 8004524:	f7fd ff62 	bl	80023ec <I2C2_WriteData>


    tmp = 0x04;
 8004528:	2304      	movs	r3, #4
 800452a:	75fb      	strb	r3, [r7, #23]
    I2C2_WriteData(OV5640_ADDR, OV5640_SDE_CTRL0, 2, tmp);
 800452c:	7dfb      	ldrb	r3, [r7, #23]
 800452e:	2202      	movs	r2, #2
 8004530:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 8004534:	2078      	movs	r0, #120	; 0x78
 8004536:	f7fd ff59 	bl	80023ec <I2C2_WriteData>


    if (Level < 0)
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	2b00      	cmp	r3, #0
 800453e:	da09      	bge.n	8004554 <OV5640_SetBrightness+0x70>
    {
      tmp = 0x01;
 8004540:	2301      	movs	r3, #1
 8004542:	75fb      	strb	r3, [r7, #23]
      I2C2_WriteData(OV5640_ADDR, OV5640_SDE_CTRL8, 2, tmp);
 8004544:	7dfb      	ldrb	r3, [r7, #23]
 8004546:	2202      	movs	r2, #2
 8004548:	f245 5188 	movw	r1, #21896	; 0x5588
 800454c:	2078      	movs	r0, #120	; 0x78
 800454e:	f7fd ff4d 	bl	80023ec <I2C2_WriteData>
 8004552:	e008      	b.n	8004566 <OV5640_SetBrightness+0x82>

    }
    else
    {
      tmp = 0x09;
 8004554:	2309      	movs	r3, #9
 8004556:	75fb      	strb	r3, [r7, #23]
      I2C2_WriteData(OV5640_ADDR, OV5640_SDE_CTRL8, 2, tmp);
 8004558:	7dfb      	ldrb	r3, [r7, #23]
 800455a:	2202      	movs	r2, #2
 800455c:	f245 5188 	movw	r1, #21896	; 0x5588
 8004560:	2078      	movs	r0, #120	; 0x78
 8004562:	f7fd ff43 	bl	80023ec <I2C2_WriteData>
    }


  return 1;
 8004566:	2301      	movs	r3, #1
}
 8004568:	4618      	mov	r0, r3
 800456a:	3718      	adds	r7, #24
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}
 8004570:	0800b79c 	.word	0x0800b79c

08004574 <OV5640_SetSaturation>:
  * @param  pObj  pointer to component object
  * @param  Level Value to be configured
  * @retval Component status
  */
int32_t OV5640_SetSaturation(OV5640_Object_t *pObj, int32_t Level)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b088      	sub	sp, #32
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  const uint8_t saturation_level[] = {0x00U, 0x10U, 0x20U, 0x30U, 0x80U, 0x70U, 0x60U, 0x50U, 0x40U};
 800457e:	4a1f      	ldr	r2, [pc, #124]	; (80045fc <OV5640_SetSaturation+0x88>)
 8004580:	f107 030c 	add.w	r3, r7, #12
 8004584:	ca07      	ldmia	r2, {r0, r1, r2}
 8004586:	c303      	stmia	r3!, {r0, r1}
 8004588:	701a      	strb	r2, [r3, #0]
  uint8_t tmp;

  tmp = 0xFF;
 800458a:	23ff      	movs	r3, #255	; 0xff
 800458c:	77fb      	strb	r3, [r7, #31]


	I2C2_WriteData(OV5640_ADDR, OV5640_ISP_CONTROL01, 2, tmp);
 800458e:	7ffb      	ldrb	r3, [r7, #31]
 8004590:	2202      	movs	r2, #2
 8004592:	f245 0101 	movw	r1, #20481	; 0x5001
 8004596:	2078      	movs	r0, #120	; 0x78
 8004598:	f7fd ff28 	bl	80023ec <I2C2_WriteData>


	tmp = saturation_level[Level + 4];
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	3304      	adds	r3, #4
 80045a0:	3320      	adds	r3, #32
 80045a2:	443b      	add	r3, r7
 80045a4:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80045a8:	77fb      	strb	r3, [r7, #31]
	I2C2_WriteData(OV5640_ADDR, OV5640_SDE_CTRL3, 2, tmp);
 80045aa:	7ffb      	ldrb	r3, [r7, #31]
 80045ac:	2202      	movs	r2, #2
 80045ae:	f245 5183 	movw	r1, #21891	; 0x5583
 80045b2:	2078      	movs	r0, #120	; 0x78
 80045b4:	f7fd ff1a 	bl	80023ec <I2C2_WriteData>


	I2C2_WriteData(OV5640_ADDR, OV5640_SDE_CTRL4, 2, tmp);
 80045b8:	7ffb      	ldrb	r3, [r7, #31]
 80045ba:	2202      	movs	r2, #2
 80045bc:	f245 5184 	movw	r1, #21892	; 0x5584
 80045c0:	2078      	movs	r0, #120	; 0x78
 80045c2:	f7fd ff13 	bl	80023ec <I2C2_WriteData>


	tmp = 0x02;
 80045c6:	2302      	movs	r3, #2
 80045c8:	77fb      	strb	r3, [r7, #31]
	I2C2_WriteData(OV5640_ADDR, OV5640_SDE_CTRL0, 2, tmp);
 80045ca:	7ffb      	ldrb	r3, [r7, #31]
 80045cc:	2202      	movs	r2, #2
 80045ce:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 80045d2:	2078      	movs	r0, #120	; 0x78
 80045d4:	f7fd ff0a 	bl	80023ec <I2C2_WriteData>



	tmp = 0x41;
 80045d8:	2341      	movs	r3, #65	; 0x41
 80045da:	77fb      	strb	r3, [r7, #31]
	I2C2_WriteData(OV5640_ADDR, OV5640_SDE_CTRL8, 2, tmp);
 80045dc:	7ffb      	ldrb	r3, [r7, #31]
 80045de:	2202      	movs	r2, #2
 80045e0:	f245 5188 	movw	r1, #21896	; 0x5588
 80045e4:	2078      	movs	r0, #120	; 0x78
 80045e6:	f7fd ff01 	bl	80023ec <I2C2_WriteData>




    ret = OV5640_ERROR;
 80045ea:	f04f 33ff 	mov.w	r3, #4294967295
 80045ee:	61bb      	str	r3, [r7, #24]


  return ret;
 80045f0:	69bb      	ldr	r3, [r7, #24]
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3720      	adds	r7, #32
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	bf00      	nop
 80045fc:	0800b7a8 	.word	0x0800b7a8

08004600 <OV5640_SetHueDegree>:
  * @param  pObj  pointer to component object
  * @param  Level Value to be configured
  * @retval Component status
  */
int32_t OV5640_SetHueDegree(OV5640_Object_t *pObj, int32_t Degree)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b08c      	sub	sp, #48	; 0x30
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
 8004608:	6039      	str	r1, [r7, #0]
  const uint8_t hue_degree_ctrl1[] = {0x80U, 0x6FU, 0x40U, 0x00U, 0x40U, 0x6FU, 0x80U, 0x6FU, 0x40U, 0x00U, 0x40U,
 800460a:	4a2e      	ldr	r2, [pc, #184]	; (80046c4 <OV5640_SetHueDegree+0xc4>)
 800460c:	f107 0320 	add.w	r3, r7, #32
 8004610:	ca07      	ldmia	r2, {r0, r1, r2}
 8004612:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                                      0x6FU
                                     };
  const uint8_t hue_degree_ctrl2[] = {0x00U, 0x40U, 0x6FU, 0x80U, 0x6FU, 0x40U, 0x00U, 0x40U, 0x6FU, 0x80U, 0x6FU,
 8004616:	4a2c      	ldr	r2, [pc, #176]	; (80046c8 <OV5640_SetHueDegree+0xc8>)
 8004618:	f107 0314 	add.w	r3, r7, #20
 800461c:	ca07      	ldmia	r2, {r0, r1, r2}
 800461e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                                      0x40U
                                     };
  const uint8_t hue_degree_ctrl8[] = {0x32U, 0x32U, 0x32U, 0x02U, 0x02U, 0x02U, 0x01U, 0x01U, 0x01U, 0x31U, 0x31U,
 8004622:	4a2a      	ldr	r2, [pc, #168]	; (80046cc <OV5640_SetHueDegree+0xcc>)
 8004624:	f107 0308 	add.w	r3, r7, #8
 8004628:	ca07      	ldmia	r2, {r0, r1, r2}
 800462a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                                      0x31U
                                     };
  uint8_t tmp;

  tmp = 0xFF;
 800462e:	23ff      	movs	r3, #255	; 0xff
 8004630:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  I2C2_WriteData(OV5640_ADDR, OV5640_ISP_CONTROL01, 2, tmp);
 8004634:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004638:	2202      	movs	r2, #2
 800463a:	f245 0101 	movw	r1, #20481	; 0x5001
 800463e:	2078      	movs	r0, #120	; 0x78
 8004640:	f7fd fed4 	bl	80023ec <I2C2_WriteData>


    tmp = 0x01;
 8004644:	2301      	movs	r3, #1
 8004646:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    I2C2_WriteData(OV5640_ADDR, OV5640_SDE_CTRL0, 2, tmp);
 800464a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800464e:	2202      	movs	r2, #2
 8004650:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 8004654:	2078      	movs	r0, #120	; 0x78
 8004656:	f7fd fec9 	bl	80023ec <I2C2_WriteData>


    tmp = hue_degree_ctrl1[Degree + 6];
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	3306      	adds	r3, #6
 800465e:	3330      	adds	r3, #48	; 0x30
 8004660:	443b      	add	r3, r7
 8004662:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004666:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    I2C2_WriteData(OV5640_ADDR, OV5640_SDE_CTRL1, 2, tmp);
 800466a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800466e:	2202      	movs	r2, #2
 8004670:	f245 5181 	movw	r1, #21889	; 0x5581
 8004674:	2078      	movs	r0, #120	; 0x78
 8004676:	f7fd feb9 	bl	80023ec <I2C2_WriteData>


    tmp = hue_degree_ctrl2[Degree + 6];
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	3306      	adds	r3, #6
 800467e:	3330      	adds	r3, #48	; 0x30
 8004680:	443b      	add	r3, r7
 8004682:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8004686:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    I2C2_WriteData(OV5640_ADDR, OV5640_SDE_CTRL2, 2, tmp);
 800468a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800468e:	2202      	movs	r2, #2
 8004690:	f245 5182 	movw	r1, #21890	; 0x5582
 8004694:	2078      	movs	r0, #120	; 0x78
 8004696:	f7fd fea9 	bl	80023ec <I2C2_WriteData>


    tmp = hue_degree_ctrl8[Degree + 6];
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	3306      	adds	r3, #6
 800469e:	3330      	adds	r3, #48	; 0x30
 80046a0:	443b      	add	r3, r7
 80046a2:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80046a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    I2C2_WriteData(OV5640_ADDR, OV5640_SDE_CTRL8, 2, tmp);
 80046aa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80046ae:	2202      	movs	r2, #2
 80046b0:	f245 5188 	movw	r1, #21896	; 0x5588
 80046b4:	2078      	movs	r0, #120	; 0x78
 80046b6:	f7fd fe99 	bl	80023ec <I2C2_WriteData>

  return 1;
 80046ba:	2301      	movs	r3, #1
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3730      	adds	r7, #48	; 0x30
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}
 80046c4:	0800b7c0 	.word	0x0800b7c0
 80046c8:	0800b7cc 	.word	0x0800b7cc
 80046cc:	0800b7d8 	.word	0x0800b7d8

080046d0 <ov5640_write_reg>:
  * @param  pdata Pointer to data buffer
  * @param  length Number of data to write
  * @retval Component status
  */
int32_t ov5640_write_reg(ov5640_ctx_t *ctx, uint16_t reg, uint8_t *data, uint16_t length)
{
 80046d0:	b590      	push	{r4, r7, lr}
 80046d2:	b085      	sub	sp, #20
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	60f8      	str	r0, [r7, #12]
 80046d8:	607a      	str	r2, [r7, #4]
 80046da:	461a      	mov	r2, r3
 80046dc:	460b      	mov	r3, r1
 80046de:	817b      	strh	r3, [r7, #10]
 80046e0:	4613      	mov	r3, r2
 80046e2:	813b      	strh	r3, [r7, #8]
  return ctx->WriteReg(ctx->handle, reg, data, length);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681c      	ldr	r4, [r3, #0]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6898      	ldr	r0, [r3, #8]
 80046ec:	893b      	ldrh	r3, [r7, #8]
 80046ee:	8979      	ldrh	r1, [r7, #10]
 80046f0:	687a      	ldr	r2, [r7, #4]
 80046f2:	47a0      	blx	r4
 80046f4:	4603      	mov	r3, r0
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3714      	adds	r7, #20
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd90      	pop	{r4, r7, pc}
	...

08004700 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004700:	b480      	push	{r7}
 8004702:	b083      	sub	sp, #12
 8004704:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004706:	4b0f      	ldr	r3, [pc, #60]	; (8004744 <HAL_MspInit+0x44>)
 8004708:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800470a:	4a0e      	ldr	r2, [pc, #56]	; (8004744 <HAL_MspInit+0x44>)
 800470c:	f043 0301 	orr.w	r3, r3, #1
 8004710:	6613      	str	r3, [r2, #96]	; 0x60
 8004712:	4b0c      	ldr	r3, [pc, #48]	; (8004744 <HAL_MspInit+0x44>)
 8004714:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004716:	f003 0301 	and.w	r3, r3, #1
 800471a:	607b      	str	r3, [r7, #4]
 800471c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800471e:	4b09      	ldr	r3, [pc, #36]	; (8004744 <HAL_MspInit+0x44>)
 8004720:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004722:	4a08      	ldr	r2, [pc, #32]	; (8004744 <HAL_MspInit+0x44>)
 8004724:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004728:	6593      	str	r3, [r2, #88]	; 0x58
 800472a:	4b06      	ldr	r3, [pc, #24]	; (8004744 <HAL_MspInit+0x44>)
 800472c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800472e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004732:	603b      	str	r3, [r7, #0]
 8004734:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004736:	bf00      	nop
 8004738:	370c      	adds	r7, #12
 800473a:	46bd      	mov	sp, r7
 800473c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004740:	4770      	bx	lr
 8004742:	bf00      	nop
 8004744:	40021000 	.word	0x40021000

08004748 <HAL_DCMI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdcmi: DCMI handle pointer
* @retval None
*/
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b08c      	sub	sp, #48	; 0x30
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004750:	f107 031c 	add.w	r3, r7, #28
 8004754:	2200      	movs	r2, #0
 8004756:	601a      	str	r2, [r3, #0]
 8004758:	605a      	str	r2, [r3, #4]
 800475a:	609a      	str	r2, [r3, #8]
 800475c:	60da      	str	r2, [r3, #12]
 800475e:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a4a      	ldr	r2, [pc, #296]	; (8004890 <HAL_DCMI_MspInit+0x148>)
 8004766:	4293      	cmp	r3, r2
 8004768:	f040 808d 	bne.w	8004886 <HAL_DCMI_MspInit+0x13e>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */

  /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 800476c:	4b49      	ldr	r3, [pc, #292]	; (8004894 <HAL_DCMI_MspInit+0x14c>)
 800476e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004770:	4a48      	ldr	r2, [pc, #288]	; (8004894 <HAL_DCMI_MspInit+0x14c>)
 8004772:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004776:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004778:	4b46      	ldr	r3, [pc, #280]	; (8004894 <HAL_DCMI_MspInit+0x14c>)
 800477a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800477c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004780:	61bb      	str	r3, [r7, #24]
 8004782:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOH_CLK_ENABLE();
 8004784:	4b43      	ldr	r3, [pc, #268]	; (8004894 <HAL_DCMI_MspInit+0x14c>)
 8004786:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004788:	4a42      	ldr	r2, [pc, #264]	; (8004894 <HAL_DCMI_MspInit+0x14c>)
 800478a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800478e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004790:	4b40      	ldr	r3, [pc, #256]	; (8004894 <HAL_DCMI_MspInit+0x14c>)
 8004792:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004794:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004798:	617b      	str	r3, [r7, #20]
 800479a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800479c:	4b3d      	ldr	r3, [pc, #244]	; (8004894 <HAL_DCMI_MspInit+0x14c>)
 800479e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047a0:	4a3c      	ldr	r2, [pc, #240]	; (8004894 <HAL_DCMI_MspInit+0x14c>)
 80047a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80047a8:	4b3a      	ldr	r3, [pc, #232]	; (8004894 <HAL_DCMI_MspInit+0x14c>)
 80047aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047b0:	613b      	str	r3, [r7, #16]
 80047b2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80047b4:	4b37      	ldr	r3, [pc, #220]	; (8004894 <HAL_DCMI_MspInit+0x14c>)
 80047b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047b8:	4a36      	ldr	r2, [pc, #216]	; (8004894 <HAL_DCMI_MspInit+0x14c>)
 80047ba:	f043 0310 	orr.w	r3, r3, #16
 80047be:	64d3      	str	r3, [r2, #76]	; 0x4c
 80047c0:	4b34      	ldr	r3, [pc, #208]	; (8004894 <HAL_DCMI_MspInit+0x14c>)
 80047c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047c4:	f003 0310 	and.w	r3, r3, #16
 80047c8:	60fb      	str	r3, [r7, #12]
 80047ca:	68fb      	ldr	r3, [r7, #12]
    PH5     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    PH11     ------> DCMI_D2
    PH8     ------> DCMI_HSYNC
    */
    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_PIXCK_Pin
 80047cc:	f645 7320 	movw	r3, #24352	; 0x5f20
 80047d0:	61fb      	str	r3, [r7, #28]
                          |DCMI_D1_Pin|DCMI_D2_Pin|DCMI_HSYNC_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047d2:	2302      	movs	r3, #2
 80047d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047d6:	2300      	movs	r3, #0
 80047d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80047da:	2302      	movs	r3, #2
 80047dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 80047de:	230a      	movs	r3, #10
 80047e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80047e2:	f107 031c 	add.w	r3, r7, #28
 80047e6:	4619      	mov	r1, r3
 80047e8:	482b      	ldr	r0, [pc, #172]	; (8004898 <HAL_DCMI_MspInit+0x150>)
 80047ea:	f001 fe67 	bl	80064bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D7_Pin|DCMI_D5_Pin|DCMI_VSYNC_Pin;
 80047ee:	23b0      	movs	r3, #176	; 0xb0
 80047f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047f2:	2302      	movs	r3, #2
 80047f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047f6:	2300      	movs	r3, #0
 80047f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80047fa:	2302      	movs	r3, #2
 80047fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 80047fe:	230a      	movs	r3, #10
 8004800:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004802:	f107 031c 	add.w	r3, r7, #28
 8004806:	4619      	mov	r1, r3
 8004808:	4824      	ldr	r0, [pc, #144]	; (800489c <HAL_DCMI_MspInit+0x154>)
 800480a:	f001 fe57 	bl	80064bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D6_Pin;
 800480e:	2320      	movs	r3, #32
 8004810:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004812:	2302      	movs	r3, #2
 8004814:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004816:	2300      	movs	r3, #0
 8004818:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800481a:	2302      	movs	r3, #2
 800481c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 800481e:	230a      	movs	r3, #10
 8004820:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DCMI_D6_GPIO_Port, &GPIO_InitStruct);
 8004822:	f107 031c 	add.w	r3, r7, #28
 8004826:	4619      	mov	r1, r3
 8004828:	481d      	ldr	r0, [pc, #116]	; (80048a0 <HAL_DCMI_MspInit+0x158>)
 800482a:	f001 fe47 	bl	80064bc <HAL_GPIO_Init>

    /* DCMI DMA Init */
    /* DCMI Init */
    hdma_dcmi.Instance = DMA2_Channel6;
 800482e:	4b1d      	ldr	r3, [pc, #116]	; (80048a4 <HAL_DCMI_MspInit+0x15c>)
 8004830:	4a1d      	ldr	r2, [pc, #116]	; (80048a8 <HAL_DCMI_MspInit+0x160>)
 8004832:	601a      	str	r2, [r3, #0]
    hdma_dcmi.Init.Request = DMA_REQUEST_0;
 8004834:	4b1b      	ldr	r3, [pc, #108]	; (80048a4 <HAL_DCMI_MspInit+0x15c>)
 8004836:	2200      	movs	r2, #0
 8004838:	605a      	str	r2, [r3, #4]
    hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800483a:	4b1a      	ldr	r3, [pc, #104]	; (80048a4 <HAL_DCMI_MspInit+0x15c>)
 800483c:	2200      	movs	r2, #0
 800483e:	609a      	str	r2, [r3, #8]
    hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 8004840:	4b18      	ldr	r3, [pc, #96]	; (80048a4 <HAL_DCMI_MspInit+0x15c>)
 8004842:	2200      	movs	r2, #0
 8004844:	60da      	str	r2, [r3, #12]
    hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 8004846:	4b17      	ldr	r3, [pc, #92]	; (80048a4 <HAL_DCMI_MspInit+0x15c>)
 8004848:	2280      	movs	r2, #128	; 0x80
 800484a:	611a      	str	r2, [r3, #16]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800484c:	4b15      	ldr	r3, [pc, #84]	; (80048a4 <HAL_DCMI_MspInit+0x15c>)
 800484e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004852:	615a      	str	r2, [r3, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004854:	4b13      	ldr	r3, [pc, #76]	; (80048a4 <HAL_DCMI_MspInit+0x15c>)
 8004856:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800485a:	619a      	str	r2, [r3, #24]
    hdma_dcmi.Init.Mode = DMA_CIRCULAR;
 800485c:	4b11      	ldr	r3, [pc, #68]	; (80048a4 <HAL_DCMI_MspInit+0x15c>)
 800485e:	2220      	movs	r2, #32
 8004860:	61da      	str	r2, [r3, #28]
    hdma_dcmi.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004862:	4b10      	ldr	r3, [pc, #64]	; (80048a4 <HAL_DCMI_MspInit+0x15c>)
 8004864:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8004868:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 800486a:	480e      	ldr	r0, [pc, #56]	; (80048a4 <HAL_DCMI_MspInit+0x15c>)
 800486c:	f001 f8da 	bl	8005a24 <HAL_DMA_Init>
 8004870:	4603      	mov	r3, r0
 8004872:	2b00      	cmp	r3, #0
 8004874:	d001      	beq.n	800487a <HAL_DCMI_MspInit+0x132>
    {
      Error_Handler();
 8004876:	f7ff fa21 	bl	8003cbc <Error_Handler>
    }

    __HAL_LINKDMA(hdcmi,DMA_Handle,hdma_dcmi);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	4a09      	ldr	r2, [pc, #36]	; (80048a4 <HAL_DCMI_MspInit+0x15c>)
 800487e:	651a      	str	r2, [r3, #80]	; 0x50
 8004880:	4a08      	ldr	r2, [pc, #32]	; (80048a4 <HAL_DCMI_MspInit+0x15c>)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }

}
 8004886:	bf00      	nop
 8004888:	3730      	adds	r7, #48	; 0x30
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}
 800488e:	bf00      	nop
 8004890:	50050000 	.word	0x50050000
 8004894:	40021000 	.word	0x40021000
 8004898:	48001c00 	.word	0x48001c00
 800489c:	48002000 	.word	0x48002000
 80048a0:	48001000 	.word	0x48001000
 80048a4:	200002d4 	.word	0x200002d4
 80048a8:	4002046c 	.word	0x4002046c

080048ac <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b084      	sub	sp, #16
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a0d      	ldr	r2, [pc, #52]	; (80048f0 <HAL_DMA2D_MspInit+0x44>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d113      	bne.n	80048e6 <HAL_DMA2D_MspInit+0x3a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80048be:	4b0d      	ldr	r3, [pc, #52]	; (80048f4 <HAL_DMA2D_MspInit+0x48>)
 80048c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048c2:	4a0c      	ldr	r2, [pc, #48]	; (80048f4 <HAL_DMA2D_MspInit+0x48>)
 80048c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80048c8:	6493      	str	r3, [r2, #72]	; 0x48
 80048ca:	4b0a      	ldr	r3, [pc, #40]	; (80048f4 <HAL_DMA2D_MspInit+0x48>)
 80048cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048d2:	60fb      	str	r3, [r7, #12]
 80048d4:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 0, 0);
 80048d6:	2200      	movs	r2, #0
 80048d8:	2100      	movs	r1, #0
 80048da:	205a      	movs	r0, #90	; 0x5a
 80048dc:	f000 fbf7 	bl	80050ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 80048e0:	205a      	movs	r0, #90	; 0x5a
 80048e2:	f000 fc10 	bl	8005106 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 80048e6:	bf00      	nop
 80048e8:	3710      	adds	r7, #16
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}
 80048ee:	bf00      	nop
 80048f0:	4002b000 	.word	0x4002b000
 80048f4:	40021000 	.word	0x40021000

080048f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b0ae      	sub	sp, #184	; 0xb8
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004900:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8004904:	2200      	movs	r2, #0
 8004906:	601a      	str	r2, [r3, #0]
 8004908:	605a      	str	r2, [r3, #4]
 800490a:	609a      	str	r2, [r3, #8]
 800490c:	60da      	str	r2, [r3, #12]
 800490e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004910:	f107 0318 	add.w	r3, r7, #24
 8004914:	228c      	movs	r2, #140	; 0x8c
 8004916:	2100      	movs	r1, #0
 8004918:	4618      	mov	r0, r3
 800491a:	f005 fda9 	bl	800a470 <memset>
  if(huart->Instance==USART2)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4a32      	ldr	r2, [pc, #200]	; (80049ec <HAL_UART_MspInit+0xf4>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d15c      	bne.n	80049e2 <HAL_UART_MspInit+0xea>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004928:	2302      	movs	r3, #2
 800492a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800492c:	2300      	movs	r3, #0
 800492e:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004930:	f107 0318 	add.w	r3, r7, #24
 8004934:	4618      	mov	r0, r3
 8004936:	f003 fe17 	bl	8008568 <HAL_RCCEx_PeriphCLKConfig>
 800493a:	4603      	mov	r3, r0
 800493c:	2b00      	cmp	r3, #0
 800493e:	d001      	beq.n	8004944 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004940:	f7ff f9bc 	bl	8003cbc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004944:	4b2a      	ldr	r3, [pc, #168]	; (80049f0 <HAL_UART_MspInit+0xf8>)
 8004946:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004948:	4a29      	ldr	r2, [pc, #164]	; (80049f0 <HAL_UART_MspInit+0xf8>)
 800494a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800494e:	6593      	str	r3, [r2, #88]	; 0x58
 8004950:	4b27      	ldr	r3, [pc, #156]	; (80049f0 <HAL_UART_MspInit+0xf8>)
 8004952:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004954:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004958:	617b      	str	r3, [r7, #20]
 800495a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800495c:	4b24      	ldr	r3, [pc, #144]	; (80049f0 <HAL_UART_MspInit+0xf8>)
 800495e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004960:	4a23      	ldr	r2, [pc, #140]	; (80049f0 <HAL_UART_MspInit+0xf8>)
 8004962:	f043 0308 	orr.w	r3, r3, #8
 8004966:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004968:	4b21      	ldr	r3, [pc, #132]	; (80049f0 <HAL_UART_MspInit+0xf8>)
 800496a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800496c:	f003 0308 	and.w	r3, r3, #8
 8004970:	613b      	str	r3, [r7, #16]
 8004972:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004974:	4b1e      	ldr	r3, [pc, #120]	; (80049f0 <HAL_UART_MspInit+0xf8>)
 8004976:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004978:	4a1d      	ldr	r2, [pc, #116]	; (80049f0 <HAL_UART_MspInit+0xf8>)
 800497a:	f043 0301 	orr.w	r3, r3, #1
 800497e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004980:	4b1b      	ldr	r3, [pc, #108]	; (80049f0 <HAL_UART_MspInit+0xf8>)
 8004982:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004984:	f003 0301 	and.w	r3, r3, #1
 8004988:	60fb      	str	r3, [r7, #12]
 800498a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD6     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = USART2_RX_Pin;
 800498c:	2340      	movs	r3, #64	; 0x40
 800498e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004992:	2302      	movs	r3, #2
 8004994:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004998:	2300      	movs	r3, #0
 800499a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800499e:	2303      	movs	r3, #3
 80049a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80049a4:	2307      	movs	r3, #7
 80049a6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(USART2_RX_GPIO_Port, &GPIO_InitStruct);
 80049aa:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80049ae:	4619      	mov	r1, r3
 80049b0:	4810      	ldr	r0, [pc, #64]	; (80049f4 <HAL_UART_MspInit+0xfc>)
 80049b2:	f001 fd83 	bl	80064bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USART2_TX_Pin;
 80049b6:	2304      	movs	r3, #4
 80049b8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049bc:	2302      	movs	r3, #2
 80049be:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049c2:	2300      	movs	r3, #0
 80049c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049c8:	2303      	movs	r3, #3
 80049ca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80049ce:	2307      	movs	r3, #7
 80049d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(USART2_TX_GPIO_Port, &GPIO_InitStruct);
 80049d4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80049d8:	4619      	mov	r1, r3
 80049da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80049de:	f001 fd6d 	bl	80064bc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80049e2:	bf00      	nop
 80049e4:	37b8      	adds	r7, #184	; 0xb8
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}
 80049ea:	bf00      	nop
 80049ec:	40004400 	.word	0x40004400
 80049f0:	40021000 	.word	0x40021000
 80049f4:	48000c00 	.word	0x48000c00

080049f8 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b086      	sub	sp, #24
 80049fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80049fe:	1d3b      	adds	r3, r7, #4
 8004a00:	2200      	movs	r2, #0
 8004a02:	601a      	str	r2, [r3, #0]
 8004a04:	605a      	str	r2, [r3, #4]
 8004a06:	609a      	str	r2, [r3, #8]
 8004a08:	60da      	str	r2, [r3, #12]
 8004a0a:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8004a0c:	4b2b      	ldr	r3, [pc, #172]	; (8004abc <HAL_FMC_MspInit+0xc4>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d14f      	bne.n	8004ab4 <HAL_FMC_MspInit+0xbc>
    return;
  }
  FMC_Initialized = 1;
 8004a14:	4b29      	ldr	r3, [pc, #164]	; (8004abc <HAL_FMC_MspInit+0xc4>)
 8004a16:	2201      	movs	r2, #1
 8004a18:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8004a1a:	4b29      	ldr	r3, [pc, #164]	; (8004ac0 <HAL_FMC_MspInit+0xc8>)
 8004a1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a1e:	4a28      	ldr	r2, [pc, #160]	; (8004ac0 <HAL_FMC_MspInit+0xc8>)
 8004a20:	f043 0301 	orr.w	r3, r3, #1
 8004a24:	6513      	str	r3, [r2, #80]	; 0x50
 8004a26:	4b26      	ldr	r3, [pc, #152]	; (8004ac0 <HAL_FMC_MspInit+0xc8>)
 8004a28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a2a:	f003 0301 	and.w	r3, r3, #1
 8004a2e:	603b      	str	r3, [r7, #0]
 8004a30:	683b      	ldr	r3, [r7, #0]
  PF13   ------> FMC_A7
  PE12   ------> FMC_D9
  PF12   ------> FMC_A6
  PE11   ------> FMC_D8
  */
  GPIO_InitStruct.Pin = PSRAM_NBL0_Pin|PSRAM_NBL1_Pin|D7_Pin|D6_Pin
 8004a32:	f64f 7383 	movw	r3, #65411	; 0xff83
 8004a36:	607b      	str	r3, [r7, #4]
                          |D12_Pin|D5_Pin|D11_Pin|D4_Pin
                          |D10_Pin|D9_Pin|D8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a38:	2302      	movs	r3, #2
 8004a3a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a40:	2303      	movs	r3, #3
 8004a42:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004a44:	230c      	movs	r3, #12
 8004a46:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004a48:	1d3b      	adds	r3, r7, #4
 8004a4a:	4619      	mov	r1, r3
 8004a4c:	481d      	ldr	r0, [pc, #116]	; (8004ac4 <HAL_FMC_MspInit+0xcc>)
 8004a4e:	f001 fd35 	bl	80064bc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_NE_Pin|PSRAM_A11_Pin|PSRAM_A10_Pin|PSRAM_A15_Pin
 8004a52:	f240 233f 	movw	r3, #575	; 0x23f
 8004a56:	607b      	str	r3, [r7, #4]
                          |PSRAM_A14_Pin|PSRAM_A13_Pin|PSRAM_A12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a58:	2302      	movs	r3, #2
 8004a5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a60:	2303      	movs	r3, #3
 8004a62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004a64:	230c      	movs	r3, #12
 8004a66:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004a68:	1d3b      	adds	r3, r7, #4
 8004a6a:	4619      	mov	r1, r3
 8004a6c:	4816      	ldr	r0, [pc, #88]	; (8004ac8 <HAL_FMC_MspInit+0xd0>)
 8004a6e:	f001 fd25 	bl	80064bc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D2_Pin|OE_Pin|D3_Pin|WE_Pin
 8004a72:	f64f 33b3 	movw	r3, #64435	; 0xfbb3
 8004a76:	607b      	str	r3, [r7, #4]
                          |LCD_NE_Pin|D1_Pin|D0_Pin|PSRAM_A17_Pin
                          |PSRAM_A16_Pin|PSRAM_A18_LCD_RS_Pin|D14_Pin|D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a78:	2302      	movs	r3, #2
 8004a7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a80:	2303      	movs	r3, #3
 8004a82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004a84:	230c      	movs	r3, #12
 8004a86:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004a88:	1d3b      	adds	r3, r7, #4
 8004a8a:	4619      	mov	r1, r3
 8004a8c:	480f      	ldr	r0, [pc, #60]	; (8004acc <HAL_FMC_MspInit+0xd4>)
 8004a8e:	f001 fd15 	bl	80064bc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A2_Pin|PSRAM_A1_Pin|PSRAM_A0_Pin|PSRAM_A3_Pin
 8004a92:	f24f 033f 	movw	r3, #61503	; 0xf03f
 8004a96:	607b      	str	r3, [r7, #4]
                          |PSRAM_A4_Pin|PSRAM_A5_Pin|PSRAM_A9_Pin|PSRAM_A8_Pin
                          |PSRAM_A7_Pin|PSRAM_A6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a98:	2302      	movs	r3, #2
 8004a9a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004aa0:	2303      	movs	r3, #3
 8004aa2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8004aa4:	230c      	movs	r3, #12
 8004aa6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004aa8:	1d3b      	adds	r3, r7, #4
 8004aaa:	4619      	mov	r1, r3
 8004aac:	4808      	ldr	r0, [pc, #32]	; (8004ad0 <HAL_FMC_MspInit+0xd8>)
 8004aae:	f001 fd05 	bl	80064bc <HAL_GPIO_Init>
 8004ab2:	e000      	b.n	8004ab6 <HAL_FMC_MspInit+0xbe>
    return;
 8004ab4:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8004ab6:	3718      	adds	r7, #24
 8004ab8:	46bd      	mov	sp, r7
 8004aba:	bd80      	pop	{r7, pc}
 8004abc:	2001c634 	.word	0x2001c634
 8004ac0:	40021000 	.word	0x40021000
 8004ac4:	48001000 	.word	0x48001000
 8004ac8:	48001800 	.word	0x48001800
 8004acc:	48000c00 	.word	0x48000c00
 8004ad0:	48001400 	.word	0x48001400

08004ad4 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b082      	sub	sp, #8
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8004adc:	f7ff ff8c 	bl	80049f8 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8004ae0:	bf00      	nop
 8004ae2:	3708      	adds	r7, #8
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bd80      	pop	{r7, pc}

08004ae8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004aec:	e7fe      	b.n	8004aec <NMI_Handler+0x4>

08004aee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004aee:	b480      	push	{r7}
 8004af0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004af2:	e7fe      	b.n	8004af2 <HardFault_Handler+0x4>

08004af4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004af4:	b480      	push	{r7}
 8004af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004af8:	e7fe      	b.n	8004af8 <MemManage_Handler+0x4>

08004afa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004afa:	b480      	push	{r7}
 8004afc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004afe:	e7fe      	b.n	8004afe <BusFault_Handler+0x4>

08004b00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004b00:	b480      	push	{r7}
 8004b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004b04:	e7fe      	b.n	8004b04 <UsageFault_Handler+0x4>

08004b06 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004b06:	b480      	push	{r7}
 8004b08:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004b0a:	bf00      	nop
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b12:	4770      	bx	lr

08004b14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004b14:	b480      	push	{r7}
 8004b16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004b18:	bf00      	nop
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b20:	4770      	bx	lr

08004b22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004b22:	b480      	push	{r7}
 8004b24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004b26:	bf00      	nop
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr

08004b30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004b34:	f000 f988 	bl	8004e48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004b38:	bf00      	nop
 8004b3a:	bd80      	pop	{r7, pc}

08004b3c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MFX_IRQ_OUT_Pin);
 8004b40:	2020      	movs	r0, #32
 8004b42:	f001 ff57 	bl	80069f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(JOY_UP_Pin);
 8004b46:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004b4a:	f001 ff53 	bl	80069f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(JOY_LEFT_Pin);
 8004b4e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004b52:	f001 ff4f 	bl	80069f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004b56:	bf00      	nop
 8004b58:	bd80      	pop	{r7, pc}
	...

08004b5c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004b60:	4802      	ldr	r0, [pc, #8]	; (8004b6c <USART2_IRQHandler+0x10>)
 8004b62:	f004 faf5 	bl	8009150 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004b66:	bf00      	nop
 8004b68:	bd80      	pop	{r7, pc}
 8004b6a:	bf00      	nop
 8004b6c:	20000374 	.word	0x20000374

08004b70 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOY_DOWN_Pin);
 8004b74:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8004b78:	f001 ff3c 	bl	80069f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(JOY_RIGHT_Pin);
 8004b7c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004b80:	f001 ff38 	bl	80069f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(JOY_SEL_Pin);
 8004b84:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004b88:	f001 ff34 	bl	80069f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CTP_INT_Pin);
 8004b8c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004b90:	f001 ff30 	bl	80069f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004b94:	bf00      	nop
 8004b96:	bd80      	pop	{r7, pc}

08004b98 <DMA2_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA2 channel6 global interrupt.
  */
void DMA2_Channel6_IRQHandler(void)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel6_IRQn 0 */

  /* USER CODE END DMA2_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 8004b9c:	4802      	ldr	r0, [pc, #8]	; (8004ba8 <DMA2_Channel6_IRQHandler+0x10>)
 8004b9e:	f001 f8d8 	bl	8005d52 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel6_IRQn 1 */

  /* USER CODE END DMA2_Channel6_IRQn 1 */
}
 8004ba2:	bf00      	nop
 8004ba4:	bd80      	pop	{r7, pc}
 8004ba6:	bf00      	nop
 8004ba8:	200002d4 	.word	0x200002d4

08004bac <DCMI_IRQHandler>:

/**
  * @brief This function handles DCMI global interrupt.
  */
void DCMI_IRQHandler(void)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DCMI_IRQn 0 */

  /* USER CODE END DCMI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 8004bb0:	4802      	ldr	r0, [pc, #8]	; (8004bbc <DCMI_IRQHandler+0x10>)
 8004bb2:	f000 fca3 	bl	80054fc <HAL_DCMI_IRQHandler>
  /* USER CODE BEGIN DCMI_IRQn 1 */

  /* USER CODE END DCMI_IRQn 1 */
}
 8004bb6:	bf00      	nop
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	20000270 	.word	0x20000270

08004bc0 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8004bc4:	4802      	ldr	r0, [pc, #8]	; (8004bd0 <DMA2D_IRQHandler+0x10>)
 8004bc6:	f001 fa2f 	bl	8006028 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8004bca:	bf00      	nop
 8004bcc:	bd80      	pop	{r7, pc}
 8004bce:	bf00      	nop
 8004bd0:	2000031c 	.word	0x2000031c

08004bd4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	af00      	add	r7, sp, #0
	return 1;
 8004bd8:	2301      	movs	r3, #1
}
 8004bda:	4618      	mov	r0, r3
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be2:	4770      	bx	lr

08004be4 <_kill>:

int _kill(int pid, int sig)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b082      	sub	sp, #8
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004bee:	f005 fbfb 	bl	800a3e8 <__errno>
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	2216      	movs	r2, #22
 8004bf6:	601a      	str	r2, [r3, #0]
	return -1;
 8004bf8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	3708      	adds	r7, #8
 8004c00:	46bd      	mov	sp, r7
 8004c02:	bd80      	pop	{r7, pc}

08004c04 <_exit>:

void _exit (int status)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b082      	sub	sp, #8
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004c0c:	f04f 31ff 	mov.w	r1, #4294967295
 8004c10:	6878      	ldr	r0, [r7, #4]
 8004c12:	f7ff ffe7 	bl	8004be4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004c16:	e7fe      	b.n	8004c16 <_exit+0x12>

08004c18 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b086      	sub	sp, #24
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c24:	2300      	movs	r3, #0
 8004c26:	617b      	str	r3, [r7, #20]
 8004c28:	e00a      	b.n	8004c40 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004c2a:	f3af 8000 	nop.w
 8004c2e:	4601      	mov	r1, r0
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	1c5a      	adds	r2, r3, #1
 8004c34:	60ba      	str	r2, [r7, #8]
 8004c36:	b2ca      	uxtb	r2, r1
 8004c38:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	3301      	adds	r3, #1
 8004c3e:	617b      	str	r3, [r7, #20]
 8004c40:	697a      	ldr	r2, [r7, #20]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	429a      	cmp	r2, r3
 8004c46:	dbf0      	blt.n	8004c2a <_read+0x12>
	}

return len;
 8004c48:	687b      	ldr	r3, [r7, #4]
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3718      	adds	r7, #24
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}

08004c52 <_close>:
	}
	return len;
}

int _close(int file)
{
 8004c52:	b480      	push	{r7}
 8004c54:	b083      	sub	sp, #12
 8004c56:	af00      	add	r7, sp, #0
 8004c58:	6078      	str	r0, [r7, #4]
	return -1;
 8004c5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	370c      	adds	r7, #12
 8004c62:	46bd      	mov	sp, r7
 8004c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c68:	4770      	bx	lr

08004c6a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004c6a:	b480      	push	{r7}
 8004c6c:	b083      	sub	sp, #12
 8004c6e:	af00      	add	r7, sp, #0
 8004c70:	6078      	str	r0, [r7, #4]
 8004c72:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004c7a:	605a      	str	r2, [r3, #4]
	return 0;
 8004c7c:	2300      	movs	r3, #0
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	370c      	adds	r7, #12
 8004c82:	46bd      	mov	sp, r7
 8004c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c88:	4770      	bx	lr

08004c8a <_isatty>:

int _isatty(int file)
{
 8004c8a:	b480      	push	{r7}
 8004c8c:	b083      	sub	sp, #12
 8004c8e:	af00      	add	r7, sp, #0
 8004c90:	6078      	str	r0, [r7, #4]
	return 1;
 8004c92:	2301      	movs	r3, #1
}
 8004c94:	4618      	mov	r0, r3
 8004c96:	370c      	adds	r7, #12
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9e:	4770      	bx	lr

08004ca0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b085      	sub	sp, #20
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	60f8      	str	r0, [r7, #12]
 8004ca8:	60b9      	str	r1, [r7, #8]
 8004caa:	607a      	str	r2, [r7, #4]
	return 0;
 8004cac:	2300      	movs	r3, #0
}
 8004cae:	4618      	mov	r0, r3
 8004cb0:	3714      	adds	r7, #20
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb8:	4770      	bx	lr
	...

08004cbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b086      	sub	sp, #24
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004cc4:	4a14      	ldr	r2, [pc, #80]	; (8004d18 <_sbrk+0x5c>)
 8004cc6:	4b15      	ldr	r3, [pc, #84]	; (8004d1c <_sbrk+0x60>)
 8004cc8:	1ad3      	subs	r3, r2, r3
 8004cca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004cd0:	4b13      	ldr	r3, [pc, #76]	; (8004d20 <_sbrk+0x64>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d102      	bne.n	8004cde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004cd8:	4b11      	ldr	r3, [pc, #68]	; (8004d20 <_sbrk+0x64>)
 8004cda:	4a12      	ldr	r2, [pc, #72]	; (8004d24 <_sbrk+0x68>)
 8004cdc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004cde:	4b10      	ldr	r3, [pc, #64]	; (8004d20 <_sbrk+0x64>)
 8004ce0:	681a      	ldr	r2, [r3, #0]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	4413      	add	r3, r2
 8004ce6:	693a      	ldr	r2, [r7, #16]
 8004ce8:	429a      	cmp	r2, r3
 8004cea:	d207      	bcs.n	8004cfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004cec:	f005 fb7c 	bl	800a3e8 <__errno>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	220c      	movs	r2, #12
 8004cf4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8004cfa:	e009      	b.n	8004d10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004cfc:	4b08      	ldr	r3, [pc, #32]	; (8004d20 <_sbrk+0x64>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004d02:	4b07      	ldr	r3, [pc, #28]	; (8004d20 <_sbrk+0x64>)
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	4413      	add	r3, r2
 8004d0a:	4a05      	ldr	r2, [pc, #20]	; (8004d20 <_sbrk+0x64>)
 8004d0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	3718      	adds	r7, #24
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}
 8004d18:	20050000 	.word	0x20050000
 8004d1c:	00000400 	.word	0x00000400
 8004d20:	2001c638 	.word	0x2001c638
 8004d24:	2001c650 	.word	0x2001c650

08004d28 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004d2c:	4b06      	ldr	r3, [pc, #24]	; (8004d48 <SystemInit+0x20>)
 8004d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d32:	4a05      	ldr	r2, [pc, #20]	; (8004d48 <SystemInit+0x20>)
 8004d34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004d38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8004d3c:	bf00      	nop
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d44:	4770      	bx	lr
 8004d46:	bf00      	nop
 8004d48:	e000ed00 	.word	0xe000ed00

08004d4c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004d4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004d84 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004d50:	f7ff ffea 	bl	8004d28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004d54:	480c      	ldr	r0, [pc, #48]	; (8004d88 <LoopForever+0x6>)
  ldr r1, =_edata
 8004d56:	490d      	ldr	r1, [pc, #52]	; (8004d8c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004d58:	4a0d      	ldr	r2, [pc, #52]	; (8004d90 <LoopForever+0xe>)
  movs r3, #0
 8004d5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004d5c:	e002      	b.n	8004d64 <LoopCopyDataInit>

08004d5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004d5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004d60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004d62:	3304      	adds	r3, #4

08004d64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004d64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004d66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004d68:	d3f9      	bcc.n	8004d5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004d6a:	4a0a      	ldr	r2, [pc, #40]	; (8004d94 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004d6c:	4c0a      	ldr	r4, [pc, #40]	; (8004d98 <LoopForever+0x16>)
  movs r3, #0
 8004d6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004d70:	e001      	b.n	8004d76 <LoopFillZerobss>

08004d72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004d72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004d74:	3204      	adds	r2, #4

08004d76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004d76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004d78:	d3fb      	bcc.n	8004d72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004d7a:	f005 fb4d 	bl	800a418 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004d7e:	f7fe fa81 	bl	8003284 <main>

08004d82 <LoopForever>:

LoopForever:
    b LoopForever
 8004d82:	e7fe      	b.n	8004d82 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004d84:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8004d88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004d8c:	20000160 	.word	0x20000160
  ldr r2, =_sidata
 8004d90:	0800de00 	.word	0x0800de00
  ldr r2, =_sbss
 8004d94:	20000160 	.word	0x20000160
  ldr r4, =_ebss
 8004d98:	2001c650 	.word	0x2001c650

08004d9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004d9c:	e7fe      	b.n	8004d9c <ADC1_2_IRQHandler>

08004d9e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004d9e:	b580      	push	{r7, lr}
 8004da0:	b082      	sub	sp, #8
 8004da2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004da4:	2300      	movs	r3, #0
 8004da6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004da8:	2003      	movs	r0, #3
 8004daa:	f000 f985 	bl	80050b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004dae:	2000      	movs	r0, #0
 8004db0:	f000 f80e 	bl	8004dd0 <HAL_InitTick>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d002      	beq.n	8004dc0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	71fb      	strb	r3, [r7, #7]
 8004dbe:	e001      	b.n	8004dc4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004dc0:	f7ff fc9e 	bl	8004700 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004dc4:	79fb      	ldrb	r3, [r7, #7]
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	3708      	adds	r7, #8
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bd80      	pop	{r7, pc}
	...

08004dd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b084      	sub	sp, #16
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004dd8:	2300      	movs	r3, #0
 8004dda:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8004ddc:	4b17      	ldr	r3, [pc, #92]	; (8004e3c <HAL_InitTick+0x6c>)
 8004dde:	781b      	ldrb	r3, [r3, #0]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d023      	beq.n	8004e2c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8004de4:	4b16      	ldr	r3, [pc, #88]	; (8004e40 <HAL_InitTick+0x70>)
 8004de6:	681a      	ldr	r2, [r3, #0]
 8004de8:	4b14      	ldr	r3, [pc, #80]	; (8004e3c <HAL_InitTick+0x6c>)
 8004dea:	781b      	ldrb	r3, [r3, #0]
 8004dec:	4619      	mov	r1, r3
 8004dee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004df2:	fbb3 f3f1 	udiv	r3, r3, r1
 8004df6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f000 f99f 	bl	800513e <HAL_SYSTICK_Config>
 8004e00:	4603      	mov	r3, r0
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d10f      	bne.n	8004e26 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2b0f      	cmp	r3, #15
 8004e0a:	d809      	bhi.n	8004e20 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	6879      	ldr	r1, [r7, #4]
 8004e10:	f04f 30ff 	mov.w	r0, #4294967295
 8004e14:	f000 f95b 	bl	80050ce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004e18:	4a0a      	ldr	r2, [pc, #40]	; (8004e44 <HAL_InitTick+0x74>)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6013      	str	r3, [r2, #0]
 8004e1e:	e007      	b.n	8004e30 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	73fb      	strb	r3, [r7, #15]
 8004e24:	e004      	b.n	8004e30 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	73fb      	strb	r3, [r7, #15]
 8004e2a:	e001      	b.n	8004e30 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004e30:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3710      	adds	r7, #16
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	200000f8 	.word	0x200000f8
 8004e40:	200000f0 	.word	0x200000f0
 8004e44:	200000f4 	.word	0x200000f4

08004e48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004e4c:	4b06      	ldr	r3, [pc, #24]	; (8004e68 <HAL_IncTick+0x20>)
 8004e4e:	781b      	ldrb	r3, [r3, #0]
 8004e50:	461a      	mov	r2, r3
 8004e52:	4b06      	ldr	r3, [pc, #24]	; (8004e6c <HAL_IncTick+0x24>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4413      	add	r3, r2
 8004e58:	4a04      	ldr	r2, [pc, #16]	; (8004e6c <HAL_IncTick+0x24>)
 8004e5a:	6013      	str	r3, [r2, #0]
}
 8004e5c:	bf00      	nop
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e64:	4770      	bx	lr
 8004e66:	bf00      	nop
 8004e68:	200000f8 	.word	0x200000f8
 8004e6c:	2001c63c 	.word	0x2001c63c

08004e70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004e70:	b480      	push	{r7}
 8004e72:	af00      	add	r7, sp, #0
  return uwTick;
 8004e74:	4b03      	ldr	r3, [pc, #12]	; (8004e84 <HAL_GetTick+0x14>)
 8004e76:	681b      	ldr	r3, [r3, #0]
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e80:	4770      	bx	lr
 8004e82:	bf00      	nop
 8004e84:	2001c63c 	.word	0x2001c63c

08004e88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b084      	sub	sp, #16
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004e90:	f7ff ffee 	bl	8004e70 <HAL_GetTick>
 8004e94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ea0:	d005      	beq.n	8004eae <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8004ea2:	4b0a      	ldr	r3, [pc, #40]	; (8004ecc <HAL_Delay+0x44>)
 8004ea4:	781b      	ldrb	r3, [r3, #0]
 8004ea6:	461a      	mov	r2, r3
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	4413      	add	r3, r2
 8004eac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004eae:	bf00      	nop
 8004eb0:	f7ff ffde 	bl	8004e70 <HAL_GetTick>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	1ad3      	subs	r3, r2, r3
 8004eba:	68fa      	ldr	r2, [r7, #12]
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d8f7      	bhi.n	8004eb0 <HAL_Delay+0x28>
  {
  }
}
 8004ec0:	bf00      	nop
 8004ec2:	bf00      	nop
 8004ec4:	3710      	adds	r7, #16
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}
 8004eca:	bf00      	nop
 8004ecc:	200000f8 	.word	0x200000f8

08004ed0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b085      	sub	sp, #20
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	f003 0307 	and.w	r3, r3, #7
 8004ede:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004ee0:	4b0c      	ldr	r3, [pc, #48]	; (8004f14 <__NVIC_SetPriorityGrouping+0x44>)
 8004ee2:	68db      	ldr	r3, [r3, #12]
 8004ee4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004ee6:	68ba      	ldr	r2, [r7, #8]
 8004ee8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004eec:	4013      	ands	r3, r2
 8004eee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004ef8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004efc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004f00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004f02:	4a04      	ldr	r2, [pc, #16]	; (8004f14 <__NVIC_SetPriorityGrouping+0x44>)
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	60d3      	str	r3, [r2, #12]
}
 8004f08:	bf00      	nop
 8004f0a:	3714      	adds	r7, #20
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f12:	4770      	bx	lr
 8004f14:	e000ed00 	.word	0xe000ed00

08004f18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004f1c:	4b04      	ldr	r3, [pc, #16]	; (8004f30 <__NVIC_GetPriorityGrouping+0x18>)
 8004f1e:	68db      	ldr	r3, [r3, #12]
 8004f20:	0a1b      	lsrs	r3, r3, #8
 8004f22:	f003 0307 	and.w	r3, r3, #7
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr
 8004f30:	e000ed00 	.word	0xe000ed00

08004f34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b083      	sub	sp, #12
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	db0b      	blt.n	8004f5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004f46:	79fb      	ldrb	r3, [r7, #7]
 8004f48:	f003 021f 	and.w	r2, r3, #31
 8004f4c:	4907      	ldr	r1, [pc, #28]	; (8004f6c <__NVIC_EnableIRQ+0x38>)
 8004f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f52:	095b      	lsrs	r3, r3, #5
 8004f54:	2001      	movs	r0, #1
 8004f56:	fa00 f202 	lsl.w	r2, r0, r2
 8004f5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004f5e:	bf00      	nop
 8004f60:	370c      	adds	r7, #12
 8004f62:	46bd      	mov	sp, r7
 8004f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f68:	4770      	bx	lr
 8004f6a:	bf00      	nop
 8004f6c:	e000e100 	.word	0xe000e100

08004f70 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b083      	sub	sp, #12
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	4603      	mov	r3, r0
 8004f78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	db12      	blt.n	8004fa8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004f82:	79fb      	ldrb	r3, [r7, #7]
 8004f84:	f003 021f 	and.w	r2, r3, #31
 8004f88:	490a      	ldr	r1, [pc, #40]	; (8004fb4 <__NVIC_DisableIRQ+0x44>)
 8004f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f8e:	095b      	lsrs	r3, r3, #5
 8004f90:	2001      	movs	r0, #1
 8004f92:	fa00 f202 	lsl.w	r2, r0, r2
 8004f96:	3320      	adds	r3, #32
 8004f98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004f9c:	f3bf 8f4f 	dsb	sy
}
 8004fa0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004fa2:	f3bf 8f6f 	isb	sy
}
 8004fa6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8004fa8:	bf00      	nop
 8004faa:	370c      	adds	r7, #12
 8004fac:	46bd      	mov	sp, r7
 8004fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb2:	4770      	bx	lr
 8004fb4:	e000e100 	.word	0xe000e100

08004fb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004fb8:	b480      	push	{r7}
 8004fba:	b083      	sub	sp, #12
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	6039      	str	r1, [r7, #0]
 8004fc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004fc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	db0a      	blt.n	8004fe2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	b2da      	uxtb	r2, r3
 8004fd0:	490c      	ldr	r1, [pc, #48]	; (8005004 <__NVIC_SetPriority+0x4c>)
 8004fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fd6:	0112      	lsls	r2, r2, #4
 8004fd8:	b2d2      	uxtb	r2, r2
 8004fda:	440b      	add	r3, r1
 8004fdc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004fe0:	e00a      	b.n	8004ff8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	b2da      	uxtb	r2, r3
 8004fe6:	4908      	ldr	r1, [pc, #32]	; (8005008 <__NVIC_SetPriority+0x50>)
 8004fe8:	79fb      	ldrb	r3, [r7, #7]
 8004fea:	f003 030f 	and.w	r3, r3, #15
 8004fee:	3b04      	subs	r3, #4
 8004ff0:	0112      	lsls	r2, r2, #4
 8004ff2:	b2d2      	uxtb	r2, r2
 8004ff4:	440b      	add	r3, r1
 8004ff6:	761a      	strb	r2, [r3, #24]
}
 8004ff8:	bf00      	nop
 8004ffa:	370c      	adds	r7, #12
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005002:	4770      	bx	lr
 8005004:	e000e100 	.word	0xe000e100
 8005008:	e000ed00 	.word	0xe000ed00

0800500c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800500c:	b480      	push	{r7}
 800500e:	b089      	sub	sp, #36	; 0x24
 8005010:	af00      	add	r7, sp, #0
 8005012:	60f8      	str	r0, [r7, #12]
 8005014:	60b9      	str	r1, [r7, #8]
 8005016:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	f003 0307 	and.w	r3, r3, #7
 800501e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005020:	69fb      	ldr	r3, [r7, #28]
 8005022:	f1c3 0307 	rsb	r3, r3, #7
 8005026:	2b04      	cmp	r3, #4
 8005028:	bf28      	it	cs
 800502a:	2304      	movcs	r3, #4
 800502c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800502e:	69fb      	ldr	r3, [r7, #28]
 8005030:	3304      	adds	r3, #4
 8005032:	2b06      	cmp	r3, #6
 8005034:	d902      	bls.n	800503c <NVIC_EncodePriority+0x30>
 8005036:	69fb      	ldr	r3, [r7, #28]
 8005038:	3b03      	subs	r3, #3
 800503a:	e000      	b.n	800503e <NVIC_EncodePriority+0x32>
 800503c:	2300      	movs	r3, #0
 800503e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005040:	f04f 32ff 	mov.w	r2, #4294967295
 8005044:	69bb      	ldr	r3, [r7, #24]
 8005046:	fa02 f303 	lsl.w	r3, r2, r3
 800504a:	43da      	mvns	r2, r3
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	401a      	ands	r2, r3
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005054:	f04f 31ff 	mov.w	r1, #4294967295
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	fa01 f303 	lsl.w	r3, r1, r3
 800505e:	43d9      	mvns	r1, r3
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005064:	4313      	orrs	r3, r2
         );
}
 8005066:	4618      	mov	r0, r3
 8005068:	3724      	adds	r7, #36	; 0x24
 800506a:	46bd      	mov	sp, r7
 800506c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005070:	4770      	bx	lr
	...

08005074 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b082      	sub	sp, #8
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	3b01      	subs	r3, #1
 8005080:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005084:	d301      	bcc.n	800508a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005086:	2301      	movs	r3, #1
 8005088:	e00f      	b.n	80050aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800508a:	4a0a      	ldr	r2, [pc, #40]	; (80050b4 <SysTick_Config+0x40>)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	3b01      	subs	r3, #1
 8005090:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005092:	210f      	movs	r1, #15
 8005094:	f04f 30ff 	mov.w	r0, #4294967295
 8005098:	f7ff ff8e 	bl	8004fb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800509c:	4b05      	ldr	r3, [pc, #20]	; (80050b4 <SysTick_Config+0x40>)
 800509e:	2200      	movs	r2, #0
 80050a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80050a2:	4b04      	ldr	r3, [pc, #16]	; (80050b4 <SysTick_Config+0x40>)
 80050a4:	2207      	movs	r2, #7
 80050a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80050a8:	2300      	movs	r3, #0
}
 80050aa:	4618      	mov	r0, r3
 80050ac:	3708      	adds	r7, #8
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}
 80050b2:	bf00      	nop
 80050b4:	e000e010 	.word	0xe000e010

080050b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b082      	sub	sp, #8
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80050c0:	6878      	ldr	r0, [r7, #4]
 80050c2:	f7ff ff05 	bl	8004ed0 <__NVIC_SetPriorityGrouping>
}
 80050c6:	bf00      	nop
 80050c8:	3708      	adds	r7, #8
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}

080050ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80050ce:	b580      	push	{r7, lr}
 80050d0:	b086      	sub	sp, #24
 80050d2:	af00      	add	r7, sp, #0
 80050d4:	4603      	mov	r3, r0
 80050d6:	60b9      	str	r1, [r7, #8]
 80050d8:	607a      	str	r2, [r7, #4]
 80050da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80050dc:	2300      	movs	r3, #0
 80050de:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80050e0:	f7ff ff1a 	bl	8004f18 <__NVIC_GetPriorityGrouping>
 80050e4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	68b9      	ldr	r1, [r7, #8]
 80050ea:	6978      	ldr	r0, [r7, #20]
 80050ec:	f7ff ff8e 	bl	800500c <NVIC_EncodePriority>
 80050f0:	4602      	mov	r2, r0
 80050f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050f6:	4611      	mov	r1, r2
 80050f8:	4618      	mov	r0, r3
 80050fa:	f7ff ff5d 	bl	8004fb8 <__NVIC_SetPriority>
}
 80050fe:	bf00      	nop
 8005100:	3718      	adds	r7, #24
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}

08005106 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005106:	b580      	push	{r7, lr}
 8005108:	b082      	sub	sp, #8
 800510a:	af00      	add	r7, sp, #0
 800510c:	4603      	mov	r3, r0
 800510e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005110:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005114:	4618      	mov	r0, r3
 8005116:	f7ff ff0d 	bl	8004f34 <__NVIC_EnableIRQ>
}
 800511a:	bf00      	nop
 800511c:	3708      	adds	r7, #8
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}

08005122 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005122:	b580      	push	{r7, lr}
 8005124:	b082      	sub	sp, #8
 8005126:	af00      	add	r7, sp, #0
 8005128:	4603      	mov	r3, r0
 800512a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800512c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005130:	4618      	mov	r0, r3
 8005132:	f7ff ff1d 	bl	8004f70 <__NVIC_DisableIRQ>
}
 8005136:	bf00      	nop
 8005138:	3708      	adds	r7, #8
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}

0800513e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800513e:	b580      	push	{r7, lr}
 8005140:	b082      	sub	sp, #8
 8005142:	af00      	add	r7, sp, #0
 8005144:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f7ff ff94 	bl	8005074 <SysTick_Config>
 800514c:	4603      	mov	r3, r0
}
 800514e:	4618      	mov	r0, r3
 8005150:	3708      	adds	r7, #8
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}
	...

08005158 <HAL_DCMI_Init>:
  * @note   By default, all interruptions are enabled (line end, frame end, overrun,
  *         VSYNC and embedded synchronization error interrupts).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b082      	sub	sp, #8
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if(hdcmi == NULL)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d101      	bne.n	800516a <HAL_DCMI_Init+0x12>
  {
     return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	e075      	b.n	8005256 <HAL_DCMI_Init+0xfe>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));

  if(hdcmi->State == HAL_DCMI_STATE_RESET)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005170:	b2db      	uxtb	r3, r3
 8005172:	2b00      	cmp	r3, #0
 8005174:	d106      	bne.n	8005184 <HAL_DCMI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdcmi->Lock = HAL_UNLOCKED;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2200      	movs	r2, #0
 800517a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f7ff fae2 	bl	8004748 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2202      	movs	r2, #2
 8005188:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable DCMI IP before setting the configuration register */
  __HAL_DCMI_DISABLE(hdcmi);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	681a      	ldr	r2, [r3, #0]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800519a:	601a      	str	r2, [r3, #0]

  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	699b      	ldr	r3, [r3, #24]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d002      	beq.n	80051aa <HAL_DCMI_Init+0x52>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
      is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2200      	movs	r2, #0
 80051a8:	625a      	str	r2, [r3, #36]	; 0x24
  }

  /* Set DCMI parameters */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 |\
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	6819      	ldr	r1, [r3, #0]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681a      	ldr	r2, [r3, #0]
 80051b4:	4b2a      	ldr	r3, [pc, #168]	; (8005260 <HAL_DCMI_Init+0x108>)
 80051b6:	400b      	ands	r3, r1
 80051b8:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  |\
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	6819      	ldr	r1, [r3, #0]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	685a      	ldr	r2, [r3, #4]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	695b      	ldr	r3, [r3, #20]
 80051c8:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 80051ce:	431a      	orrs	r2, r3
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	691b      	ldr	r3, [r3, #16]
 80051d4:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	689b      	ldr	r3, [r3, #8]
                                     hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  |\
 80051da:	431a      	orrs	r2, r3
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	699b      	ldr	r3, [r3, #24]
 80051e0:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6a1b      	ldr	r3, [r3, #32]
                                     hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode |\
 80051e6:	431a      	orrs	r2, r3
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ec:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                                     hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode |\
 80051f2:	431a      	orrs	r2, r3
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051f8:	431a      	orrs	r2, r3
                                     hdcmi->Init.LineSelectStart);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
 80051fe:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |=  (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate |\
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	430a      	orrs	r2, r1
 8005206:	601a      	str	r2, [r3, #0]

  if(hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	2b10      	cmp	r3, #16
 800520e:	d112      	bne.n	8005236 <HAL_DCMI_Init+0xde>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	7f1b      	ldrb	r3, [r3, #28]
 8005214:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.LineStartCode << DCMI_ESCR_LSC_Pos)|\
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	7f5b      	ldrb	r3, [r3, #29]
 800521a:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 800521c:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.LineEndCode << DCMI_ESCR_LEC_Pos) |\
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	7f9b      	ldrb	r3, [r3, #30]
 8005222:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SynchroCode.LineStartCode << DCMI_ESCR_LSC_Pos)|\
 8005224:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SynchroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	7fdb      	ldrb	r3, [r3, #31]
 800522c:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SynchroCode.LineEndCode << DCMI_ESCR_LEC_Pos) |\
 8005232:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SynchroCode.FrameStartCode)    |\
 8005234:	619a      	str	r2, [r3, #24]
     - end of line
     - end of frame
     - data reception overrun
     - frame synchronization signal VSYNC
     - synchronization error */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME|DCMI_IT_OVR|DCMI_IT_ERR|DCMI_IT_VSYNC|DCMI_IT_LINE);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	68da      	ldr	r2, [r3, #12]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f042 021f 	orr.w	r2, r2, #31
 8005244:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2200      	movs	r2, #0
 800524a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2201      	movs	r2, #1
 8005250:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005254:	2300      	movs	r3, #0
}
 8005256:	4618      	mov	r0, r3
 8005258:	3708      	adds	r7, #8
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}
 800525e:	bf00      	nop
 8005260:	ffe0f007 	.word	0xffe0f007

08005264 <HAL_DCMI_Start_DMA>:
  *        in DCMI_DMAXferCplt callback at the end of the DMA transfer. If flag is set,
  *        HAL_DCMI_FrameEventCallback() API is called.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef* hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b086      	sub	sp, #24
 8005268:	af00      	add	r7, sp, #0
 800526a:	60f8      	str	r0, [r7, #12]
 800526c:	60b9      	str	r1, [r7, #8]
 800526e:	607a      	str	r2, [r7, #4]
 8005270:	603b      	str	r3, [r7, #0]

  /* Check capture parameter */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005278:	2b01      	cmp	r3, #1
 800527a:	d101      	bne.n	8005280 <HAL_DCMI_Start_DMA+0x1c>
 800527c:	2302      	movs	r3, #2
 800527e:	e0b8      	b.n	80053f2 <HAL_DCMI_Start_DMA+0x18e>
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2201      	movs	r2, #1
 8005284:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	2202      	movs	r2, #2
 800528c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Configure the DCMI Mode and enable the DCMI IP at the same time */
  MODIFY_REG(hdcmi->Instance->CR, (DCMI_CR_CM|DCMI_CR_ENABLE), (DCMI_Mode|DCMI_CR_ENABLE));
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800529a:	f023 0302 	bic.w	r3, r3, #2
 800529e:	68ba      	ldr	r2, [r7, #8]
 80052a0:	431a      	orrs	r2, r3
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80052aa:	601a      	str	r2, [r3, #0]

  /* Set the DMA conversion complete callback */
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052b0:	4a52      	ldr	r2, [pc, #328]	; (80053fc <HAL_DCMI_Start_DMA+0x198>)
 80052b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052b8:	4a51      	ldr	r2, [pc, #324]	; (8005400 <HAL_DCMI_Start_DMA+0x19c>)
 80052ba:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the dma abort callback */
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052c0:	2200      	movs	r2, #0
 80052c2:	639a      	str	r2, [r3, #56]	; 0x38

  if(Length <= 0xFFFFU)
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052ca:	d21f      	bcs.n	800530c <HAL_DCMI_Start_DMA+0xa8>
  {
    hdcmi->XferCount = 0; /* Mark as direct transfer from DCMI_DR register to final destination buffer */
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2200      	movs	r2, #0
 80052d0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, Length) != HAL_OK)
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	3328      	adds	r3, #40	; 0x28
 80052dc:	4619      	mov	r1, r3
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	687a      	ldr	r2, [r7, #4]
 80052e2:	f000 fc57 	bl	8005b94 <HAL_DMA_Start_IT>
 80052e6:	4603      	mov	r3, r0
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d075      	beq.n	80053d8 <HAL_DCMI_Start_DMA+0x174>
    {
      /* Update error code */
      hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052f0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set state back to Ready */
      hdcmi->State = HAL_DCMI_STATE_READY;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdcmi);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2200      	movs	r2, #0
 8005304:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

       return HAL_ERROR;
 8005308:	2301      	movs	r3, #1
 800530a:	e072      	b.n	80053f2 <HAL_DCMI_Start_DMA+0x18e>
    }
  }
  else /* Capture length is longer than DMA maximum transfer size */
  {
     /* Set DMA in circular mode */
    hdcmi->DMA_Handle->Init.Mode = DMA_CIRCULAR;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005310:	2220      	movs	r2, #32
 8005312:	61da      	str	r2, [r3, #28]

    /* Set the DMA half transfer complete callback */
    hdcmi->DMA_Handle->XferHalfCpltCallback = DCMI_DMAHalfXferCplt;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005318:	4a3a      	ldr	r2, [pc, #232]	; (8005404 <HAL_DCMI_Start_DMA+0x1a0>)
 800531a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Initialize transfer parameters */
    hdcmi->XferSize = Length;  /* Store the complete transfer length in DCMI handle */
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	683a      	ldr	r2, [r7, #0]
 8005320:	63da      	str	r2, [r3, #60]	; 0x3c
    hdcmi->pBuffPtr = pData;   /* Final destination buffer pointer */
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	687a      	ldr	r2, [r7, #4]
 8005326:	641a      	str	r2, [r3, #64]	; 0x40

    circular_copy_length = DCMI_TransferSize(Length);
 8005328:	6838      	ldr	r0, [r7, #0]
 800532a:	f000 faf5 	bl	8005918 <DCMI_TransferSize>
 800532e:	6178      	str	r0, [r7, #20]

    /* Check if issue in intermediate length computation */
    if (circular_copy_length == 0U)
 8005330:	697b      	ldr	r3, [r7, #20]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d109      	bne.n	800534a <HAL_DCMI_Start_DMA+0xe6>
    {
      /* Set state back to Ready */
      hdcmi->State = HAL_DCMI_STATE_READY;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	2201      	movs	r2, #1
 800533a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdcmi);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2200      	movs	r2, #0
 8005342:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

       return HAL_ERROR;
 8005346:	2301      	movs	r3, #1
 8005348:	e053      	b.n	80053f2 <HAL_DCMI_Start_DMA+0x18e>
    }

    /* Store the number of half - intermediate buffer copies needed */
    hdcmi->XferCount = 2U * ((Length / circular_copy_length) - 1U);
 800534a:	683a      	ldr	r2, [r7, #0]
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005352:	3b01      	subs	r3, #1
 8005354:	005a      	lsls	r2, r3, #1
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	639a      	str	r2, [r3, #56]	; 0x38
    /* Store the half-buffer copy length */
    hdcmi->HalfCopyLength = circular_copy_length / 2U;
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	085a      	lsrs	r2, r3, #1
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	661a      	str	r2, [r3, #96]	; 0x60

    /* Save initial values for continuous mode case */
    hdcmi->XferCount_0 = hdcmi->XferCount;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	645a      	str	r2, [r3, #68]	; 0x44
    hdcmi->XferSize_0  = hdcmi->XferSize;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	649a      	str	r2, [r3, #72]	; 0x48
    hdcmi->pBuffPtr_0  = hdcmi->pBuffPtr;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	64da      	str	r2, [r3, #76]	; 0x4c

    /* DCMI DR samples in circular mode will be copied
       at the end of the final buffer.
       Now compute the circular buffer start address. */
    /* Start by pointing at the final buffer */
    hdcmi->pCircularBuffer = pData;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	687a      	ldr	r2, [r7, #4]
 800537e:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Update pCircularBuffer in "moving" at the end of the final
       buffer, don't forger to convert in bytes to compute exact address */
    hdcmi->pCircularBuffer +=  4U * (((Length / circular_copy_length) - 1U) * circular_copy_length);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005384:	6839      	ldr	r1, [r7, #0]
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	fbb1 f3f3 	udiv	r3, r1, r3
 800538c:	3b01      	subs	r3, #1
 800538e:	6979      	ldr	r1, [r7, #20]
 8005390:	fb01 f303 	mul.w	r3, r1, r3
 8005394:	009b      	lsls	r3, r3, #2
 8005396:	441a      	add	r2, r3
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initiate the circular DMA transfer from DCMI IP to final buffer end */
    if ( HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)hdcmi->pCircularBuffer, circular_copy_length) != HAL_OK)
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	3328      	adds	r3, #40	; 0x28
 80053a6:	4619      	mov	r1, r3
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	f000 fbf1 	bl	8005b94 <HAL_DMA_Start_IT>
 80053b2:	4603      	mov	r3, r0
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d00f      	beq.n	80053d8 <HAL_DCMI_Start_DMA+0x174>
    {
      /* Update error code */
      hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053bc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set state back to Ready */
      hdcmi->State = HAL_DCMI_STATE_READY;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2201      	movs	r2, #1
 80053c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdcmi);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2200      	movs	r2, #0
 80053d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

       return HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	e00c      	b.n	80053f2 <HAL_DCMI_Start_DMA+0x18e>
    }
  }

  /* Enable Capture */
  SET_BIT(hdcmi->Instance->CR, DCMI_CR_CAPTURE);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f042 0201 	orr.w	r2, r2, #1
 80053e6:	601a      	str	r2, [r3, #0]

  /* Release Lock */
  __HAL_UNLOCK(hdcmi);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2200      	movs	r2, #0
 80053ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Return function status */
  return HAL_OK;
 80053f0:	2300      	movs	r3, #0
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3718      	adds	r7, #24
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	bf00      	nop
 80053fc:	08005721 	.word	0x08005721
 8005400:	080058e9 	.word	0x080058e9
 8005404:	08005851 	.word	0x08005851

08005408 <HAL_DCMI_Suspend>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *               the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Suspend(DCMI_HandleTypeDef* hdcmi)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b084      	sub	sp, #16
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Process locked */
  __HAL_LOCK(hdcmi);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005416:	2b01      	cmp	r3, #1
 8005418:	d101      	bne.n	800541e <HAL_DCMI_Suspend+0x16>
 800541a:	2302      	movs	r3, #2
 800541c:	e03d      	b.n	800549a <HAL_DCMI_Suspend+0x92>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2201      	movs	r2, #1
 8005422:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hdcmi->State == HAL_DCMI_STATE_BUSY)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800542c:	b2db      	uxtb	r3, r3
 800542e:	2b02      	cmp	r3, #2
 8005430:	d12e      	bne.n	8005490 <HAL_DCMI_Suspend+0x88>
  {
    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_SUSPENDED;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2205      	movs	r2, #5
 8005436:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable Capture */
    CLEAR_BIT(hdcmi->Instance->CR, DCMI_CR_CAPTURE);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f022 0201 	bic.w	r2, r2, #1
 8005448:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800544a:	f7ff fd11 	bl	8004e70 <HAL_GetTick>
 800544e:	60f8      	str	r0, [r7, #12]

    /* Check if the DCMI capture is effectively disabled */
    while((hdcmi->Instance->CR & DCMI_CR_CAPTURE) != 0U)
 8005450:	e017      	b.n	8005482 <HAL_DCMI_Suspend+0x7a>
    {
      if((HAL_GetTick() - tickstart ) > DCMI_TIMEOUT_STOP)
 8005452:	f7ff fd0d 	bl	8004e70 <HAL_GetTick>
 8005456:	4602      	mov	r2, r0
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	1ad3      	subs	r3, r2, r3
 800545c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005460:	d90f      	bls.n	8005482 <HAL_DCMI_Suspend+0x7a>
      {
        /* Update error code */
        hdcmi->ErrorCode |= HAL_DCMI_ERROR_TIMEOUT;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005466:	f043 0220 	orr.w	r2, r3, #32
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	659a      	str	r2, [r3, #88]	; 0x58

        /* Change DCMI state */
        hdcmi->State = HAL_DCMI_STATE_READY;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2201      	movs	r2, #1
 8005472:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdcmi);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2200      	movs	r2, #0
 800547a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800547e:	2303      	movs	r3, #3
 8005480:	e00b      	b.n	800549a <HAL_DCMI_Suspend+0x92>
    while((hdcmi->Instance->CR & DCMI_CR_CAPTURE) != 0U)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f003 0301 	and.w	r3, r3, #1
 800548c:	2b00      	cmp	r3, #0
 800548e:	d1e0      	bne.n	8005452 <HAL_DCMI_Suspend+0x4a>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdcmi);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2200      	movs	r2, #0
 8005494:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Return function status */
  return HAL_OK;
 8005498:	2300      	movs	r3, #0
}
 800549a:	4618      	mov	r0, r3
 800549c:	3710      	adds	r7, #16
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}

080054a2 <HAL_DCMI_Resume>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *               the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Resume(DCMI_HandleTypeDef* hdcmi)
{
 80054a2:	b480      	push	{r7}
 80054a4:	b083      	sub	sp, #12
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hdcmi);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80054b0:	2b01      	cmp	r3, #1
 80054b2:	d101      	bne.n	80054b8 <HAL_DCMI_Resume+0x16>
 80054b4:	2302      	movs	r3, #2
 80054b6:	e01a      	b.n	80054ee <HAL_DCMI_Resume+0x4c>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2201      	movs	r2, #1
 80054bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hdcmi->State == HAL_DCMI_STATE_SUSPENDED)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80054c6:	b2db      	uxtb	r3, r3
 80054c8:	2b05      	cmp	r3, #5
 80054ca:	d10b      	bne.n	80054e4 <HAL_DCMI_Resume+0x42>
  {
    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_BUSY;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2202      	movs	r2, #2
 80054d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Enable Capture */
    SET_BIT(hdcmi->Instance->CR, DCMI_CR_CAPTURE);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f042 0201 	orr.w	r2, r2, #1
 80054e2:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdcmi);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2200      	movs	r2, #0
 80054e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80054ec:	2300      	movs	r3, #0
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	370c      	adds	r7, #12
 80054f2:	46bd      	mov	sp, r7
 80054f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f8:	4770      	bx	lr
	...

080054fc <HAL_DCMI_IRQHandler>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *               the configuration information for the DCMI.
  * @retval None
  */
void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b084      	sub	sp, #16
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  uint32_t misflags = READ_REG(hdcmi->Instance->MISR);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	691b      	ldr	r3, [r3, #16]
 800550a:	60fb      	str	r3, [r7, #12]

  /* Synchronization error interrupt management *******************************/
  if ((misflags & DCMI_MIS_ERR_MIS) != 0x0U)
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	f003 0304 	and.w	r3, r3, #4
 8005512:	2b00      	cmp	r3, #0
 8005514:	d009      	beq.n	800552a <HAL_DCMI_IRQHandler+0x2e>
  {
    /* Clear the Synchronization error flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	2204      	movs	r2, #4
 800551c:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005522:	f043 0202 	orr.w	r2, r3, #2
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Overflow interrupt management ********************************************/
  if ((misflags & DCMI_MIS_OVR_MIS) != 0x0U)
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	f003 0302 	and.w	r3, r3, #2
 8005530:	2b00      	cmp	r3, #0
 8005532:	d009      	beq.n	8005548 <HAL_DCMI_IRQHandler+0x4c>
  {
    /* Clear the Overflow flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	2202      	movs	r2, #2
 800553a:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005540:	f043 0201 	orr.w	r2, r3, #1
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	659a      	str	r2, [r3, #88]	; 0x58
  }

  if (hdcmi->ErrorCode != HAL_DCMI_ERROR_NONE)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800554c:	2b00      	cmp	r3, #0
 800554e:	d014      	beq.n	800557a <HAL_DCMI_IRQHandler+0x7e>
  {
    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_READY;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2201      	movs	r2, #1
 8005554:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Set the overflow callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800555c:	4a24      	ldr	r2, [pc, #144]	; (80055f0 <HAL_DCMI_IRQHandler+0xf4>)
 800555e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Abort the DMA Transfer */
    if (HAL_DMA_Abort_IT(hdcmi->DMA_Handle) != HAL_OK)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005564:	4618      	mov	r0, r3
 8005566:	f000 fbb3 	bl	8005cd0 <HAL_DMA_Abort_IT>
 800556a:	4603      	mov	r3, r0
 800556c:	2b00      	cmp	r3, #0
 800556e:	d004      	beq.n	800557a <HAL_DCMI_IRQHandler+0x7e>
    {
      DCMI_DMAError(hdcmi->DMA_Handle);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005574:	4618      	mov	r0, r3
 8005576:	f000 f9b7 	bl	80058e8 <DCMI_DMAError>
    }
  }

  /* Line Interrupt management ************************************************/
  if ((misflags & DCMI_MIS_LINE_MIS) != 0x0U)
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	f003 0310 	and.w	r3, r3, #16
 8005580:	2b00      	cmp	r3, #0
 8005582:	d006      	beq.n	8005592 <HAL_DCMI_IRQHandler+0x96>
  {
    /* Clear the Line interrupt flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	2210      	movs	r2, #16
 800558a:	615a      	str	r2, [r3, #20]
    /* Line interrupt Event Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI line event callback*/
    hdcmi->LineEventCallback(hdcmi);
#else
    HAL_DCMI_LineEventCallback(hdcmi);
 800558c:	6878      	ldr	r0, [r7, #4]
 800558e:	f7fd fbd5 	bl	8002d3c <HAL_DCMI_LineEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }

  /* VSYNC interrupt management ***********************************************/
  if ((misflags & DCMI_MIS_VSYNC_MIS) != 0x0U)
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	f003 0308 	and.w	r3, r3, #8
 8005598:	2b00      	cmp	r3, #0
 800559a:	d006      	beq.n	80055aa <HAL_DCMI_IRQHandler+0xae>
  {
    /* Clear the VSYNC flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	2208      	movs	r2, #8
 80055a2:	615a      	str	r2, [r3, #20]
    /* VSYNC Event Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI vsync event callback*/
    hdcmi->VsyncEventCallback(hdcmi);
#else
    HAL_DCMI_VsyncEventCallback(hdcmi);
 80055a4:	6878      	ldr	r0, [r7, #4]
 80055a6:	f7fd fbda 	bl	8002d5e <HAL_DCMI_VsyncEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }

  /* End of Frame interrupt management ****************************************/
  if ((misflags & DCMI_MIS_FRAME_MIS) != 0x0U)
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	f003 0301 	and.w	r3, r3, #1
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d019      	beq.n	80055e8 <HAL_DCMI_IRQHandler+0xec>
  {
    /* Disable the Line interrupt when using snapshot mode */
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f003 0302 	and.w	r3, r3, #2
 80055be:	2b02      	cmp	r3, #2
 80055c0:	d10b      	bne.n	80055da <HAL_DCMI_IRQHandler+0xde>
    {
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE|DCMI_IT_VSYNC|DCMI_IT_ERR|DCMI_IT_OVR);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	68da      	ldr	r2, [r3, #12]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f022 021e 	bic.w	r2, r2, #30
 80055d0:	60da      	str	r2, [r3, #12]
      /* Change the DCMI state */
      hdcmi->State = HAL_DCMI_STATE_READY;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2201      	movs	r2, #1
 80055d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    /* Clear the End of Frame flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_FRAMERI);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	2201      	movs	r2, #1
 80055e0:	615a      	str	r2, [r3, #20]
    /* Frame Event Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI frame event callback*/
    hdcmi->FrameEventCallback(hdcmi);
#else
    HAL_DCMI_FrameEventCallback(hdcmi);
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f7fd fe28 	bl	8003238 <HAL_DCMI_FrameEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
}
 80055e8:	bf00      	nop
 80055ea:	3710      	adds	r7, #16
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bd80      	pop	{r7, pc}
 80055f0:	080058e9 	.word	0x080058e9

080055f4 <HAL_DCMI_ConfigCrop>:
  * @note For all the parameters, the actual value is the input data + 1 (e.g. YSize = 0x0 means 1 line,
  *       YSize = 0x1 means 2 lines, ...)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_ConfigCrop(DCMI_HandleTypeDef *hdcmi, uint32_t X0, uint32_t Y0, uint32_t XSize, uint32_t YSize)
{
 80055f4:	b480      	push	{r7}
 80055f6:	b085      	sub	sp, #20
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	60f8      	str	r0, [r7, #12]
 80055fc:	60b9      	str	r1, [r7, #8]
 80055fe:	607a      	str	r2, [r7, #4]
 8005600:	603b      	str	r3, [r7, #0]
  assert_param(IS_DCMI_WINDOW_HEIGHT(Y0));
  assert_param(IS_DCMI_WINDOW_COORDINATE(XSize));
  assert_param(IS_DCMI_WINDOW_COORDINATE(YSize));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005608:	2b01      	cmp	r3, #1
 800560a:	d101      	bne.n	8005610 <HAL_DCMI_ConfigCrop+0x1c>
 800560c:	2302      	movs	r3, #2
 800560e:	e02a      	b.n	8005666 <HAL_DCMI_ConfigCrop+0x72>
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2201      	movs	r2, #1
 8005614:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2202      	movs	r2, #2
 800561c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Configure CROP */
  MODIFY_REG(hdcmi->Instance->CWSIZER, (DCMI_CWSIZE_VLINE|DCMI_CWSIZE_CAPCNT), (XSize | (YSize << DCMI_CWSIZE_VLINE_Pos)));
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005626:	f003 21c0 	and.w	r1, r3, #3221274624	; 0xc000c000
 800562a:	69bb      	ldr	r3, [r7, #24]
 800562c:	041a      	lsls	r2, r3, #16
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	431a      	orrs	r2, r3
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	430a      	orrs	r2, r1
 8005638:	625a      	str	r2, [r3, #36]	; 0x24
  MODIFY_REG(hdcmi->Instance->CWSTRTR, (DCMI_CWSTRT_VST|DCMI_CWSTRT_HOFFCNT), (X0 | (Y0 << DCMI_CWSTRT_VST_Pos)));
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	6a1a      	ldr	r2, [r3, #32]
 8005640:	4b0c      	ldr	r3, [pc, #48]	; (8005674 <HAL_DCMI_ConfigCrop+0x80>)
 8005642:	4013      	ands	r3, r2
 8005644:	687a      	ldr	r2, [r7, #4]
 8005646:	0411      	lsls	r1, r2, #16
 8005648:	68ba      	ldr	r2, [r7, #8]
 800564a:	4311      	orrs	r1, r2
 800564c:	68fa      	ldr	r2, [r7, #12]
 800564e:	6812      	ldr	r2, [r2, #0]
 8005650:	430b      	orrs	r3, r1
 8005652:	6213      	str	r3, [r2, #32]

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hdcmi);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2200      	movs	r2, #0
 8005660:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005664:	2300      	movs	r3, #0
}
 8005666:	4618      	mov	r0, r3
 8005668:	3714      	adds	r7, #20
 800566a:	46bd      	mov	sp, r7
 800566c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005670:	4770      	bx	lr
 8005672:	bf00      	nop
 8005674:	e000c000 	.word	0xe000c000

08005678 <HAL_DCMI_DisableCrop>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *               the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_DisableCrop(DCMI_HandleTypeDef *hdcmi)
{
 8005678:	b480      	push	{r7}
 800567a:	b083      	sub	sp, #12
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hdcmi);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005686:	2b01      	cmp	r3, #1
 8005688:	d101      	bne.n	800568e <HAL_DCMI_DisableCrop+0x16>
 800568a:	2302      	movs	r3, #2
 800568c:	e018      	b.n	80056c0 <HAL_DCMI_DisableCrop+0x48>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2201      	movs	r2, #1
 8005692:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2202      	movs	r2, #2
 800569a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable DCMI Crop feature */
  CLEAR_BIT(hdcmi->Instance->CR, DCMI_CR_CROP);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	681a      	ldr	r2, [r3, #0]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f022 0204 	bic.w	r2, r2, #4
 80056ac:	601a      	str	r2, [r3, #0]

  /* Change the DCMI state*/
  hdcmi->State = HAL_DCMI_STATE_READY;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2201      	movs	r2, #1
 80056b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hdcmi);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80056be:	2300      	movs	r3, #0
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	370c      	adds	r7, #12
 80056c4:	46bd      	mov	sp, r7
 80056c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ca:	4770      	bx	lr

080056cc <HAL_DCMI_EnableCrop>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *               the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_EnableCrop(DCMI_HandleTypeDef *hdcmi)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b083      	sub	sp, #12
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hdcmi);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80056da:	2b01      	cmp	r3, #1
 80056dc:	d101      	bne.n	80056e2 <HAL_DCMI_EnableCrop+0x16>
 80056de:	2302      	movs	r3, #2
 80056e0:	e018      	b.n	8005714 <HAL_DCMI_EnableCrop+0x48>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2201      	movs	r2, #1
 80056e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2202      	movs	r2, #2
 80056ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Enable DCMI Crop feature */
  SET_BIT(hdcmi->Instance->CR, DCMI_CR_CROP);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	681a      	ldr	r2, [r3, #0]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f042 0204 	orr.w	r2, r2, #4
 8005700:	601a      	str	r2, [r3, #0]

  /* Change the DCMI state*/
  hdcmi->State = HAL_DCMI_STATE_READY;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2201      	movs	r2, #1
 8005706:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hdcmi);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2200      	movs	r2, #0
 800570e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005712:	2300      	movs	r3, #0
}
 8005714:	4618      	mov	r0, r3
 8005716:	370c      	adds	r7, #12
 8005718:	46bd      	mov	sp, r7
 800571a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571e:	4770      	bx	lr

08005720 <DCMI_DMAXferCplt>:
  *       another DMA transfer to copy the second half of the work buffer
  *       associated to the DCMI handle to the final destination buffer.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b088      	sub	sp, #32
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  uint32_t loop_length;     /* transfer length  */
  uint32_t * tmpBuffer_Dest;
  uint32_t * tmpBuffer_Orig;
  uint32_t temp;

  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800572c:	61fb      	str	r3, [r7, #28]


  if(hdcmi->XferCount != 0U)
 800572e:	69fb      	ldr	r3, [r7, #28]
 8005730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005732:	2b00      	cmp	r3, #0
 8005734:	d05c      	beq.n	80057f0 <DCMI_DMAXferCplt+0xd0>
  {
    if (hdcmi->XferCount == 0xBEBE)
 8005736:	69fb      	ldr	r3, [r7, #28]
 8005738:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800573a:	f64b 62be 	movw	r2, #48830	; 0xbebe
 800573e:	4293      	cmp	r3, r2
 8005740:	d10c      	bne.n	800575c <DCMI_DMAXferCplt+0x3c>
    {
      hdcmi->XferCount = hdcmi->XferCount_0;
 8005742:	69fb      	ldr	r3, [r7, #28]
 8005744:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005746:	69fb      	ldr	r3, [r7, #28]
 8005748:	639a      	str	r2, [r3, #56]	; 0x38
      hdcmi->XferSize  = hdcmi->XferSize_0;
 800574a:	69fb      	ldr	r3, [r7, #28]
 800574c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800574e:	69fb      	ldr	r3, [r7, #28]
 8005750:	63da      	str	r2, [r3, #60]	; 0x3c
      hdcmi->pBuffPtr  = hdcmi->pBuffPtr_0;
 8005752:	69fb      	ldr	r3, [r7, #28]
 8005754:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005756:	69fb      	ldr	r3, [r7, #28]
 8005758:	641a      	str	r2, [r3, #64]	; 0x40
        HAL_DCMI_FrameEventCallback(hdcmi);
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
      }
    }
  }
}
 800575a:	e075      	b.n	8005848 <DCMI_DMAXferCplt+0x128>
      hdcmi->XferCount--;
 800575c:	69fb      	ldr	r3, [r7, #28]
 800575e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005760:	1e5a      	subs	r2, r3, #1
 8005762:	69fb      	ldr	r3, [r7, #28]
 8005764:	639a      	str	r2, [r3, #56]	; 0x38
      tmpBuffer_Dest = (uint32_t *)hdcmi->pBuffPtr;
 8005766:	69fb      	ldr	r3, [r7, #28]
 8005768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800576a:	61bb      	str	r3, [r7, #24]
      tmpBuffer_Orig = (uint32_t *)hdcmi->pCircularBuffer;
 800576c:	69fb      	ldr	r3, [r7, #28]
 800576e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005770:	617b      	str	r3, [r7, #20]
      temp = (uint32_t) (tmpBuffer_Orig);
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	613b      	str	r3, [r7, #16]
        temp += hdcmi->HalfCopyLength * 4U;
 8005776:	69fb      	ldr	r3, [r7, #28]
 8005778:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800577a:	009b      	lsls	r3, r3, #2
 800577c:	693a      	ldr	r2, [r7, #16]
 800577e:	4413      	add	r3, r2
 8005780:	613b      	str	r3, [r7, #16]
      tmpBuffer_Orig = (uint32_t *) temp;
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	617b      	str	r3, [r7, #20]
      loop_length = hdcmi->HalfCopyLength;
 8005786:	69fb      	ldr	r3, [r7, #28]
 8005788:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800578a:	60fb      	str	r3, [r7, #12]
      hdcmi->pBuffPtr += (uint32_t) loop_length*4U;
 800578c:	69fb      	ldr	r3, [r7, #28]
 800578e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	009b      	lsls	r3, r3, #2
 8005794:	441a      	add	r2, r3
 8005796:	69fb      	ldr	r3, [r7, #28]
 8005798:	641a      	str	r2, [r3, #64]	; 0x40
      hdcmi->XferSize -= hdcmi->HalfCopyLength;
 800579a:	69fb      	ldr	r3, [r7, #28]
 800579c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800579e:	69fb      	ldr	r3, [r7, #28]
 80057a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057a2:	1ad2      	subs	r2, r2, r3
 80057a4:	69fb      	ldr	r3, [r7, #28]
 80057a6:	63da      	str	r2, [r3, #60]	; 0x3c
        if (hdcmi->XferCount == 0)
 80057a8:	69fb      	ldr	r3, [r7, #28]
 80057aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d103      	bne.n	80057b8 <DCMI_DMAXferCplt+0x98>
          hdcmi->XferCount = 0xBEBE;
 80057b0:	69fb      	ldr	r3, [r7, #28]
 80057b2:	f64b 62be 	movw	r2, #48830	; 0xbebe
 80057b6:	639a      	str	r2, [r3, #56]	; 0x38
      if (HAL_DMA_Start_IT(hdcmi->DMAM2M_Handle, (uint32_t) tmpBuffer_Orig, (uint32_t) tmpBuffer_Dest, loop_length) != HAL_OK)
 80057b8:	69fb      	ldr	r3, [r7, #28]
 80057ba:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80057bc:	6979      	ldr	r1, [r7, #20]
 80057be:	69ba      	ldr	r2, [r7, #24]
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f000 f9e7 	bl	8005b94 <HAL_DMA_Start_IT>
 80057c6:	4603      	mov	r3, r0
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d03d      	beq.n	8005848 <DCMI_DMAXferCplt+0x128>
        hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 80057cc:	69fb      	ldr	r3, [r7, #28]
 80057ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057d0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80057d4:	69fb      	ldr	r3, [r7, #28]
 80057d6:	659a      	str	r2, [r3, #88]	; 0x58
        hdcmi->State = HAL_DCMI_STATE_READY;
 80057d8:	69fb      	ldr	r3, [r7, #28]
 80057da:	2201      	movs	r2, #1
 80057dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        __HAL_UNLOCK(hdcmi);
 80057e0:	69fb      	ldr	r3, [r7, #28]
 80057e2:	2200      	movs	r2, #0
 80057e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_DCMI_ErrorCallback(hdcmi);
 80057e8:	69f8      	ldr	r0, [r7, #28]
 80057ea:	f7fd fac9 	bl	8002d80 <HAL_DCMI_ErrorCallback>
}
 80057ee:	e02b      	b.n	8005848 <DCMI_DMAXferCplt+0x128>
    if((hdcmi->Instance->IER & DCMI_IT_FRAME) == 0x0U)
 80057f0:	69fb      	ldr	r3, [r7, #28]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	68db      	ldr	r3, [r3, #12]
 80057f6:	f003 0301 	and.w	r3, r3, #1
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d124      	bne.n	8005848 <DCMI_DMAXferCplt+0x128>
      if(__HAL_DCMI_GET_FLAG(hdcmi, (uint32_t)DCMI_FLAG_FRAMERI) != 0x0UL)
 80057fe:	69fb      	ldr	r3, [r7, #28]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	f003 0301 	and.w	r3, r3, #1
 8005808:	2b00      	cmp	r3, #0
 800580a:	d01d      	beq.n	8005848 <DCMI_DMAXferCplt+0x128>
        __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_FRAMERI);
 800580c:	69fb      	ldr	r3, [r7, #28]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	2201      	movs	r2, #1
 8005812:	615a      	str	r2, [r3, #20]
        if((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8005814:	69fb      	ldr	r3, [r7, #28]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f003 0302 	and.w	r3, r3, #2
 800581e:	2b02      	cmp	r3, #2
 8005820:	d10f      	bne.n	8005842 <DCMI_DMAXferCplt+0x122>
          __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8005822:	69fb      	ldr	r3, [r7, #28]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	68da      	ldr	r2, [r3, #12]
 8005828:	69fb      	ldr	r3, [r7, #28]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f022 021e 	bic.w	r2, r2, #30
 8005830:	60da      	str	r2, [r3, #12]
          hdcmi->State = HAL_DCMI_STATE_READY;
 8005832:	69fb      	ldr	r3, [r7, #28]
 8005834:	2201      	movs	r2, #1
 8005836:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          __HAL_UNLOCK(hdcmi);
 800583a:	69fb      	ldr	r3, [r7, #28]
 800583c:	2200      	movs	r2, #0
 800583e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_DCMI_FrameEventCallback(hdcmi);
 8005842:	69f8      	ldr	r0, [r7, #28]
 8005844:	f7fd fcf8 	bl	8003238 <HAL_DCMI_FrameEventCallback>
}
 8005848:	bf00      	nop
 800584a:	3720      	adds	r7, #32
 800584c:	46bd      	mov	sp, r7
 800584e:	bd80      	pop	{r7, pc}

08005850 <DCMI_DMAHalfXferCplt>:
  *       another DMA transfer to copy the first half of the work buffer
  *       associated to the DCMI handle to the final destination buffer.
  * @retval None
  */
static void DCMI_DMAHalfXferCplt(DMA_HandleTypeDef *hdma)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b086      	sub	sp, #24
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  uint32_t loop_length;     /* transfer length  */
  uint32_t * tmpBuffer_Dest;
  uint32_t * tmpBuffer_Orig;

  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800585c:	617b      	str	r3, [r7, #20]

  if(hdcmi->XferCount != 0U)
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005862:	2b00      	cmp	r3, #0
 8005864:	d03c      	beq.n	80058e0 <DCMI_DMAHalfXferCplt+0x90>
  {
    if (hdcmi->XferCount != 0xBEBE)
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800586a:	f64b 62be 	movw	r2, #48830	; 0xbebe
 800586e:	4293      	cmp	r3, r2
 8005870:	d036      	beq.n	80058e0 <DCMI_DMAHalfXferCplt+0x90>
    {
      /* Manage first half buffer copy in case of big transfer */

      /* Decrement half-copies counter */
      hdcmi->XferCount--;
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005876:	1e5a      	subs	r2, r3, #1
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	639a      	str	r2, [r3, #56]	; 0x38

      /* Point at DCMI final destination */
      tmpBuffer_Dest = (uint32_t *)hdcmi->pBuffPtr;
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005880:	613b      	str	r3, [r7, #16]

      /* Point at DCMI circular buffer start */
      tmpBuffer_Orig = (uint32_t *)hdcmi->pCircularBuffer;
 8005882:	697b      	ldr	r3, [r7, #20]
 8005884:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005886:	60fb      	str	r3, [r7, #12]

      /* copy half the buffer size */
      loop_length = hdcmi->HalfCopyLength;
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800588c:	60bb      	str	r3, [r7, #8]

      /* Save next entry to write at next DMA transfer interruption */
      hdcmi->pBuffPtr += (uint32_t) loop_length*4U;
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	009b      	lsls	r3, r3, #2
 8005896:	441a      	add	r2, r3
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	641a      	str	r2, [r3, #64]	; 0x40
      hdcmi->XferSize -= hdcmi->HalfCopyLength;
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058a0:	697b      	ldr	r3, [r7, #20]
 80058a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058a4:	1ad2      	subs	r2, r2, r3
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Data copy from work buffer to final destination buffer */
      /* Enable the DMA Channel */
      if (HAL_DMA_Start_IT(hdcmi->DMAM2M_Handle, (uint32_t) tmpBuffer_Orig, (uint32_t) tmpBuffer_Dest, loop_length) != HAL_OK)
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80058ae:	68f9      	ldr	r1, [r7, #12]
 80058b0:	693a      	ldr	r2, [r7, #16]
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	f000 f96e 	bl	8005b94 <HAL_DMA_Start_IT>
 80058b8:	4603      	mov	r3, r0
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d010      	beq.n	80058e0 <DCMI_DMAHalfXferCplt+0x90>
      {
        /* Update error code */
        hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058c2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	659a      	str	r2, [r3, #88]	; 0x58

        /* Change DCMI state */
        hdcmi->State = HAL_DCMI_STATE_READY;
 80058ca:	697b      	ldr	r3, [r7, #20]
 80058cc:	2201      	movs	r2, #1
 80058ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdcmi);
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	2200      	movs	r2, #0
 80058d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
        /*Call registered DCMI error callback*/
        hdcmi->ErrorCallback(hdcmi);
#else
        HAL_DCMI_ErrorCallback(hdcmi);
 80058da:	6978      	ldr	r0, [r7, #20]
 80058dc:	f7fd fa50 	bl	8002d80 <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
      }
    }
  }
}
 80058e0:	bf00      	nop
 80058e2:	3718      	adds	r7, #24
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bd80      	pop	{r7, pc}

080058e8 <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b084      	sub	sp, #16
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef* hdcmi = ( DCMI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058f4:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058fa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	659a      	str	r2, [r3, #88]	; 0x58

  /* Change DCMI state */
  hdcmi->State = HAL_DCMI_STATE_READY;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2201      	movs	r2, #1
 8005906:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
  /*Call registered DCMI error callback*/
  hdcmi->ErrorCallback(hdcmi);
#else
  HAL_DCMI_ErrorCallback(hdcmi);
 800590a:	68f8      	ldr	r0, [r7, #12]
 800590c:	f7fd fa38 	bl	8002d80 <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
}
 8005910:	bf00      	nop
 8005912:	3710      	adds	r7, #16
 8005914:	46bd      	mov	sp, r7
 8005916:	bd80      	pop	{r7, pc}

08005918 <DCMI_TransferSize>:
  * @note InputSize MUST be even.
  * @param  InputSize full buffer size (in 32-bit words)
  * @retval Transfer size (in 32-bit words)
  */
static uint32_t DCMI_TransferSize(uint32_t InputSize)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b096      	sub	sp, #88	; 0x58
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  uint32_t j = 1;
 8005920:	2301      	movs	r3, #1
 8005922:	657b      	str	r3, [r7, #84]	; 0x54
  uint32_t temp = InputSize;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	653b      	str	r3, [r7, #80]	; 0x50
  uint32_t aPrime[NPRIME] = {0};
 8005928:	f107 030c 	add.w	r3, r7, #12
 800592c:	2240      	movs	r2, #64	; 0x40
 800592e:	2100      	movs	r1, #0
 8005930:	4618      	mov	r0, r3
 8005932:	f004 fd9d 	bl	800a470 <memset>
  uint32_t output = 2; /* Want a result which is an even number */
 8005936:	2302      	movs	r3, #2
 8005938:	64fb      	str	r3, [r7, #76]	; 0x4c
                               37UL, 41UL, 43UL, 47UL};


  /* Develop InputSize in product of prime numbers */

  while (j < NPRIME)
 800593a:	e02b      	b.n	8005994 <DCMI_TransferSize+0x7c>
  {
    if (temp < PrimeArray[j])
 800593c:	4a38      	ldr	r2, [pc, #224]	; (8005a20 <DCMI_TransferSize+0x108>)
 800593e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005940:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005944:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005946:	429a      	cmp	r2, r3
 8005948:	d328      	bcc.n	800599c <DCMI_TransferSize+0x84>
    {
      break;
    }
    while ((temp % PrimeArray[j]) == 0U)
 800594a:	e014      	b.n	8005976 <DCMI_TransferSize+0x5e>
    {
      aPrime[j]++;
 800594c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800594e:	009b      	lsls	r3, r3, #2
 8005950:	3358      	adds	r3, #88	; 0x58
 8005952:	443b      	add	r3, r7
 8005954:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 8005958:	1c5a      	adds	r2, r3, #1
 800595a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800595c:	009b      	lsls	r3, r3, #2
 800595e:	3358      	adds	r3, #88	; 0x58
 8005960:	443b      	add	r3, r7
 8005962:	f843 2c4c 	str.w	r2, [r3, #-76]
      temp /= PrimeArray[j];
 8005966:	4a2e      	ldr	r2, [pc, #184]	; (8005a20 <DCMI_TransferSize+0x108>)
 8005968:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800596a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800596e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005970:	fbb2 f3f3 	udiv	r3, r2, r3
 8005974:	653b      	str	r3, [r7, #80]	; 0x50
    while ((temp % PrimeArray[j]) == 0U)
 8005976:	4a2a      	ldr	r2, [pc, #168]	; (8005a20 <DCMI_TransferSize+0x108>)
 8005978:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800597a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800597e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005980:	fbb3 f1f2 	udiv	r1, r3, r2
 8005984:	fb01 f202 	mul.w	r2, r1, r2
 8005988:	1a9b      	subs	r3, r3, r2
 800598a:	2b00      	cmp	r3, #0
 800598c:	d0de      	beq.n	800594c <DCMI_TransferSize+0x34>
    }
    j++;
 800598e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005990:	3301      	adds	r3, #1
 8005992:	657b      	str	r3, [r7, #84]	; 0x54
  while (j < NPRIME)
 8005994:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005996:	2b0f      	cmp	r3, #15
 8005998:	d9d0      	bls.n	800593c <DCMI_TransferSize+0x24>
 800599a:	e000      	b.n	800599e <DCMI_TransferSize+0x86>
      break;
 800599c:	bf00      	nop
  }

  /*  Search for the biggest even divisor less or equal to 0xFFFE = 65534 */
  aPrime[1] -= 1U; /* output is initialized to 2, so don't count divider 2 twice */
 800599e:	693b      	ldr	r3, [r7, #16]
 80059a0:	3b01      	subs	r3, #1
 80059a2:	613b      	str	r3, [r7, #16]

   /*  The algorithm below yields a sub-optimal solution
       but in an acceptable time.  */
    j =  NPRIME-1U;
 80059a4:	230f      	movs	r3, #15
 80059a6:	657b      	str	r3, [r7, #84]	; 0x54
  while ((j > 0U) &&  (output <= 0xFFFEU))
 80059a8:	e02c      	b.n	8005a04 <DCMI_TransferSize+0xec>
  {
    while (aPrime[j] > 0U)
    {
      if ((output * PrimeArray[j]) > 0xFFFEU)
 80059aa:	4a1d      	ldr	r2, [pc, #116]	; (8005a20 <DCMI_TransferSize+0x108>)
 80059ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80059ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059b2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80059b4:	fb02 f303 	mul.w	r3, r2, r3
 80059b8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80059bc:	4293      	cmp	r3, r2
 80059be:	d81d      	bhi.n	80059fc <DCMI_TransferSize+0xe4>
      {
        break;
      }
      else
      {
        output *= PrimeArray[j];
 80059c0:	4a17      	ldr	r2, [pc, #92]	; (8005a20 <DCMI_TransferSize+0x108>)
 80059c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80059c4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80059c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059ca:	fb02 f303 	mul.w	r3, r2, r3
 80059ce:	64fb      	str	r3, [r7, #76]	; 0x4c
        aPrime[j]--;
 80059d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80059d2:	009b      	lsls	r3, r3, #2
 80059d4:	3358      	adds	r3, #88	; 0x58
 80059d6:	443b      	add	r3, r7
 80059d8:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 80059dc:	1e5a      	subs	r2, r3, #1
 80059de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80059e0:	009b      	lsls	r3, r3, #2
 80059e2:	3358      	adds	r3, #88	; 0x58
 80059e4:	443b      	add	r3, r7
 80059e6:	f843 2c4c 	str.w	r2, [r3, #-76]
    while (aPrime[j] > 0U)
 80059ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80059ec:	009b      	lsls	r3, r3, #2
 80059ee:	3358      	adds	r3, #88	; 0x58
 80059f0:	443b      	add	r3, r7
 80059f2:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d1d7      	bne.n	80059aa <DCMI_TransferSize+0x92>
 80059fa:	e000      	b.n	80059fe <DCMI_TransferSize+0xe6>
        break;
 80059fc:	bf00      	nop
      }
    }
    j--;
 80059fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a00:	3b01      	subs	r3, #1
 8005a02:	657b      	str	r3, [r7, #84]	; 0x54
  while ((j > 0U) &&  (output <= 0xFFFEU))
 8005a04:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d004      	beq.n	8005a14 <DCMI_TransferSize+0xfc>
 8005a0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a0c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d9ea      	bls.n	80059ea <DCMI_TransferSize+0xd2>
  }



  return output;
 8005a14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8005a16:	4618      	mov	r0, r3
 8005a18:	3758      	adds	r7, #88	; 0x58
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bd80      	pop	{r7, pc}
 8005a1e:	bf00      	nop
 8005a20:	0800dcdc 	.word	0x0800dcdc

08005a24 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005a24:	b480      	push	{r7}
 8005a26:	b085      	sub	sp, #20
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d101      	bne.n	8005a36 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	e098      	b.n	8005b68 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	4b4d      	ldr	r3, [pc, #308]	; (8005b74 <HAL_DMA_Init+0x150>)
 8005a3e:	429a      	cmp	r2, r3
 8005a40:	d80f      	bhi.n	8005a62 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	461a      	mov	r2, r3
 8005a48:	4b4b      	ldr	r3, [pc, #300]	; (8005b78 <HAL_DMA_Init+0x154>)
 8005a4a:	4413      	add	r3, r2
 8005a4c:	4a4b      	ldr	r2, [pc, #300]	; (8005b7c <HAL_DMA_Init+0x158>)
 8005a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8005a52:	091b      	lsrs	r3, r3, #4
 8005a54:	009a      	lsls	r2, r3, #2
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a48      	ldr	r2, [pc, #288]	; (8005b80 <HAL_DMA_Init+0x15c>)
 8005a5e:	641a      	str	r2, [r3, #64]	; 0x40
 8005a60:	e00e      	b.n	8005a80 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	461a      	mov	r2, r3
 8005a68:	4b46      	ldr	r3, [pc, #280]	; (8005b84 <HAL_DMA_Init+0x160>)
 8005a6a:	4413      	add	r3, r2
 8005a6c:	4a43      	ldr	r2, [pc, #268]	; (8005b7c <HAL_DMA_Init+0x158>)
 8005a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8005a72:	091b      	lsrs	r3, r3, #4
 8005a74:	009a      	lsls	r2, r3, #2
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	4a42      	ldr	r2, [pc, #264]	; (8005b88 <HAL_DMA_Init+0x164>)
 8005a7e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2202      	movs	r2, #2
 8005a84:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005a96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a9a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005aa4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	691b      	ldr	r3, [r3, #16]
 8005aaa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005ab0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	699b      	ldr	r3, [r3, #24]
 8005ab6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005abc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6a1b      	ldr	r3, [r3, #32]
 8005ac2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005ac4:	68fa      	ldr	r2, [r7, #12]
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	68fa      	ldr	r2, [r7, #12]
 8005ad0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005ada:	d039      	beq.n	8005b50 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae0:	4a27      	ldr	r2, [pc, #156]	; (8005b80 <HAL_DMA_Init+0x15c>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d11a      	bne.n	8005b1c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005ae6:	4b29      	ldr	r3, [pc, #164]	; (8005b8c <HAL_DMA_Init+0x168>)
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aee:	f003 031c 	and.w	r3, r3, #28
 8005af2:	210f      	movs	r1, #15
 8005af4:	fa01 f303 	lsl.w	r3, r1, r3
 8005af8:	43db      	mvns	r3, r3
 8005afa:	4924      	ldr	r1, [pc, #144]	; (8005b8c <HAL_DMA_Init+0x168>)
 8005afc:	4013      	ands	r3, r2
 8005afe:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005b00:	4b22      	ldr	r3, [pc, #136]	; (8005b8c <HAL_DMA_Init+0x168>)
 8005b02:	681a      	ldr	r2, [r3, #0]
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6859      	ldr	r1, [r3, #4]
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b0c:	f003 031c 	and.w	r3, r3, #28
 8005b10:	fa01 f303 	lsl.w	r3, r1, r3
 8005b14:	491d      	ldr	r1, [pc, #116]	; (8005b8c <HAL_DMA_Init+0x168>)
 8005b16:	4313      	orrs	r3, r2
 8005b18:	600b      	str	r3, [r1, #0]
 8005b1a:	e019      	b.n	8005b50 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005b1c:	4b1c      	ldr	r3, [pc, #112]	; (8005b90 <HAL_DMA_Init+0x16c>)
 8005b1e:	681a      	ldr	r2, [r3, #0]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b24:	f003 031c 	and.w	r3, r3, #28
 8005b28:	210f      	movs	r1, #15
 8005b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8005b2e:	43db      	mvns	r3, r3
 8005b30:	4917      	ldr	r1, [pc, #92]	; (8005b90 <HAL_DMA_Init+0x16c>)
 8005b32:	4013      	ands	r3, r2
 8005b34:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005b36:	4b16      	ldr	r3, [pc, #88]	; (8005b90 <HAL_DMA_Init+0x16c>)
 8005b38:	681a      	ldr	r2, [r3, #0]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6859      	ldr	r1, [r3, #4]
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b42:	f003 031c 	and.w	r3, r3, #28
 8005b46:	fa01 f303 	lsl.w	r3, r1, r3
 8005b4a:	4911      	ldr	r1, [pc, #68]	; (8005b90 <HAL_DMA_Init+0x16c>)
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2200      	movs	r2, #0
 8005b54:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2201      	movs	r2, #1
 8005b5a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2200      	movs	r2, #0
 8005b62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005b66:	2300      	movs	r3, #0
}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	3714      	adds	r7, #20
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b72:	4770      	bx	lr
 8005b74:	40020407 	.word	0x40020407
 8005b78:	bffdfff8 	.word	0xbffdfff8
 8005b7c:	cccccccd 	.word	0xcccccccd
 8005b80:	40020000 	.word	0x40020000
 8005b84:	bffdfbf8 	.word	0xbffdfbf8
 8005b88:	40020400 	.word	0x40020400
 8005b8c:	400200a8 	.word	0x400200a8
 8005b90:	400204a8 	.word	0x400204a8

08005b94 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b086      	sub	sp, #24
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	60f8      	str	r0, [r7, #12]
 8005b9c:	60b9      	str	r1, [r7, #8]
 8005b9e:	607a      	str	r2, [r7, #4]
 8005ba0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005bac:	2b01      	cmp	r3, #1
 8005bae:	d101      	bne.n	8005bb4 <HAL_DMA_Start_IT+0x20>
 8005bb0:	2302      	movs	r3, #2
 8005bb2:	e04b      	b.n	8005c4c <HAL_DMA_Start_IT+0xb8>
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005bc2:	b2db      	uxtb	r3, r3
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	d13a      	bne.n	8005c3e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2202      	movs	r2, #2
 8005bcc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	681a      	ldr	r2, [r3, #0]
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f022 0201 	bic.w	r2, r2, #1
 8005be4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	687a      	ldr	r2, [r7, #4]
 8005bea:	68b9      	ldr	r1, [r7, #8]
 8005bec:	68f8      	ldr	r0, [r7, #12]
 8005bee:	f000 f95f 	bl	8005eb0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d008      	beq.n	8005c0c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	681a      	ldr	r2, [r3, #0]
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f042 020e 	orr.w	r2, r2, #14
 8005c08:	601a      	str	r2, [r3, #0]
 8005c0a:	e00f      	b.n	8005c2c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f022 0204 	bic.w	r2, r2, #4
 8005c1a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f042 020a 	orr.w	r2, r2, #10
 8005c2a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681a      	ldr	r2, [r3, #0]
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f042 0201 	orr.w	r2, r2, #1
 8005c3a:	601a      	str	r2, [r3, #0]
 8005c3c:	e005      	b.n	8005c4a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	2200      	movs	r2, #0
 8005c42:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005c46:	2302      	movs	r3, #2
 8005c48:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005c4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c4c:	4618      	mov	r0, r3
 8005c4e:	3718      	adds	r7, #24
 8005c50:	46bd      	mov	sp, r7
 8005c52:	bd80      	pop	{r7, pc}

08005c54 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005c54:	b480      	push	{r7}
 8005c56:	b085      	sub	sp, #20
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c5c:	2300      	movs	r3, #0
 8005c5e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005c66:	b2db      	uxtb	r3, r3
 8005c68:	2b02      	cmp	r3, #2
 8005c6a:	d008      	beq.n	8005c7e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2204      	movs	r2, #4
 8005c70:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2200      	movs	r2, #0
 8005c76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	e022      	b.n	8005cc4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	681a      	ldr	r2, [r3, #0]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f022 020e 	bic.w	r2, r2, #14
 8005c8c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	681a      	ldr	r2, [r3, #0]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f022 0201 	bic.w	r2, r2, #1
 8005c9c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ca2:	f003 021c 	and.w	r2, r3, #28
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005caa:	2101      	movs	r1, #1
 8005cac:	fa01 f202 	lsl.w	r2, r1, r2
 8005cb0:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8005cc2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	3714      	adds	r7, #20
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cce:	4770      	bx	lr

08005cd0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b084      	sub	sp, #16
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005cd8:	2300      	movs	r3, #0
 8005cda:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005ce2:	b2db      	uxtb	r3, r3
 8005ce4:	2b02      	cmp	r3, #2
 8005ce6:	d005      	beq.n	8005cf4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2204      	movs	r2, #4
 8005cec:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	73fb      	strb	r3, [r7, #15]
 8005cf2:	e029      	b.n	8005d48 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	681a      	ldr	r2, [r3, #0]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f022 020e 	bic.w	r2, r2, #14
 8005d02:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f022 0201 	bic.w	r2, r2, #1
 8005d12:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d18:	f003 021c 	and.w	r2, r3, #28
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d20:	2101      	movs	r1, #1
 8005d22:	fa01 f202 	lsl.w	r2, r1, r2
 8005d26:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2200      	movs	r2, #0
 8005d34:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d003      	beq.n	8005d48 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d44:	6878      	ldr	r0, [r7, #4]
 8005d46:	4798      	blx	r3
    }
  }
  return status;
 8005d48:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	3710      	adds	r7, #16
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}

08005d52 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005d52:	b580      	push	{r7, lr}
 8005d54:	b084      	sub	sp, #16
 8005d56:	af00      	add	r7, sp, #0
 8005d58:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d6e:	f003 031c 	and.w	r3, r3, #28
 8005d72:	2204      	movs	r2, #4
 8005d74:	409a      	lsls	r2, r3
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	4013      	ands	r3, r2
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d026      	beq.n	8005dcc <HAL_DMA_IRQHandler+0x7a>
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	f003 0304 	and.w	r3, r3, #4
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d021      	beq.n	8005dcc <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f003 0320 	and.w	r3, r3, #32
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d107      	bne.n	8005da6 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	681a      	ldr	r2, [r3, #0]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f022 0204 	bic.w	r2, r2, #4
 8005da4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005daa:	f003 021c 	and.w	r2, r3, #28
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005db2:	2104      	movs	r1, #4
 8005db4:	fa01 f202 	lsl.w	r2, r1, r2
 8005db8:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d071      	beq.n	8005ea6 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8005dca:	e06c      	b.n	8005ea6 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dd0:	f003 031c 	and.w	r3, r3, #28
 8005dd4:	2202      	movs	r2, #2
 8005dd6:	409a      	lsls	r2, r3
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	4013      	ands	r3, r2
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d02e      	beq.n	8005e3e <HAL_DMA_IRQHandler+0xec>
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	f003 0302 	and.w	r3, r3, #2
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d029      	beq.n	8005e3e <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f003 0320 	and.w	r3, r3, #32
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d10b      	bne.n	8005e10 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f022 020a 	bic.w	r2, r2, #10
 8005e06:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e14:	f003 021c 	and.w	r2, r3, #28
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e1c:	2102      	movs	r1, #2
 8005e1e:	fa01 f202 	lsl.w	r2, r1, r2
 8005e22:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2200      	movs	r2, #0
 8005e28:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d038      	beq.n	8005ea6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e38:	6878      	ldr	r0, [r7, #4]
 8005e3a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8005e3c:	e033      	b.n	8005ea6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e42:	f003 031c 	and.w	r3, r3, #28
 8005e46:	2208      	movs	r2, #8
 8005e48:	409a      	lsls	r2, r3
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	4013      	ands	r3, r2
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d02a      	beq.n	8005ea8 <HAL_DMA_IRQHandler+0x156>
 8005e52:	68bb      	ldr	r3, [r7, #8]
 8005e54:	f003 0308 	and.w	r3, r3, #8
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d025      	beq.n	8005ea8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	681a      	ldr	r2, [r3, #0]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f022 020e 	bic.w	r2, r2, #14
 8005e6a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e70:	f003 021c 	and.w	r2, r3, #28
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e78:	2101      	movs	r1, #1
 8005e7a:	fa01 f202 	lsl.w	r2, r1, r2
 8005e7e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2201      	movs	r2, #1
 8005e84:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2201      	movs	r2, #1
 8005e8a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d004      	beq.n	8005ea8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005ea6:	bf00      	nop
 8005ea8:	bf00      	nop
}
 8005eaa:	3710      	adds	r7, #16
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bd80      	pop	{r7, pc}

08005eb0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b085      	sub	sp, #20
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	60f8      	str	r0, [r7, #12]
 8005eb8:	60b9      	str	r1, [r7, #8]
 8005eba:	607a      	str	r2, [r7, #4]
 8005ebc:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ec2:	f003 021c 	and.w	r2, r3, #28
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eca:	2101      	movs	r1, #1
 8005ecc:	fa01 f202 	lsl.w	r2, r1, r2
 8005ed0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	683a      	ldr	r2, [r7, #0]
 8005ed8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	689b      	ldr	r3, [r3, #8]
 8005ede:	2b10      	cmp	r3, #16
 8005ee0:	d108      	bne.n	8005ef4 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	687a      	ldr	r2, [r7, #4]
 8005ee8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	68ba      	ldr	r2, [r7, #8]
 8005ef0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005ef2:	e007      	b.n	8005f04 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	68ba      	ldr	r2, [r7, #8]
 8005efa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	687a      	ldr	r2, [r7, #4]
 8005f02:	60da      	str	r2, [r3, #12]
}
 8005f04:	bf00      	nop
 8005f06:	3714      	adds	r7, #20
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0e:	4770      	bx	lr

08005f10 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b082      	sub	sp, #8
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d101      	bne.n	8005f22 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	e04b      	b.n	8005fba <HAL_DMA2D_Init+0xaa>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005f28:	b2db      	uxtb	r3, r3
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d106      	bne.n	8005f3c <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2200      	movs	r2, #0
 8005f32:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f7fe fcb8 	bl	80048ac <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2202      	movs	r2, #2
 8005f40:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* DMA2D CR register configuration -------------------------------------------*/
#if defined(DMA2D_LINE_OFFSET_MODE_SUPPORT)
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
#else
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	685a      	ldr	r2, [r3, #4]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	430a      	orrs	r2, r1
 8005f58:	601a      	str	r2, [r3, #0]
  /* DMA2D OPFCCR register configuration ---------------------------------------*/
#if defined(DMA2D_OUTPUT_TWO_BY_TWO_SWAP_SUPPORT)
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
             hdma2d->Init.ColorMode | hdma2d->Init.BytesSwap);
#else
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f60:	f023 0107 	bic.w	r1, r3, #7
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	689a      	ldr	r2, [r3, #8]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	430a      	orrs	r2, r1
 8005f6e:	635a      	str	r2, [r3, #52]	; 0x34
#endif /* DMA2D_OUTPUT_TWO_BY_TWO_SWAP_SUPPORT */

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f76:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8005f7a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005f7e:	687a      	ldr	r2, [r7, #4]
 8005f80:	68d1      	ldr	r1, [r2, #12]
 8005f82:	687a      	ldr	r2, [r7, #4]
 8005f84:	6812      	ldr	r2, [r2, #0]
 8005f86:	430b      	orrs	r3, r1
 8005f88:	6413      	str	r3, [r2, #64]	; 0x40
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f90:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	691b      	ldr	r3, [r3, #16]
 8005f98:	051a      	lsls	r2, r3, #20
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	695b      	ldr	r3, [r3, #20]
 8005f9e:	055b      	lsls	r3, r3, #21
 8005fa0:	431a      	orrs	r2, r3
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	430a      	orrs	r2, r1
 8005fa8:	635a      	str	r2, [r3, #52]	; 0x34
             ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | \
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	2200      	movs	r2, #0
 8005fae:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005fb8:	2300      	movs	r3, #0
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	3708      	adds	r7, #8
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bd80      	pop	{r7, pc}

08005fc2 <HAL_DMA2D_Start_IT>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start_IT(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                     uint32_t Height)
{
 8005fc2:	b580      	push	{r7, lr}
 8005fc4:	b086      	sub	sp, #24
 8005fc6:	af02      	add	r7, sp, #8
 8005fc8:	60f8      	str	r0, [r7, #12]
 8005fca:	60b9      	str	r1, [r7, #8]
 8005fcc:	607a      	str	r2, [r7, #4]
 8005fce:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005fd6:	2b01      	cmp	r3, #1
 8005fd8:	d101      	bne.n	8005fde <HAL_DMA2D_Start_IT+0x1c>
 8005fda:	2302      	movs	r3, #2
 8005fdc:	e020      	b.n	8006020 <HAL_DMA2D_Start_IT+0x5e>
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2201      	movs	r2, #1
 8005fe2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2202      	movs	r2, #2
 8005fea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8005fee:	69bb      	ldr	r3, [r7, #24]
 8005ff0:	9300      	str	r3, [sp, #0]
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	687a      	ldr	r2, [r7, #4]
 8005ff6:	68b9      	ldr	r1, [r7, #8]
 8005ff8:	68f8      	ldr	r0, [r7, #12]
 8005ffa:	f000 f9c3 	bl	8006384 <DMA2D_SetConfig>

  /* Enable the transfer complete, transfer error and configuration error interrupts */
  __HAL_DMA2D_ENABLE_IT(hdma2d, DMA2D_IT_TC | DMA2D_IT_TE | DMA2D_IT_CE);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681a      	ldr	r2, [r3, #0]
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f442 520c 	orr.w	r2, r2, #8960	; 0x2300
 800600c:	601a      	str	r2, [r3, #0]

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f042 0201 	orr.w	r2, r2, #1
 800601c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800601e:	2300      	movs	r3, #0
}
 8006020:	4618      	mov	r0, r3
 8006022:	3710      	adds	r7, #16
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}

08006028 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b084      	sub	sp, #16
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	f003 0301 	and.w	r3, r3, #1
 8006046:	2b00      	cmp	r3, #0
 8006048:	d026      	beq.n	8006098 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006050:	2b00      	cmp	r3, #0
 8006052:	d021      	beq.n	8006098 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	681a      	ldr	r2, [r3, #0]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006062:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006068:	f043 0201 	orr.w	r2, r3, #1
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	2201      	movs	r2, #1
 8006076:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2204      	movs	r2, #4
 800607c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2200      	movs	r2, #0
 8006084:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      if (hdma2d->XferErrorCallback != NULL)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	69db      	ldr	r3, [r3, #28]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d003      	beq.n	8006098 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	69db      	ldr	r3, [r3, #28]
 8006094:	6878      	ldr	r0, [r7, #4]
 8006096:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f003 0320 	and.w	r3, r3, #32
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d026      	beq.n	80060f0 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d021      	beq.n	80060f0 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	681a      	ldr	r2, [r3, #0]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80060ba:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	2220      	movs	r2, #32
 80060c2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060c8:	f043 0202 	orr.w	r2, r3, #2
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2204      	movs	r2, #4
 80060d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2200      	movs	r2, #0
 80060dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      if (hdma2d->XferErrorCallback != NULL)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	69db      	ldr	r3, [r3, #28]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d003      	beq.n	80060f0 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	69db      	ldr	r3, [r3, #28]
 80060ec:	6878      	ldr	r0, [r7, #4]
 80060ee:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	f003 0308 	and.w	r3, r3, #8
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d026      	beq.n	8006148 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006100:	2b00      	cmp	r3, #0
 8006102:	d021      	beq.n	8006148 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	681a      	ldr	r2, [r3, #0]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006112:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	2208      	movs	r2, #8
 800611a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006120:	f043 0204 	orr.w	r2, r3, #4
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2204      	movs	r2, #4
 800612c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2200      	movs	r2, #0
 8006134:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      if (hdma2d->XferErrorCallback != NULL)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	69db      	ldr	r3, [r3, #28]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d003      	beq.n	8006148 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	69db      	ldr	r3, [r3, #28]
 8006144:	6878      	ldr	r0, [r7, #4]
 8006146:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	f003 0304 	and.w	r3, r3, #4
 800614e:	2b00      	cmp	r3, #0
 8006150:	d013      	beq.n	800617a <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006158:	2b00      	cmp	r3, #0
 800615a:	d00e      	beq.n	800617a <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800616a:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	2204      	movs	r2, #4
 8006172:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8006174:	6878      	ldr	r0, [r7, #4]
 8006176:	f000 f853 	bl	8006220 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	f003 0302 	and.w	r3, r3, #2
 8006180:	2b00      	cmp	r3, #0
 8006182:	d024      	beq.n	80061ce <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8006184:	68bb      	ldr	r3, [r7, #8]
 8006186:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800618a:	2b00      	cmp	r3, #0
 800618c:	d01f      	beq.n	80061ce <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	681a      	ldr	r2, [r3, #0]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800619c:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	2202      	movs	r2, #2
 80061a4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2201      	movs	r2, #1
 80061b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2200      	movs	r2, #0
 80061ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      if (hdma2d->XferCpltCallback != NULL)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	699b      	ldr	r3, [r3, #24]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d003      	beq.n	80061ce <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	699b      	ldr	r3, [r3, #24]
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	f003 0310 	and.w	r3, r3, #16
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d01f      	beq.n	8006218 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d01a      	beq.n	8006218 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	681a      	ldr	r2, [r3, #0]
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80061f0:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	2210      	movs	r2, #16
 80061f8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2201      	movs	r2, #1
 8006206:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2200      	movs	r2, #0
 800620e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8006212:	6878      	ldr	r0, [r7, #4]
 8006214:	f000 f80e 	bl	8006234 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8006218:	bf00      	nop
 800621a:	3710      	adds	r7, #16
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}

08006220 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8006220:	b480      	push	{r7}
 8006222:	b083      	sub	sp, #12
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8006228:	bf00      	nop
 800622a:	370c      	adds	r7, #12
 800622c:	46bd      	mov	sp, r7
 800622e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006232:	4770      	bx	lr

08006234 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8006234:	b480      	push	{r7}
 8006236:	b083      	sub	sp, #12
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 800623c:	bf00      	nop
 800623e:	370c      	adds	r7, #12
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr

08006248 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8006248:	b480      	push	{r7}
 800624a:	b087      	sub	sp, #28
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
 8006250:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  }
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006260:	2b01      	cmp	r3, #1
 8006262:	d101      	bne.n	8006268 <HAL_DMA2D_ConfigLayer+0x20>
 8006264:	2302      	movs	r3, #2
 8006266:	e084      	b.n	8006372 <HAL_DMA2D_ConfigLayer+0x12a>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2201      	movs	r2, #1
 800626c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2202      	movs	r2, #2
 8006274:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8006278:	683a      	ldr	r2, [r7, #0]
 800627a:	4613      	mov	r3, r2
 800627c:	005b      	lsls	r3, r3, #1
 800627e:	4413      	add	r3, r2
 8006280:	00db      	lsls	r3, r3, #3
 8006282:	3320      	adds	r3, #32
 8006284:	687a      	ldr	r2, [r7, #4]
 8006286:	4413      	add	r3, r2
 8006288:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	685a      	ldr	r2, [r3, #4]
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	689b      	ldr	r3, [r3, #8]
 8006292:	041b      	lsls	r3, r3, #16
 8006294:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	691b      	ldr	r3, [r3, #16]
 800629a:	051b      	lsls	r3, r3, #20
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 800629c:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	695b      	ldr	r3, [r3, #20]
 80062a2:	055b      	lsls	r3, r3, #21
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 80062a4:	4313      	orrs	r3, r2
 80062a6:	617b      	str	r3, [r7, #20]
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
 80062a8:	4b35      	ldr	r3, [pc, #212]	; (8006380 <HAL_DMA2D_ConfigLayer+0x138>)
 80062aa:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80062ac:	693b      	ldr	r3, [r7, #16]
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	2b0a      	cmp	r3, #10
 80062b2:	d003      	beq.n	80062bc <HAL_DMA2D_ConfigLayer+0x74>
 80062b4:	693b      	ldr	r3, [r7, #16]
 80062b6:	685b      	ldr	r3, [r3, #4]
 80062b8:	2b09      	cmp	r3, #9
 80062ba:	d107      	bne.n	80062cc <HAL_DMA2D_ConfigLayer+0x84>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80062bc:	693b      	ldr	r3, [r7, #16]
 80062be:	68db      	ldr	r3, [r3, #12]
 80062c0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80062c4:	697a      	ldr	r2, [r7, #20]
 80062c6:	4313      	orrs	r3, r2
 80062c8:	617b      	str	r3, [r7, #20]
 80062ca:	e005      	b.n	80062d8 <HAL_DMA2D_ConfigLayer+0x90>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	68db      	ldr	r3, [r3, #12]
 80062d0:	061b      	lsls	r3, r3, #24
 80062d2:	697a      	ldr	r2, [r7, #20]
 80062d4:	4313      	orrs	r3, r2
 80062d6:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d120      	bne.n	8006320 <HAL_DMA2D_ConfigLayer+0xd8>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	43db      	mvns	r3, r3
 80062e8:	ea02 0103 	and.w	r1, r2, r3
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	697a      	ldr	r2, [r7, #20]
 80062f2:	430a      	orrs	r2, r1
 80062f4:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	693a      	ldr	r2, [r7, #16]
 80062fc:	6812      	ldr	r2, [r2, #0]
 80062fe:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006300:	693b      	ldr	r3, [r7, #16]
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	2b0a      	cmp	r3, #10
 8006306:	d003      	beq.n	8006310 <HAL_DMA2D_ConfigLayer+0xc8>
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	685b      	ldr	r3, [r3, #4]
 800630c:	2b09      	cmp	r3, #9
 800630e:	d127      	bne.n	8006360 <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8006310:	693b      	ldr	r3, [r7, #16]
 8006312:	68da      	ldr	r2, [r3, #12]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800631c:	629a      	str	r2, [r3, #40]	; 0x28
 800631e:	e01f      	b.n	8006360 <HAL_DMA2D_ConfigLayer+0x118>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	69da      	ldr	r2, [r3, #28]
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	43db      	mvns	r3, r3
 800632a:	ea02 0103 	and.w	r1, r2, r3
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	697a      	ldr	r2, [r7, #20]
 8006334:	430a      	orrs	r2, r1
 8006336:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	693a      	ldr	r2, [r7, #16]
 800633e:	6812      	ldr	r2, [r2, #0]
 8006340:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006342:	693b      	ldr	r3, [r7, #16]
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	2b0a      	cmp	r3, #10
 8006348:	d003      	beq.n	8006352 <HAL_DMA2D_ConfigLayer+0x10a>
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	685b      	ldr	r3, [r3, #4]
 800634e:	2b09      	cmp	r3, #9
 8006350:	d106      	bne.n	8006360 <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8006352:	693b      	ldr	r3, [r7, #16]
 8006354:	68da      	ldr	r2, [r3, #12]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800635e:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2201      	movs	r2, #1
 8006364:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2200      	movs	r2, #0
 800636c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8006370:	2300      	movs	r3, #0
}
 8006372:	4618      	mov	r0, r3
 8006374:	371c      	adds	r7, #28
 8006376:	46bd      	mov	sp, r7
 8006378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637c:	4770      	bx	lr
 800637e:	bf00      	nop
 8006380:	ff33000f 	.word	0xff33000f

08006384 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8006384:	b480      	push	{r7}
 8006386:	b08b      	sub	sp, #44	; 0x2c
 8006388:	af00      	add	r7, sp, #0
 800638a:	60f8      	str	r0, [r7, #12]
 800638c:	60b9      	str	r1, [r7, #8]
 800638e:	607a      	str	r2, [r7, #4]
 8006390:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006398:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	041a      	lsls	r2, r3, #16
 80063a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063a2:	431a      	orrs	r2, r3
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	430a      	orrs	r2, r1
 80063aa:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	687a      	ldr	r2, [r7, #4]
 80063b2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	685b      	ldr	r3, [r3, #4]
 80063b8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80063bc:	d174      	bne.n	80064a8 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80063c4:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80063cc:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80063d4:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	b2db      	uxtb	r3, r3
 80063da:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	689b      	ldr	r3, [r3, #8]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d108      	bne.n	80063f6 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 80063e4:	69ba      	ldr	r2, [r7, #24]
 80063e6:	69fb      	ldr	r3, [r7, #28]
 80063e8:	431a      	orrs	r2, r3
 80063ea:	6a3b      	ldr	r3, [r7, #32]
 80063ec:	4313      	orrs	r3, r2
 80063ee:	697a      	ldr	r2, [r7, #20]
 80063f0:	4313      	orrs	r3, r2
 80063f2:	627b      	str	r3, [r7, #36]	; 0x24
 80063f4:	e053      	b.n	800649e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	689b      	ldr	r3, [r3, #8]
 80063fa:	2b01      	cmp	r3, #1
 80063fc:	d106      	bne.n	800640c <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 80063fe:	69ba      	ldr	r2, [r7, #24]
 8006400:	69fb      	ldr	r3, [r7, #28]
 8006402:	4313      	orrs	r3, r2
 8006404:	697a      	ldr	r2, [r7, #20]
 8006406:	4313      	orrs	r3, r2
 8006408:	627b      	str	r3, [r7, #36]	; 0x24
 800640a:	e048      	b.n	800649e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	689b      	ldr	r3, [r3, #8]
 8006410:	2b02      	cmp	r3, #2
 8006412:	d111      	bne.n	8006438 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8006414:	69fb      	ldr	r3, [r7, #28]
 8006416:	0cdb      	lsrs	r3, r3, #19
 8006418:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 800641a:	69bb      	ldr	r3, [r7, #24]
 800641c:	0a9b      	lsrs	r3, r3, #10
 800641e:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	08db      	lsrs	r3, r3, #3
 8006424:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8006426:	69bb      	ldr	r3, [r7, #24]
 8006428:	015a      	lsls	r2, r3, #5
 800642a:	69fb      	ldr	r3, [r7, #28]
 800642c:	02db      	lsls	r3, r3, #11
 800642e:	4313      	orrs	r3, r2
 8006430:	697a      	ldr	r2, [r7, #20]
 8006432:	4313      	orrs	r3, r2
 8006434:	627b      	str	r3, [r7, #36]	; 0x24
 8006436:	e032      	b.n	800649e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	2b03      	cmp	r3, #3
 800643e:	d117      	bne.n	8006470 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8006440:	6a3b      	ldr	r3, [r7, #32]
 8006442:	0fdb      	lsrs	r3, r3, #31
 8006444:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8006446:	69fb      	ldr	r3, [r7, #28]
 8006448:	0cdb      	lsrs	r3, r3, #19
 800644a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 800644c:	69bb      	ldr	r3, [r7, #24]
 800644e:	0adb      	lsrs	r3, r3, #11
 8006450:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	08db      	lsrs	r3, r3, #3
 8006456:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8006458:	69bb      	ldr	r3, [r7, #24]
 800645a:	015a      	lsls	r2, r3, #5
 800645c:	69fb      	ldr	r3, [r7, #28]
 800645e:	029b      	lsls	r3, r3, #10
 8006460:	431a      	orrs	r2, r3
 8006462:	6a3b      	ldr	r3, [r7, #32]
 8006464:	03db      	lsls	r3, r3, #15
 8006466:	4313      	orrs	r3, r2
 8006468:	697a      	ldr	r2, [r7, #20]
 800646a:	4313      	orrs	r3, r2
 800646c:	627b      	str	r3, [r7, #36]	; 0x24
 800646e:	e016      	b.n	800649e <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8006470:	6a3b      	ldr	r3, [r7, #32]
 8006472:	0f1b      	lsrs	r3, r3, #28
 8006474:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8006476:	69fb      	ldr	r3, [r7, #28]
 8006478:	0d1b      	lsrs	r3, r3, #20
 800647a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 800647c:	69bb      	ldr	r3, [r7, #24]
 800647e:	0b1b      	lsrs	r3, r3, #12
 8006480:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	091b      	lsrs	r3, r3, #4
 8006486:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8006488:	69bb      	ldr	r3, [r7, #24]
 800648a:	011a      	lsls	r2, r3, #4
 800648c:	69fb      	ldr	r3, [r7, #28]
 800648e:	021b      	lsls	r3, r3, #8
 8006490:	431a      	orrs	r2, r3
 8006492:	6a3b      	ldr	r3, [r7, #32]
 8006494:	031b      	lsls	r3, r3, #12
 8006496:	4313      	orrs	r3, r2
 8006498:	697a      	ldr	r2, [r7, #20]
 800649a:	4313      	orrs	r3, r2
 800649c:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064a4:	639a      	str	r2, [r3, #56]	; 0x38
#endif /*DMA2D_M2M_BLEND_FIXED_COLOR_FG_BG_SUPPORT*/
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 80064a6:	e003      	b.n	80064b0 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	68ba      	ldr	r2, [r7, #8]
 80064ae:	60da      	str	r2, [r3, #12]
}
 80064b0:	bf00      	nop
 80064b2:	372c      	adds	r7, #44	; 0x2c
 80064b4:	46bd      	mov	sp, r7
 80064b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ba:	4770      	bx	lr

080064bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80064bc:	b480      	push	{r7}
 80064be:	b087      	sub	sp, #28
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
 80064c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80064c6:	2300      	movs	r3, #0
 80064c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80064ca:	e166      	b.n	800679a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	681a      	ldr	r2, [r3, #0]
 80064d0:	2101      	movs	r1, #1
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	fa01 f303 	lsl.w	r3, r1, r3
 80064d8:	4013      	ands	r3, r2
 80064da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	f000 8158 	beq.w	8006794 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	f003 0303 	and.w	r3, r3, #3
 80064ec:	2b01      	cmp	r3, #1
 80064ee:	d005      	beq.n	80064fc <HAL_GPIO_Init+0x40>
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	f003 0303 	and.w	r3, r3, #3
 80064f8:	2b02      	cmp	r3, #2
 80064fa:	d130      	bne.n	800655e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	689b      	ldr	r3, [r3, #8]
 8006500:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006502:	697b      	ldr	r3, [r7, #20]
 8006504:	005b      	lsls	r3, r3, #1
 8006506:	2203      	movs	r2, #3
 8006508:	fa02 f303 	lsl.w	r3, r2, r3
 800650c:	43db      	mvns	r3, r3
 800650e:	693a      	ldr	r2, [r7, #16]
 8006510:	4013      	ands	r3, r2
 8006512:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	68da      	ldr	r2, [r3, #12]
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	005b      	lsls	r3, r3, #1
 800651c:	fa02 f303 	lsl.w	r3, r2, r3
 8006520:	693a      	ldr	r2, [r7, #16]
 8006522:	4313      	orrs	r3, r2
 8006524:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	693a      	ldr	r2, [r7, #16]
 800652a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	685b      	ldr	r3, [r3, #4]
 8006530:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006532:	2201      	movs	r2, #1
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	fa02 f303 	lsl.w	r3, r2, r3
 800653a:	43db      	mvns	r3, r3
 800653c:	693a      	ldr	r2, [r7, #16]
 800653e:	4013      	ands	r3, r2
 8006540:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	091b      	lsrs	r3, r3, #4
 8006548:	f003 0201 	and.w	r2, r3, #1
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	fa02 f303 	lsl.w	r3, r2, r3
 8006552:	693a      	ldr	r2, [r7, #16]
 8006554:	4313      	orrs	r3, r2
 8006556:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	693a      	ldr	r2, [r7, #16]
 800655c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	685b      	ldr	r3, [r3, #4]
 8006562:	f003 0303 	and.w	r3, r3, #3
 8006566:	2b03      	cmp	r3, #3
 8006568:	d017      	beq.n	800659a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	68db      	ldr	r3, [r3, #12]
 800656e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006570:	697b      	ldr	r3, [r7, #20]
 8006572:	005b      	lsls	r3, r3, #1
 8006574:	2203      	movs	r2, #3
 8006576:	fa02 f303 	lsl.w	r3, r2, r3
 800657a:	43db      	mvns	r3, r3
 800657c:	693a      	ldr	r2, [r7, #16]
 800657e:	4013      	ands	r3, r2
 8006580:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	689a      	ldr	r2, [r3, #8]
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	005b      	lsls	r3, r3, #1
 800658a:	fa02 f303 	lsl.w	r3, r2, r3
 800658e:	693a      	ldr	r2, [r7, #16]
 8006590:	4313      	orrs	r3, r2
 8006592:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	693a      	ldr	r2, [r7, #16]
 8006598:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	f003 0303 	and.w	r3, r3, #3
 80065a2:	2b02      	cmp	r3, #2
 80065a4:	d123      	bne.n	80065ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80065a6:	697b      	ldr	r3, [r7, #20]
 80065a8:	08da      	lsrs	r2, r3, #3
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	3208      	adds	r2, #8
 80065ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80065b4:	697b      	ldr	r3, [r7, #20]
 80065b6:	f003 0307 	and.w	r3, r3, #7
 80065ba:	009b      	lsls	r3, r3, #2
 80065bc:	220f      	movs	r2, #15
 80065be:	fa02 f303 	lsl.w	r3, r2, r3
 80065c2:	43db      	mvns	r3, r3
 80065c4:	693a      	ldr	r2, [r7, #16]
 80065c6:	4013      	ands	r3, r2
 80065c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	691a      	ldr	r2, [r3, #16]
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	f003 0307 	and.w	r3, r3, #7
 80065d4:	009b      	lsls	r3, r3, #2
 80065d6:	fa02 f303 	lsl.w	r3, r2, r3
 80065da:	693a      	ldr	r2, [r7, #16]
 80065dc:	4313      	orrs	r3, r2
 80065de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80065e0:	697b      	ldr	r3, [r7, #20]
 80065e2:	08da      	lsrs	r2, r3, #3
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	3208      	adds	r2, #8
 80065e8:	6939      	ldr	r1, [r7, #16]
 80065ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80065f4:	697b      	ldr	r3, [r7, #20]
 80065f6:	005b      	lsls	r3, r3, #1
 80065f8:	2203      	movs	r2, #3
 80065fa:	fa02 f303 	lsl.w	r3, r2, r3
 80065fe:	43db      	mvns	r3, r3
 8006600:	693a      	ldr	r2, [r7, #16]
 8006602:	4013      	ands	r3, r2
 8006604:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	f003 0203 	and.w	r2, r3, #3
 800660e:	697b      	ldr	r3, [r7, #20]
 8006610:	005b      	lsls	r3, r3, #1
 8006612:	fa02 f303 	lsl.w	r3, r2, r3
 8006616:	693a      	ldr	r2, [r7, #16]
 8006618:	4313      	orrs	r3, r2
 800661a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	693a      	ldr	r2, [r7, #16]
 8006620:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	685b      	ldr	r3, [r3, #4]
 8006626:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800662a:	2b00      	cmp	r3, #0
 800662c:	f000 80b2 	beq.w	8006794 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006630:	4b61      	ldr	r3, [pc, #388]	; (80067b8 <HAL_GPIO_Init+0x2fc>)
 8006632:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006634:	4a60      	ldr	r2, [pc, #384]	; (80067b8 <HAL_GPIO_Init+0x2fc>)
 8006636:	f043 0301 	orr.w	r3, r3, #1
 800663a:	6613      	str	r3, [r2, #96]	; 0x60
 800663c:	4b5e      	ldr	r3, [pc, #376]	; (80067b8 <HAL_GPIO_Init+0x2fc>)
 800663e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006640:	f003 0301 	and.w	r3, r3, #1
 8006644:	60bb      	str	r3, [r7, #8]
 8006646:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006648:	4a5c      	ldr	r2, [pc, #368]	; (80067bc <HAL_GPIO_Init+0x300>)
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	089b      	lsrs	r3, r3, #2
 800664e:	3302      	adds	r3, #2
 8006650:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006654:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006656:	697b      	ldr	r3, [r7, #20]
 8006658:	f003 0303 	and.w	r3, r3, #3
 800665c:	009b      	lsls	r3, r3, #2
 800665e:	220f      	movs	r2, #15
 8006660:	fa02 f303 	lsl.w	r3, r2, r3
 8006664:	43db      	mvns	r3, r3
 8006666:	693a      	ldr	r2, [r7, #16]
 8006668:	4013      	ands	r3, r2
 800666a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006672:	d02b      	beq.n	80066cc <HAL_GPIO_Init+0x210>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	4a52      	ldr	r2, [pc, #328]	; (80067c0 <HAL_GPIO_Init+0x304>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d025      	beq.n	80066c8 <HAL_GPIO_Init+0x20c>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	4a51      	ldr	r2, [pc, #324]	; (80067c4 <HAL_GPIO_Init+0x308>)
 8006680:	4293      	cmp	r3, r2
 8006682:	d01f      	beq.n	80066c4 <HAL_GPIO_Init+0x208>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	4a50      	ldr	r2, [pc, #320]	; (80067c8 <HAL_GPIO_Init+0x30c>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d019      	beq.n	80066c0 <HAL_GPIO_Init+0x204>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	4a4f      	ldr	r2, [pc, #316]	; (80067cc <HAL_GPIO_Init+0x310>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d013      	beq.n	80066bc <HAL_GPIO_Init+0x200>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	4a4e      	ldr	r2, [pc, #312]	; (80067d0 <HAL_GPIO_Init+0x314>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d00d      	beq.n	80066b8 <HAL_GPIO_Init+0x1fc>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	4a4d      	ldr	r2, [pc, #308]	; (80067d4 <HAL_GPIO_Init+0x318>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d007      	beq.n	80066b4 <HAL_GPIO_Init+0x1f8>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	4a4c      	ldr	r2, [pc, #304]	; (80067d8 <HAL_GPIO_Init+0x31c>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d101      	bne.n	80066b0 <HAL_GPIO_Init+0x1f4>
 80066ac:	2307      	movs	r3, #7
 80066ae:	e00e      	b.n	80066ce <HAL_GPIO_Init+0x212>
 80066b0:	2308      	movs	r3, #8
 80066b2:	e00c      	b.n	80066ce <HAL_GPIO_Init+0x212>
 80066b4:	2306      	movs	r3, #6
 80066b6:	e00a      	b.n	80066ce <HAL_GPIO_Init+0x212>
 80066b8:	2305      	movs	r3, #5
 80066ba:	e008      	b.n	80066ce <HAL_GPIO_Init+0x212>
 80066bc:	2304      	movs	r3, #4
 80066be:	e006      	b.n	80066ce <HAL_GPIO_Init+0x212>
 80066c0:	2303      	movs	r3, #3
 80066c2:	e004      	b.n	80066ce <HAL_GPIO_Init+0x212>
 80066c4:	2302      	movs	r3, #2
 80066c6:	e002      	b.n	80066ce <HAL_GPIO_Init+0x212>
 80066c8:	2301      	movs	r3, #1
 80066ca:	e000      	b.n	80066ce <HAL_GPIO_Init+0x212>
 80066cc:	2300      	movs	r3, #0
 80066ce:	697a      	ldr	r2, [r7, #20]
 80066d0:	f002 0203 	and.w	r2, r2, #3
 80066d4:	0092      	lsls	r2, r2, #2
 80066d6:	4093      	lsls	r3, r2
 80066d8:	693a      	ldr	r2, [r7, #16]
 80066da:	4313      	orrs	r3, r2
 80066dc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80066de:	4937      	ldr	r1, [pc, #220]	; (80067bc <HAL_GPIO_Init+0x300>)
 80066e0:	697b      	ldr	r3, [r7, #20]
 80066e2:	089b      	lsrs	r3, r3, #2
 80066e4:	3302      	adds	r3, #2
 80066e6:	693a      	ldr	r2, [r7, #16]
 80066e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80066ec:	4b3b      	ldr	r3, [pc, #236]	; (80067dc <HAL_GPIO_Init+0x320>)
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	43db      	mvns	r3, r3
 80066f6:	693a      	ldr	r2, [r7, #16]
 80066f8:	4013      	ands	r3, r2
 80066fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	685b      	ldr	r3, [r3, #4]
 8006700:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006704:	2b00      	cmp	r3, #0
 8006706:	d003      	beq.n	8006710 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8006708:	693a      	ldr	r2, [r7, #16]
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	4313      	orrs	r3, r2
 800670e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006710:	4a32      	ldr	r2, [pc, #200]	; (80067dc <HAL_GPIO_Init+0x320>)
 8006712:	693b      	ldr	r3, [r7, #16]
 8006714:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006716:	4b31      	ldr	r3, [pc, #196]	; (80067dc <HAL_GPIO_Init+0x320>)
 8006718:	68db      	ldr	r3, [r3, #12]
 800671a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	43db      	mvns	r3, r3
 8006720:	693a      	ldr	r2, [r7, #16]
 8006722:	4013      	ands	r3, r2
 8006724:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	685b      	ldr	r3, [r3, #4]
 800672a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800672e:	2b00      	cmp	r3, #0
 8006730:	d003      	beq.n	800673a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8006732:	693a      	ldr	r2, [r7, #16]
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	4313      	orrs	r3, r2
 8006738:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800673a:	4a28      	ldr	r2, [pc, #160]	; (80067dc <HAL_GPIO_Init+0x320>)
 800673c:	693b      	ldr	r3, [r7, #16]
 800673e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8006740:	4b26      	ldr	r3, [pc, #152]	; (80067dc <HAL_GPIO_Init+0x320>)
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	43db      	mvns	r3, r3
 800674a:	693a      	ldr	r2, [r7, #16]
 800674c:	4013      	ands	r3, r2
 800674e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	685b      	ldr	r3, [r3, #4]
 8006754:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006758:	2b00      	cmp	r3, #0
 800675a:	d003      	beq.n	8006764 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800675c:	693a      	ldr	r2, [r7, #16]
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	4313      	orrs	r3, r2
 8006762:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006764:	4a1d      	ldr	r2, [pc, #116]	; (80067dc <HAL_GPIO_Init+0x320>)
 8006766:	693b      	ldr	r3, [r7, #16]
 8006768:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800676a:	4b1c      	ldr	r3, [pc, #112]	; (80067dc <HAL_GPIO_Init+0x320>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	43db      	mvns	r3, r3
 8006774:	693a      	ldr	r2, [r7, #16]
 8006776:	4013      	ands	r3, r2
 8006778:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006782:	2b00      	cmp	r3, #0
 8006784:	d003      	beq.n	800678e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8006786:	693a      	ldr	r2, [r7, #16]
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	4313      	orrs	r3, r2
 800678c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800678e:	4a13      	ldr	r2, [pc, #76]	; (80067dc <HAL_GPIO_Init+0x320>)
 8006790:	693b      	ldr	r3, [r7, #16]
 8006792:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006794:	697b      	ldr	r3, [r7, #20]
 8006796:	3301      	adds	r3, #1
 8006798:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	fa22 f303 	lsr.w	r3, r2, r3
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	f47f ae91 	bne.w	80064cc <HAL_GPIO_Init+0x10>
  }
}
 80067aa:	bf00      	nop
 80067ac:	bf00      	nop
 80067ae:	371c      	adds	r7, #28
 80067b0:	46bd      	mov	sp, r7
 80067b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b6:	4770      	bx	lr
 80067b8:	40021000 	.word	0x40021000
 80067bc:	40010000 	.word	0x40010000
 80067c0:	48000400 	.word	0x48000400
 80067c4:	48000800 	.word	0x48000800
 80067c8:	48000c00 	.word	0x48000c00
 80067cc:	48001000 	.word	0x48001000
 80067d0:	48001400 	.word	0x48001400
 80067d4:	48001800 	.word	0x48001800
 80067d8:	48001c00 	.word	0x48001c00
 80067dc:	40010400 	.word	0x40010400

080067e0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80067e0:	b480      	push	{r7}
 80067e2:	b087      	sub	sp, #28
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
 80067e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80067ea:	2300      	movs	r3, #0
 80067ec:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80067ee:	e0c9      	b.n	8006984 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80067f0:	2201      	movs	r2, #1
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	fa02 f303 	lsl.w	r3, r2, r3
 80067f8:	683a      	ldr	r2, [r7, #0]
 80067fa:	4013      	ands	r3, r2
 80067fc:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80067fe:	693b      	ldr	r3, [r7, #16]
 8006800:	2b00      	cmp	r3, #0
 8006802:	f000 80bc 	beq.w	800697e <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8006806:	4a66      	ldr	r2, [pc, #408]	; (80069a0 <HAL_GPIO_DeInit+0x1c0>)
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	089b      	lsrs	r3, r3, #2
 800680c:	3302      	adds	r3, #2
 800680e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006812:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	f003 0303 	and.w	r3, r3, #3
 800681a:	009b      	lsls	r3, r3, #2
 800681c:	220f      	movs	r2, #15
 800681e:	fa02 f303 	lsl.w	r3, r2, r3
 8006822:	68fa      	ldr	r2, [r7, #12]
 8006824:	4013      	ands	r3, r2
 8006826:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800682e:	d02b      	beq.n	8006888 <HAL_GPIO_DeInit+0xa8>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	4a5c      	ldr	r2, [pc, #368]	; (80069a4 <HAL_GPIO_DeInit+0x1c4>)
 8006834:	4293      	cmp	r3, r2
 8006836:	d025      	beq.n	8006884 <HAL_GPIO_DeInit+0xa4>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	4a5b      	ldr	r2, [pc, #364]	; (80069a8 <HAL_GPIO_DeInit+0x1c8>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d01f      	beq.n	8006880 <HAL_GPIO_DeInit+0xa0>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	4a5a      	ldr	r2, [pc, #360]	; (80069ac <HAL_GPIO_DeInit+0x1cc>)
 8006844:	4293      	cmp	r3, r2
 8006846:	d019      	beq.n	800687c <HAL_GPIO_DeInit+0x9c>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	4a59      	ldr	r2, [pc, #356]	; (80069b0 <HAL_GPIO_DeInit+0x1d0>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d013      	beq.n	8006878 <HAL_GPIO_DeInit+0x98>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	4a58      	ldr	r2, [pc, #352]	; (80069b4 <HAL_GPIO_DeInit+0x1d4>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d00d      	beq.n	8006874 <HAL_GPIO_DeInit+0x94>
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	4a57      	ldr	r2, [pc, #348]	; (80069b8 <HAL_GPIO_DeInit+0x1d8>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d007      	beq.n	8006870 <HAL_GPIO_DeInit+0x90>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	4a56      	ldr	r2, [pc, #344]	; (80069bc <HAL_GPIO_DeInit+0x1dc>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d101      	bne.n	800686c <HAL_GPIO_DeInit+0x8c>
 8006868:	2307      	movs	r3, #7
 800686a:	e00e      	b.n	800688a <HAL_GPIO_DeInit+0xaa>
 800686c:	2308      	movs	r3, #8
 800686e:	e00c      	b.n	800688a <HAL_GPIO_DeInit+0xaa>
 8006870:	2306      	movs	r3, #6
 8006872:	e00a      	b.n	800688a <HAL_GPIO_DeInit+0xaa>
 8006874:	2305      	movs	r3, #5
 8006876:	e008      	b.n	800688a <HAL_GPIO_DeInit+0xaa>
 8006878:	2304      	movs	r3, #4
 800687a:	e006      	b.n	800688a <HAL_GPIO_DeInit+0xaa>
 800687c:	2303      	movs	r3, #3
 800687e:	e004      	b.n	800688a <HAL_GPIO_DeInit+0xaa>
 8006880:	2302      	movs	r3, #2
 8006882:	e002      	b.n	800688a <HAL_GPIO_DeInit+0xaa>
 8006884:	2301      	movs	r3, #1
 8006886:	e000      	b.n	800688a <HAL_GPIO_DeInit+0xaa>
 8006888:	2300      	movs	r3, #0
 800688a:	697a      	ldr	r2, [r7, #20]
 800688c:	f002 0203 	and.w	r2, r2, #3
 8006890:	0092      	lsls	r2, r2, #2
 8006892:	4093      	lsls	r3, r2
 8006894:	68fa      	ldr	r2, [r7, #12]
 8006896:	429a      	cmp	r2, r3
 8006898:	d132      	bne.n	8006900 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800689a:	4b49      	ldr	r3, [pc, #292]	; (80069c0 <HAL_GPIO_DeInit+0x1e0>)
 800689c:	681a      	ldr	r2, [r3, #0]
 800689e:	693b      	ldr	r3, [r7, #16]
 80068a0:	43db      	mvns	r3, r3
 80068a2:	4947      	ldr	r1, [pc, #284]	; (80069c0 <HAL_GPIO_DeInit+0x1e0>)
 80068a4:	4013      	ands	r3, r2
 80068a6:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80068a8:	4b45      	ldr	r3, [pc, #276]	; (80069c0 <HAL_GPIO_DeInit+0x1e0>)
 80068aa:	685a      	ldr	r2, [r3, #4]
 80068ac:	693b      	ldr	r3, [r7, #16]
 80068ae:	43db      	mvns	r3, r3
 80068b0:	4943      	ldr	r1, [pc, #268]	; (80069c0 <HAL_GPIO_DeInit+0x1e0>)
 80068b2:	4013      	ands	r3, r2
 80068b4:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80068b6:	4b42      	ldr	r3, [pc, #264]	; (80069c0 <HAL_GPIO_DeInit+0x1e0>)
 80068b8:	68da      	ldr	r2, [r3, #12]
 80068ba:	693b      	ldr	r3, [r7, #16]
 80068bc:	43db      	mvns	r3, r3
 80068be:	4940      	ldr	r1, [pc, #256]	; (80069c0 <HAL_GPIO_DeInit+0x1e0>)
 80068c0:	4013      	ands	r3, r2
 80068c2:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80068c4:	4b3e      	ldr	r3, [pc, #248]	; (80069c0 <HAL_GPIO_DeInit+0x1e0>)
 80068c6:	689a      	ldr	r2, [r3, #8]
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	43db      	mvns	r3, r3
 80068cc:	493c      	ldr	r1, [pc, #240]	; (80069c0 <HAL_GPIO_DeInit+0x1e0>)
 80068ce:	4013      	ands	r3, r2
 80068d0:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	f003 0303 	and.w	r3, r3, #3
 80068d8:	009b      	lsls	r3, r3, #2
 80068da:	220f      	movs	r2, #15
 80068dc:	fa02 f303 	lsl.w	r3, r2, r3
 80068e0:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80068e2:	4a2f      	ldr	r2, [pc, #188]	; (80069a0 <HAL_GPIO_DeInit+0x1c0>)
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	089b      	lsrs	r3, r3, #2
 80068e8:	3302      	adds	r3, #2
 80068ea:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	43da      	mvns	r2, r3
 80068f2:	482b      	ldr	r0, [pc, #172]	; (80069a0 <HAL_GPIO_DeInit+0x1c0>)
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	089b      	lsrs	r3, r3, #2
 80068f8:	400a      	ands	r2, r1
 80068fa:	3302      	adds	r3, #2
 80068fc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681a      	ldr	r2, [r3, #0]
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	005b      	lsls	r3, r3, #1
 8006908:	2103      	movs	r1, #3
 800690a:	fa01 f303 	lsl.w	r3, r1, r3
 800690e:	431a      	orrs	r2, r3
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	08da      	lsrs	r2, r3, #3
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	3208      	adds	r2, #8
 800691c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	f003 0307 	and.w	r3, r3, #7
 8006926:	009b      	lsls	r3, r3, #2
 8006928:	220f      	movs	r2, #15
 800692a:	fa02 f303 	lsl.w	r3, r2, r3
 800692e:	43db      	mvns	r3, r3
 8006930:	697a      	ldr	r2, [r7, #20]
 8006932:	08d2      	lsrs	r2, r2, #3
 8006934:	4019      	ands	r1, r3
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	3208      	adds	r2, #8
 800693a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	689a      	ldr	r2, [r3, #8]
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	005b      	lsls	r3, r3, #1
 8006946:	2103      	movs	r1, #3
 8006948:	fa01 f303 	lsl.w	r3, r1, r3
 800694c:	43db      	mvns	r3, r3
 800694e:	401a      	ands	r2, r3
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	685a      	ldr	r2, [r3, #4]
 8006958:	2101      	movs	r1, #1
 800695a:	697b      	ldr	r3, [r7, #20]
 800695c:	fa01 f303 	lsl.w	r3, r1, r3
 8006960:	43db      	mvns	r3, r3
 8006962:	401a      	ands	r2, r3
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	68da      	ldr	r2, [r3, #12]
 800696c:	697b      	ldr	r3, [r7, #20]
 800696e:	005b      	lsls	r3, r3, #1
 8006970:	2103      	movs	r1, #3
 8006972:	fa01 f303 	lsl.w	r3, r1, r3
 8006976:	43db      	mvns	r3, r3
 8006978:	401a      	ands	r2, r3
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	3301      	adds	r3, #1
 8006982:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8006984:	683a      	ldr	r2, [r7, #0]
 8006986:	697b      	ldr	r3, [r7, #20]
 8006988:	fa22 f303 	lsr.w	r3, r2, r3
 800698c:	2b00      	cmp	r3, #0
 800698e:	f47f af2f 	bne.w	80067f0 <HAL_GPIO_DeInit+0x10>
  }
}
 8006992:	bf00      	nop
 8006994:	bf00      	nop
 8006996:	371c      	adds	r7, #28
 8006998:	46bd      	mov	sp, r7
 800699a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699e:	4770      	bx	lr
 80069a0:	40010000 	.word	0x40010000
 80069a4:	48000400 	.word	0x48000400
 80069a8:	48000800 	.word	0x48000800
 80069ac:	48000c00 	.word	0x48000c00
 80069b0:	48001000 	.word	0x48001000
 80069b4:	48001400 	.word	0x48001400
 80069b8:	48001800 	.word	0x48001800
 80069bc:	48001c00 	.word	0x48001c00
 80069c0:	40010400 	.word	0x40010400

080069c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b083      	sub	sp, #12
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
 80069cc:	460b      	mov	r3, r1
 80069ce:	807b      	strh	r3, [r7, #2]
 80069d0:	4613      	mov	r3, r2
 80069d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80069d4:	787b      	ldrb	r3, [r7, #1]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d003      	beq.n	80069e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80069da:	887a      	ldrh	r2, [r7, #2]
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80069e0:	e002      	b.n	80069e8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80069e2:	887a      	ldrh	r2, [r7, #2]
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80069e8:	bf00      	nop
 80069ea:	370c      	adds	r7, #12
 80069ec:	46bd      	mov	sp, r7
 80069ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f2:	4770      	bx	lr

080069f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b082      	sub	sp, #8
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	4603      	mov	r3, r0
 80069fc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80069fe:	4b08      	ldr	r3, [pc, #32]	; (8006a20 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006a00:	695a      	ldr	r2, [r3, #20]
 8006a02:	88fb      	ldrh	r3, [r7, #6]
 8006a04:	4013      	ands	r3, r2
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d006      	beq.n	8006a18 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006a0a:	4a05      	ldr	r2, [pc, #20]	; (8006a20 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006a0c:	88fb      	ldrh	r3, [r7, #6]
 8006a0e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006a10:	88fb      	ldrh	r3, [r7, #6]
 8006a12:	4618      	mov	r0, r3
 8006a14:	f7fc fb8e 	bl	8003134 <HAL_GPIO_EXTI_Callback>
  }
}
 8006a18:	bf00      	nop
 8006a1a:	3708      	adds	r7, #8
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	bd80      	pop	{r7, pc}
 8006a20:	40010400 	.word	0x40010400

08006a24 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b082      	sub	sp, #8
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d101      	bne.n	8006a36 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006a32:	2301      	movs	r3, #1
 8006a34:	e081      	b.n	8006b3a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006a3c:	b2db      	uxtb	r3, r3
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d106      	bne.n	8006a50 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2200      	movs	r2, #0
 8006a46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	f000 f8a8 	bl	8006ba0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2224      	movs	r2, #36	; 0x24
 8006a54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	681a      	ldr	r2, [r3, #0]
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f022 0201 	bic.w	r2, r2, #1
 8006a66:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	685a      	ldr	r2, [r3, #4]
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006a74:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	689a      	ldr	r2, [r3, #8]
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006a84:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	68db      	ldr	r3, [r3, #12]
 8006a8a:	2b01      	cmp	r3, #1
 8006a8c:	d107      	bne.n	8006a9e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	689a      	ldr	r2, [r3, #8]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006a9a:	609a      	str	r2, [r3, #8]
 8006a9c:	e006      	b.n	8006aac <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	689a      	ldr	r2, [r3, #8]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006aaa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	68db      	ldr	r3, [r3, #12]
 8006ab0:	2b02      	cmp	r3, #2
 8006ab2:	d104      	bne.n	8006abe <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006abc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	687a      	ldr	r2, [r7, #4]
 8006ac6:	6812      	ldr	r2, [r2, #0]
 8006ac8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006acc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006ad0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	68da      	ldr	r2, [r3, #12]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006ae0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	691a      	ldr	r2, [r3, #16]
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	695b      	ldr	r3, [r3, #20]
 8006aea:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	699b      	ldr	r3, [r3, #24]
 8006af2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	430a      	orrs	r2, r1
 8006afa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	69d9      	ldr	r1, [r3, #28]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6a1a      	ldr	r2, [r3, #32]
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	430a      	orrs	r2, r1
 8006b0a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	681a      	ldr	r2, [r3, #0]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f042 0201 	orr.w	r2, r2, #1
 8006b1a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2220      	movs	r2, #32
 8006b26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2200      	movs	r2, #0
 8006b34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006b38:	2300      	movs	r3, #0
}
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	3708      	adds	r7, #8
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bd80      	pop	{r7, pc}

08006b42 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8006b42:	b580      	push	{r7, lr}
 8006b44:	b082      	sub	sp, #8
 8006b46:	af00      	add	r7, sp, #0
 8006b48:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d101      	bne.n	8006b54 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8006b50:	2301      	movs	r3, #1
 8006b52:	e021      	b.n	8006b98 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2224      	movs	r2, #36	; 0x24
 8006b58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	681a      	ldr	r2, [r3, #0]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f022 0201 	bic.w	r2, r2, #1
 8006b6a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	f000 f821 	bl	8006bb4 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2200      	movs	r2, #0
 8006b76:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2200      	movs	r2, #0
 8006b84:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2200      	movs	r2, #0
 8006b8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2200      	movs	r2, #0
 8006b92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006b96:	2300      	movs	r3, #0
}
 8006b98:	4618      	mov	r0, r3
 8006b9a:	3708      	adds	r7, #8
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	bd80      	pop	{r7, pc}

08006ba0 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b083      	sub	sp, #12
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8006ba8:	bf00      	nop
 8006baa:	370c      	adds	r7, #12
 8006bac:	46bd      	mov	sp, r7
 8006bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb2:	4770      	bx	lr

08006bb4 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b083      	sub	sp, #12
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8006bbc:	bf00      	nop
 8006bbe:	370c      	adds	r7, #12
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc6:	4770      	bx	lr

08006bc8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b088      	sub	sp, #32
 8006bcc:	af02      	add	r7, sp, #8
 8006bce:	60f8      	str	r0, [r7, #12]
 8006bd0:	4608      	mov	r0, r1
 8006bd2:	4611      	mov	r1, r2
 8006bd4:	461a      	mov	r2, r3
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	817b      	strh	r3, [r7, #10]
 8006bda:	460b      	mov	r3, r1
 8006bdc:	813b      	strh	r3, [r7, #8]
 8006bde:	4613      	mov	r3, r2
 8006be0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006be8:	b2db      	uxtb	r3, r3
 8006bea:	2b20      	cmp	r3, #32
 8006bec:	f040 80f9 	bne.w	8006de2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006bf0:	6a3b      	ldr	r3, [r7, #32]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d002      	beq.n	8006bfc <HAL_I2C_Mem_Write+0x34>
 8006bf6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d105      	bne.n	8006c08 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006c02:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006c04:	2301      	movs	r3, #1
 8006c06:	e0ed      	b.n	8006de4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006c0e:	2b01      	cmp	r3, #1
 8006c10:	d101      	bne.n	8006c16 <HAL_I2C_Mem_Write+0x4e>
 8006c12:	2302      	movs	r3, #2
 8006c14:	e0e6      	b.n	8006de4 <HAL_I2C_Mem_Write+0x21c>
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	2201      	movs	r2, #1
 8006c1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006c1e:	f7fe f927 	bl	8004e70 <HAL_GetTick>
 8006c22:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	9300      	str	r3, [sp, #0]
 8006c28:	2319      	movs	r3, #25
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006c30:	68f8      	ldr	r0, [r7, #12]
 8006c32:	f000 fbd9 	bl	80073e8 <I2C_WaitOnFlagUntilTimeout>
 8006c36:	4603      	mov	r3, r0
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d001      	beq.n	8006c40 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	e0d1      	b.n	8006de4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	2221      	movs	r2, #33	; 0x21
 8006c44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	2240      	movs	r2, #64	; 0x40
 8006c4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	2200      	movs	r2, #0
 8006c54:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	6a3a      	ldr	r2, [r7, #32]
 8006c5a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006c60:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	2200      	movs	r2, #0
 8006c66:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006c68:	88f8      	ldrh	r0, [r7, #6]
 8006c6a:	893a      	ldrh	r2, [r7, #8]
 8006c6c:	8979      	ldrh	r1, [r7, #10]
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	9301      	str	r3, [sp, #4]
 8006c72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c74:	9300      	str	r3, [sp, #0]
 8006c76:	4603      	mov	r3, r0
 8006c78:	68f8      	ldr	r0, [r7, #12]
 8006c7a:	f000 fae9 	bl	8007250 <I2C_RequestMemoryWrite>
 8006c7e:	4603      	mov	r3, r0
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d005      	beq.n	8006c90 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	2200      	movs	r2, #0
 8006c88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	e0a9      	b.n	8006de4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c94:	b29b      	uxth	r3, r3
 8006c96:	2bff      	cmp	r3, #255	; 0xff
 8006c98:	d90e      	bls.n	8006cb8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	22ff      	movs	r2, #255	; 0xff
 8006c9e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ca4:	b2da      	uxtb	r2, r3
 8006ca6:	8979      	ldrh	r1, [r7, #10]
 8006ca8:	2300      	movs	r3, #0
 8006caa:	9300      	str	r3, [sp, #0]
 8006cac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006cb0:	68f8      	ldr	r0, [r7, #12]
 8006cb2:	f000 fd41 	bl	8007738 <I2C_TransferConfig>
 8006cb6:	e00f      	b.n	8006cd8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cbc:	b29a      	uxth	r2, r3
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cc6:	b2da      	uxtb	r2, r3
 8006cc8:	8979      	ldrh	r1, [r7, #10]
 8006cca:	2300      	movs	r3, #0
 8006ccc:	9300      	str	r3, [sp, #0]
 8006cce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006cd2:	68f8      	ldr	r0, [r7, #12]
 8006cd4:	f000 fd30 	bl	8007738 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006cd8:	697a      	ldr	r2, [r7, #20]
 8006cda:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006cdc:	68f8      	ldr	r0, [r7, #12]
 8006cde:	f000 fbc3 	bl	8007468 <I2C_WaitOnTXISFlagUntilTimeout>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d001      	beq.n	8006cec <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006ce8:	2301      	movs	r3, #1
 8006cea:	e07b      	b.n	8006de4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cf0:	781a      	ldrb	r2, [r3, #0]
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cfc:	1c5a      	adds	r2, r3, #1
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d06:	b29b      	uxth	r3, r3
 8006d08:	3b01      	subs	r3, #1
 8006d0a:	b29a      	uxth	r2, r3
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d14:	3b01      	subs	r3, #1
 8006d16:	b29a      	uxth	r2, r3
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d20:	b29b      	uxth	r3, r3
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d034      	beq.n	8006d90 <HAL_I2C_Mem_Write+0x1c8>
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d130      	bne.n	8006d90 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006d2e:	697b      	ldr	r3, [r7, #20]
 8006d30:	9300      	str	r3, [sp, #0]
 8006d32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d34:	2200      	movs	r2, #0
 8006d36:	2180      	movs	r1, #128	; 0x80
 8006d38:	68f8      	ldr	r0, [r7, #12]
 8006d3a:	f000 fb55 	bl	80073e8 <I2C_WaitOnFlagUntilTimeout>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d001      	beq.n	8006d48 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006d44:	2301      	movs	r3, #1
 8006d46:	e04d      	b.n	8006de4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d4c:	b29b      	uxth	r3, r3
 8006d4e:	2bff      	cmp	r3, #255	; 0xff
 8006d50:	d90e      	bls.n	8006d70 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	22ff      	movs	r2, #255	; 0xff
 8006d56:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d5c:	b2da      	uxtb	r2, r3
 8006d5e:	8979      	ldrh	r1, [r7, #10]
 8006d60:	2300      	movs	r3, #0
 8006d62:	9300      	str	r3, [sp, #0]
 8006d64:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006d68:	68f8      	ldr	r0, [r7, #12]
 8006d6a:	f000 fce5 	bl	8007738 <I2C_TransferConfig>
 8006d6e:	e00f      	b.n	8006d90 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d74:	b29a      	uxth	r2, r3
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d7e:	b2da      	uxtb	r2, r3
 8006d80:	8979      	ldrh	r1, [r7, #10]
 8006d82:	2300      	movs	r3, #0
 8006d84:	9300      	str	r3, [sp, #0]
 8006d86:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006d8a:	68f8      	ldr	r0, [r7, #12]
 8006d8c:	f000 fcd4 	bl	8007738 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d94:	b29b      	uxth	r3, r3
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d19e      	bne.n	8006cd8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d9a:	697a      	ldr	r2, [r7, #20]
 8006d9c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006d9e:	68f8      	ldr	r0, [r7, #12]
 8006da0:	f000 fba2 	bl	80074e8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006da4:	4603      	mov	r3, r0
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d001      	beq.n	8006dae <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006daa:	2301      	movs	r3, #1
 8006dac:	e01a      	b.n	8006de4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	2220      	movs	r2, #32
 8006db4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	6859      	ldr	r1, [r3, #4]
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681a      	ldr	r2, [r3, #0]
 8006dc0:	4b0a      	ldr	r3, [pc, #40]	; (8006dec <HAL_I2C_Mem_Write+0x224>)
 8006dc2:	400b      	ands	r3, r1
 8006dc4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2220      	movs	r2, #32
 8006dca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006dde:	2300      	movs	r3, #0
 8006de0:	e000      	b.n	8006de4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006de2:	2302      	movs	r3, #2
  }
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3718      	adds	r7, #24
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bd80      	pop	{r7, pc}
 8006dec:	fe00e800 	.word	0xfe00e800

08006df0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b088      	sub	sp, #32
 8006df4:	af02      	add	r7, sp, #8
 8006df6:	60f8      	str	r0, [r7, #12]
 8006df8:	4608      	mov	r0, r1
 8006dfa:	4611      	mov	r1, r2
 8006dfc:	461a      	mov	r2, r3
 8006dfe:	4603      	mov	r3, r0
 8006e00:	817b      	strh	r3, [r7, #10]
 8006e02:	460b      	mov	r3, r1
 8006e04:	813b      	strh	r3, [r7, #8]
 8006e06:	4613      	mov	r3, r2
 8006e08:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e10:	b2db      	uxtb	r3, r3
 8006e12:	2b20      	cmp	r3, #32
 8006e14:	f040 80fd 	bne.w	8007012 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e18:	6a3b      	ldr	r3, [r7, #32]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d002      	beq.n	8006e24 <HAL_I2C_Mem_Read+0x34>
 8006e1e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d105      	bne.n	8006e30 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006e2a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	e0f1      	b.n	8007014 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006e36:	2b01      	cmp	r3, #1
 8006e38:	d101      	bne.n	8006e3e <HAL_I2C_Mem_Read+0x4e>
 8006e3a:	2302      	movs	r3, #2
 8006e3c:	e0ea      	b.n	8007014 <HAL_I2C_Mem_Read+0x224>
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	2201      	movs	r2, #1
 8006e42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006e46:	f7fe f813 	bl	8004e70 <HAL_GetTick>
 8006e4a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006e4c:	697b      	ldr	r3, [r7, #20]
 8006e4e:	9300      	str	r3, [sp, #0]
 8006e50:	2319      	movs	r3, #25
 8006e52:	2201      	movs	r2, #1
 8006e54:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006e58:	68f8      	ldr	r0, [r7, #12]
 8006e5a:	f000 fac5 	bl	80073e8 <I2C_WaitOnFlagUntilTimeout>
 8006e5e:	4603      	mov	r3, r0
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d001      	beq.n	8006e68 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006e64:	2301      	movs	r3, #1
 8006e66:	e0d5      	b.n	8007014 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	2222      	movs	r2, #34	; 0x22
 8006e6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	2240      	movs	r2, #64	; 0x40
 8006e74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	6a3a      	ldr	r2, [r7, #32]
 8006e82:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006e88:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006e90:	88f8      	ldrh	r0, [r7, #6]
 8006e92:	893a      	ldrh	r2, [r7, #8]
 8006e94:	8979      	ldrh	r1, [r7, #10]
 8006e96:	697b      	ldr	r3, [r7, #20]
 8006e98:	9301      	str	r3, [sp, #4]
 8006e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e9c:	9300      	str	r3, [sp, #0]
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	68f8      	ldr	r0, [r7, #12]
 8006ea2:	f000 fa29 	bl	80072f8 <I2C_RequestMemoryRead>
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d005      	beq.n	8006eb8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	e0ad      	b.n	8007014 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ebc:	b29b      	uxth	r3, r3
 8006ebe:	2bff      	cmp	r3, #255	; 0xff
 8006ec0:	d90e      	bls.n	8006ee0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	22ff      	movs	r2, #255	; 0xff
 8006ec6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ecc:	b2da      	uxtb	r2, r3
 8006ece:	8979      	ldrh	r1, [r7, #10]
 8006ed0:	4b52      	ldr	r3, [pc, #328]	; (800701c <HAL_I2C_Mem_Read+0x22c>)
 8006ed2:	9300      	str	r3, [sp, #0]
 8006ed4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006ed8:	68f8      	ldr	r0, [r7, #12]
 8006eda:	f000 fc2d 	bl	8007738 <I2C_TransferConfig>
 8006ede:	e00f      	b.n	8006f00 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ee4:	b29a      	uxth	r2, r3
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006eee:	b2da      	uxtb	r2, r3
 8006ef0:	8979      	ldrh	r1, [r7, #10]
 8006ef2:	4b4a      	ldr	r3, [pc, #296]	; (800701c <HAL_I2C_Mem_Read+0x22c>)
 8006ef4:	9300      	str	r3, [sp, #0]
 8006ef6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006efa:	68f8      	ldr	r0, [r7, #12]
 8006efc:	f000 fc1c 	bl	8007738 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	9300      	str	r3, [sp, #0]
 8006f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f06:	2200      	movs	r2, #0
 8006f08:	2104      	movs	r1, #4
 8006f0a:	68f8      	ldr	r0, [r7, #12]
 8006f0c:	f000 fa6c 	bl	80073e8 <I2C_WaitOnFlagUntilTimeout>
 8006f10:	4603      	mov	r3, r0
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d001      	beq.n	8006f1a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8006f16:	2301      	movs	r3, #1
 8006f18:	e07c      	b.n	8007014 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f24:	b2d2      	uxtb	r2, r2
 8006f26:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f2c:	1c5a      	adds	r2, r3, #1
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f36:	3b01      	subs	r3, #1
 8006f38:	b29a      	uxth	r2, r3
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f42:	b29b      	uxth	r3, r3
 8006f44:	3b01      	subs	r3, #1
 8006f46:	b29a      	uxth	r2, r3
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f50:	b29b      	uxth	r3, r3
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d034      	beq.n	8006fc0 <HAL_I2C_Mem_Read+0x1d0>
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d130      	bne.n	8006fc0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	9300      	str	r3, [sp, #0]
 8006f62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f64:	2200      	movs	r2, #0
 8006f66:	2180      	movs	r1, #128	; 0x80
 8006f68:	68f8      	ldr	r0, [r7, #12]
 8006f6a:	f000 fa3d 	bl	80073e8 <I2C_WaitOnFlagUntilTimeout>
 8006f6e:	4603      	mov	r3, r0
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d001      	beq.n	8006f78 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006f74:	2301      	movs	r3, #1
 8006f76:	e04d      	b.n	8007014 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f7c:	b29b      	uxth	r3, r3
 8006f7e:	2bff      	cmp	r3, #255	; 0xff
 8006f80:	d90e      	bls.n	8006fa0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	22ff      	movs	r2, #255	; 0xff
 8006f86:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f8c:	b2da      	uxtb	r2, r3
 8006f8e:	8979      	ldrh	r1, [r7, #10]
 8006f90:	2300      	movs	r3, #0
 8006f92:	9300      	str	r3, [sp, #0]
 8006f94:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006f98:	68f8      	ldr	r0, [r7, #12]
 8006f9a:	f000 fbcd 	bl	8007738 <I2C_TransferConfig>
 8006f9e:	e00f      	b.n	8006fc0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fa4:	b29a      	uxth	r2, r3
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006fae:	b2da      	uxtb	r2, r3
 8006fb0:	8979      	ldrh	r1, [r7, #10]
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	9300      	str	r3, [sp, #0]
 8006fb6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006fba:	68f8      	ldr	r0, [r7, #12]
 8006fbc:	f000 fbbc 	bl	8007738 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fc4:	b29b      	uxth	r3, r3
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d19a      	bne.n	8006f00 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006fca:	697a      	ldr	r2, [r7, #20]
 8006fcc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006fce:	68f8      	ldr	r0, [r7, #12]
 8006fd0:	f000 fa8a 	bl	80074e8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d001      	beq.n	8006fde <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8006fda:	2301      	movs	r3, #1
 8006fdc:	e01a      	b.n	8007014 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	2220      	movs	r2, #32
 8006fe4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	6859      	ldr	r1, [r3, #4]
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681a      	ldr	r2, [r3, #0]
 8006ff0:	4b0b      	ldr	r3, [pc, #44]	; (8007020 <HAL_I2C_Mem_Read+0x230>)
 8006ff2:	400b      	ands	r3, r1
 8006ff4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	2220      	movs	r2, #32
 8006ffa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	2200      	movs	r2, #0
 8007002:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	2200      	movs	r2, #0
 800700a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800700e:	2300      	movs	r3, #0
 8007010:	e000      	b.n	8007014 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8007012:	2302      	movs	r3, #2
  }
}
 8007014:	4618      	mov	r0, r3
 8007016:	3718      	adds	r7, #24
 8007018:	46bd      	mov	sp, r7
 800701a:	bd80      	pop	{r7, pc}
 800701c:	80002400 	.word	0x80002400
 8007020:	fe00e800 	.word	0xfe00e800

08007024 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b08a      	sub	sp, #40	; 0x28
 8007028:	af02      	add	r7, sp, #8
 800702a:	60f8      	str	r0, [r7, #12]
 800702c:	607a      	str	r2, [r7, #4]
 800702e:	603b      	str	r3, [r7, #0]
 8007030:	460b      	mov	r3, r1
 8007032:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8007034:	2300      	movs	r3, #0
 8007036:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800703e:	b2db      	uxtb	r3, r3
 8007040:	2b20      	cmp	r3, #32
 8007042:	f040 80f1 	bne.w	8007228 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	699b      	ldr	r3, [r3, #24]
 800704c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007050:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007054:	d101      	bne.n	800705a <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8007056:	2302      	movs	r3, #2
 8007058:	e0e7      	b.n	800722a <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007060:	2b01      	cmp	r3, #1
 8007062:	d101      	bne.n	8007068 <HAL_I2C_IsDeviceReady+0x44>
 8007064:	2302      	movs	r3, #2
 8007066:	e0e0      	b.n	800722a <HAL_I2C_IsDeviceReady+0x206>
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	2201      	movs	r2, #1
 800706c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	2224      	movs	r2, #36	; 0x24
 8007074:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	2200      	movs	r2, #0
 800707c:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	68db      	ldr	r3, [r3, #12]
 8007082:	2b01      	cmp	r3, #1
 8007084:	d107      	bne.n	8007096 <HAL_I2C_IsDeviceReady+0x72>
 8007086:	897b      	ldrh	r3, [r7, #10]
 8007088:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800708c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007090:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007094:	e004      	b.n	80070a0 <HAL_I2C_IsDeviceReady+0x7c>
 8007096:	897b      	ldrh	r3, [r7, #10]
 8007098:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800709c:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 80070a0:	68fa      	ldr	r2, [r7, #12]
 80070a2:	6812      	ldr	r2, [r2, #0]
 80070a4:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80070a6:	f7fd fee3 	bl	8004e70 <HAL_GetTick>
 80070aa:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	699b      	ldr	r3, [r3, #24]
 80070b2:	f003 0320 	and.w	r3, r3, #32
 80070b6:	2b20      	cmp	r3, #32
 80070b8:	bf0c      	ite	eq
 80070ba:	2301      	moveq	r3, #1
 80070bc:	2300      	movne	r3, #0
 80070be:	b2db      	uxtb	r3, r3
 80070c0:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	699b      	ldr	r3, [r3, #24]
 80070c8:	f003 0310 	and.w	r3, r3, #16
 80070cc:	2b10      	cmp	r3, #16
 80070ce:	bf0c      	ite	eq
 80070d0:	2301      	moveq	r3, #1
 80070d2:	2300      	movne	r3, #0
 80070d4:	b2db      	uxtb	r3, r3
 80070d6:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80070d8:	e034      	b.n	8007144 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070e0:	d01a      	beq.n	8007118 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80070e2:	f7fd fec5 	bl	8004e70 <HAL_GetTick>
 80070e6:	4602      	mov	r2, r0
 80070e8:	69bb      	ldr	r3, [r7, #24]
 80070ea:	1ad3      	subs	r3, r2, r3
 80070ec:	683a      	ldr	r2, [r7, #0]
 80070ee:	429a      	cmp	r2, r3
 80070f0:	d302      	bcc.n	80070f8 <HAL_I2C_IsDeviceReady+0xd4>
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d10f      	bne.n	8007118 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	2220      	movs	r2, #32
 80070fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007104:	f043 0220 	orr.w	r2, r3, #32
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	2200      	movs	r2, #0
 8007110:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8007114:	2301      	movs	r3, #1
 8007116:	e088      	b.n	800722a <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	699b      	ldr	r3, [r3, #24]
 800711e:	f003 0320 	and.w	r3, r3, #32
 8007122:	2b20      	cmp	r3, #32
 8007124:	bf0c      	ite	eq
 8007126:	2301      	moveq	r3, #1
 8007128:	2300      	movne	r3, #0
 800712a:	b2db      	uxtb	r3, r3
 800712c:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	699b      	ldr	r3, [r3, #24]
 8007134:	f003 0310 	and.w	r3, r3, #16
 8007138:	2b10      	cmp	r3, #16
 800713a:	bf0c      	ite	eq
 800713c:	2301      	moveq	r3, #1
 800713e:	2300      	movne	r3, #0
 8007140:	b2db      	uxtb	r3, r3
 8007142:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8007144:	7ffb      	ldrb	r3, [r7, #31]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d102      	bne.n	8007150 <HAL_I2C_IsDeviceReady+0x12c>
 800714a:	7fbb      	ldrb	r3, [r7, #30]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d0c4      	beq.n	80070da <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	699b      	ldr	r3, [r3, #24]
 8007156:	f003 0310 	and.w	r3, r3, #16
 800715a:	2b10      	cmp	r3, #16
 800715c:	d01a      	beq.n	8007194 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800715e:	69bb      	ldr	r3, [r7, #24]
 8007160:	9300      	str	r3, [sp, #0]
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	2200      	movs	r2, #0
 8007166:	2120      	movs	r1, #32
 8007168:	68f8      	ldr	r0, [r7, #12]
 800716a:	f000 f93d 	bl	80073e8 <I2C_WaitOnFlagUntilTimeout>
 800716e:	4603      	mov	r3, r0
 8007170:	2b00      	cmp	r3, #0
 8007172:	d001      	beq.n	8007178 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8007174:	2301      	movs	r3, #1
 8007176:	e058      	b.n	800722a <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	2220      	movs	r2, #32
 800717e:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	2220      	movs	r2, #32
 8007184:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	2200      	movs	r2, #0
 800718c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8007190:	2300      	movs	r3, #0
 8007192:	e04a      	b.n	800722a <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8007194:	69bb      	ldr	r3, [r7, #24]
 8007196:	9300      	str	r3, [sp, #0]
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	2200      	movs	r2, #0
 800719c:	2120      	movs	r1, #32
 800719e:	68f8      	ldr	r0, [r7, #12]
 80071a0:	f000 f922 	bl	80073e8 <I2C_WaitOnFlagUntilTimeout>
 80071a4:	4603      	mov	r3, r0
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d001      	beq.n	80071ae <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 80071aa:	2301      	movs	r3, #1
 80071ac:	e03d      	b.n	800722a <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	2210      	movs	r2, #16
 80071b4:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	2220      	movs	r2, #32
 80071bc:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	687a      	ldr	r2, [r7, #4]
 80071c2:	429a      	cmp	r2, r3
 80071c4:	d118      	bne.n	80071f8 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	685a      	ldr	r2, [r3, #4]
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80071d4:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80071d6:	69bb      	ldr	r3, [r7, #24]
 80071d8:	9300      	str	r3, [sp, #0]
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	2200      	movs	r2, #0
 80071de:	2120      	movs	r1, #32
 80071e0:	68f8      	ldr	r0, [r7, #12]
 80071e2:	f000 f901 	bl	80073e8 <I2C_WaitOnFlagUntilTimeout>
 80071e6:	4603      	mov	r3, r0
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d001      	beq.n	80071f0 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 80071ec:	2301      	movs	r3, #1
 80071ee:	e01c      	b.n	800722a <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	2220      	movs	r2, #32
 80071f6:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80071f8:	697b      	ldr	r3, [r7, #20]
 80071fa:	3301      	adds	r3, #1
 80071fc:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80071fe:	697b      	ldr	r3, [r7, #20]
 8007200:	687a      	ldr	r2, [r7, #4]
 8007202:	429a      	cmp	r2, r3
 8007204:	f63f af3b 	bhi.w	800707e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2220      	movs	r2, #32
 800720c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007214:	f043 0220 	orr.w	r2, r3, #32
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	2200      	movs	r2, #0
 8007220:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8007224:	2301      	movs	r3, #1
 8007226:	e000      	b.n	800722a <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8007228:	2302      	movs	r3, #2
  }
}
 800722a:	4618      	mov	r0, r3
 800722c:	3720      	adds	r7, #32
 800722e:	46bd      	mov	sp, r7
 8007230:	bd80      	pop	{r7, pc}

08007232 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8007232:	b480      	push	{r7}
 8007234:	b083      	sub	sp, #12
 8007236:	af00      	add	r7, sp, #0
 8007238:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007240:	b2db      	uxtb	r3, r3
}
 8007242:	4618      	mov	r0, r3
 8007244:	370c      	adds	r7, #12
 8007246:	46bd      	mov	sp, r7
 8007248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724c:	4770      	bx	lr
	...

08007250 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b086      	sub	sp, #24
 8007254:	af02      	add	r7, sp, #8
 8007256:	60f8      	str	r0, [r7, #12]
 8007258:	4608      	mov	r0, r1
 800725a:	4611      	mov	r1, r2
 800725c:	461a      	mov	r2, r3
 800725e:	4603      	mov	r3, r0
 8007260:	817b      	strh	r3, [r7, #10]
 8007262:	460b      	mov	r3, r1
 8007264:	813b      	strh	r3, [r7, #8]
 8007266:	4613      	mov	r3, r2
 8007268:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800726a:	88fb      	ldrh	r3, [r7, #6]
 800726c:	b2da      	uxtb	r2, r3
 800726e:	8979      	ldrh	r1, [r7, #10]
 8007270:	4b20      	ldr	r3, [pc, #128]	; (80072f4 <I2C_RequestMemoryWrite+0xa4>)
 8007272:	9300      	str	r3, [sp, #0]
 8007274:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007278:	68f8      	ldr	r0, [r7, #12]
 800727a:	f000 fa5d 	bl	8007738 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800727e:	69fa      	ldr	r2, [r7, #28]
 8007280:	69b9      	ldr	r1, [r7, #24]
 8007282:	68f8      	ldr	r0, [r7, #12]
 8007284:	f000 f8f0 	bl	8007468 <I2C_WaitOnTXISFlagUntilTimeout>
 8007288:	4603      	mov	r3, r0
 800728a:	2b00      	cmp	r3, #0
 800728c:	d001      	beq.n	8007292 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800728e:	2301      	movs	r3, #1
 8007290:	e02c      	b.n	80072ec <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007292:	88fb      	ldrh	r3, [r7, #6]
 8007294:	2b01      	cmp	r3, #1
 8007296:	d105      	bne.n	80072a4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007298:	893b      	ldrh	r3, [r7, #8]
 800729a:	b2da      	uxtb	r2, r3
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	629a      	str	r2, [r3, #40]	; 0x28
 80072a2:	e015      	b.n	80072d0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80072a4:	893b      	ldrh	r3, [r7, #8]
 80072a6:	0a1b      	lsrs	r3, r3, #8
 80072a8:	b29b      	uxth	r3, r3
 80072aa:	b2da      	uxtb	r2, r3
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80072b2:	69fa      	ldr	r2, [r7, #28]
 80072b4:	69b9      	ldr	r1, [r7, #24]
 80072b6:	68f8      	ldr	r0, [r7, #12]
 80072b8:	f000 f8d6 	bl	8007468 <I2C_WaitOnTXISFlagUntilTimeout>
 80072bc:	4603      	mov	r3, r0
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d001      	beq.n	80072c6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80072c2:	2301      	movs	r3, #1
 80072c4:	e012      	b.n	80072ec <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80072c6:	893b      	ldrh	r3, [r7, #8]
 80072c8:	b2da      	uxtb	r2, r3
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80072d0:	69fb      	ldr	r3, [r7, #28]
 80072d2:	9300      	str	r3, [sp, #0]
 80072d4:	69bb      	ldr	r3, [r7, #24]
 80072d6:	2200      	movs	r2, #0
 80072d8:	2180      	movs	r1, #128	; 0x80
 80072da:	68f8      	ldr	r0, [r7, #12]
 80072dc:	f000 f884 	bl	80073e8 <I2C_WaitOnFlagUntilTimeout>
 80072e0:	4603      	mov	r3, r0
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d001      	beq.n	80072ea <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80072e6:	2301      	movs	r3, #1
 80072e8:	e000      	b.n	80072ec <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80072ea:	2300      	movs	r3, #0
}
 80072ec:	4618      	mov	r0, r3
 80072ee:	3710      	adds	r7, #16
 80072f0:	46bd      	mov	sp, r7
 80072f2:	bd80      	pop	{r7, pc}
 80072f4:	80002000 	.word	0x80002000

080072f8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b086      	sub	sp, #24
 80072fc:	af02      	add	r7, sp, #8
 80072fe:	60f8      	str	r0, [r7, #12]
 8007300:	4608      	mov	r0, r1
 8007302:	4611      	mov	r1, r2
 8007304:	461a      	mov	r2, r3
 8007306:	4603      	mov	r3, r0
 8007308:	817b      	strh	r3, [r7, #10]
 800730a:	460b      	mov	r3, r1
 800730c:	813b      	strh	r3, [r7, #8]
 800730e:	4613      	mov	r3, r2
 8007310:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007312:	88fb      	ldrh	r3, [r7, #6]
 8007314:	b2da      	uxtb	r2, r3
 8007316:	8979      	ldrh	r1, [r7, #10]
 8007318:	4b20      	ldr	r3, [pc, #128]	; (800739c <I2C_RequestMemoryRead+0xa4>)
 800731a:	9300      	str	r3, [sp, #0]
 800731c:	2300      	movs	r3, #0
 800731e:	68f8      	ldr	r0, [r7, #12]
 8007320:	f000 fa0a 	bl	8007738 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007324:	69fa      	ldr	r2, [r7, #28]
 8007326:	69b9      	ldr	r1, [r7, #24]
 8007328:	68f8      	ldr	r0, [r7, #12]
 800732a:	f000 f89d 	bl	8007468 <I2C_WaitOnTXISFlagUntilTimeout>
 800732e:	4603      	mov	r3, r0
 8007330:	2b00      	cmp	r3, #0
 8007332:	d001      	beq.n	8007338 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8007334:	2301      	movs	r3, #1
 8007336:	e02c      	b.n	8007392 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007338:	88fb      	ldrh	r3, [r7, #6]
 800733a:	2b01      	cmp	r3, #1
 800733c:	d105      	bne.n	800734a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800733e:	893b      	ldrh	r3, [r7, #8]
 8007340:	b2da      	uxtb	r2, r3
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	629a      	str	r2, [r3, #40]	; 0x28
 8007348:	e015      	b.n	8007376 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800734a:	893b      	ldrh	r3, [r7, #8]
 800734c:	0a1b      	lsrs	r3, r3, #8
 800734e:	b29b      	uxth	r3, r3
 8007350:	b2da      	uxtb	r2, r3
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007358:	69fa      	ldr	r2, [r7, #28]
 800735a:	69b9      	ldr	r1, [r7, #24]
 800735c:	68f8      	ldr	r0, [r7, #12]
 800735e:	f000 f883 	bl	8007468 <I2C_WaitOnTXISFlagUntilTimeout>
 8007362:	4603      	mov	r3, r0
 8007364:	2b00      	cmp	r3, #0
 8007366:	d001      	beq.n	800736c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8007368:	2301      	movs	r3, #1
 800736a:	e012      	b.n	8007392 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800736c:	893b      	ldrh	r3, [r7, #8]
 800736e:	b2da      	uxtb	r2, r3
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8007376:	69fb      	ldr	r3, [r7, #28]
 8007378:	9300      	str	r3, [sp, #0]
 800737a:	69bb      	ldr	r3, [r7, #24]
 800737c:	2200      	movs	r2, #0
 800737e:	2140      	movs	r1, #64	; 0x40
 8007380:	68f8      	ldr	r0, [r7, #12]
 8007382:	f000 f831 	bl	80073e8 <I2C_WaitOnFlagUntilTimeout>
 8007386:	4603      	mov	r3, r0
 8007388:	2b00      	cmp	r3, #0
 800738a:	d001      	beq.n	8007390 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800738c:	2301      	movs	r3, #1
 800738e:	e000      	b.n	8007392 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8007390:	2300      	movs	r3, #0
}
 8007392:	4618      	mov	r0, r3
 8007394:	3710      	adds	r7, #16
 8007396:	46bd      	mov	sp, r7
 8007398:	bd80      	pop	{r7, pc}
 800739a:	bf00      	nop
 800739c:	80002000 	.word	0x80002000

080073a0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80073a0:	b480      	push	{r7}
 80073a2:	b083      	sub	sp, #12
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	699b      	ldr	r3, [r3, #24]
 80073ae:	f003 0302 	and.w	r3, r3, #2
 80073b2:	2b02      	cmp	r3, #2
 80073b4:	d103      	bne.n	80073be <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	2200      	movs	r2, #0
 80073bc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	699b      	ldr	r3, [r3, #24]
 80073c4:	f003 0301 	and.w	r3, r3, #1
 80073c8:	2b01      	cmp	r3, #1
 80073ca:	d007      	beq.n	80073dc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	699a      	ldr	r2, [r3, #24]
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f042 0201 	orr.w	r2, r2, #1
 80073da:	619a      	str	r2, [r3, #24]
  }
}
 80073dc:	bf00      	nop
 80073de:	370c      	adds	r7, #12
 80073e0:	46bd      	mov	sp, r7
 80073e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e6:	4770      	bx	lr

080073e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b084      	sub	sp, #16
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	60f8      	str	r0, [r7, #12]
 80073f0:	60b9      	str	r1, [r7, #8]
 80073f2:	603b      	str	r3, [r7, #0]
 80073f4:	4613      	mov	r3, r2
 80073f6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80073f8:	e022      	b.n	8007440 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007400:	d01e      	beq.n	8007440 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007402:	f7fd fd35 	bl	8004e70 <HAL_GetTick>
 8007406:	4602      	mov	r2, r0
 8007408:	69bb      	ldr	r3, [r7, #24]
 800740a:	1ad3      	subs	r3, r2, r3
 800740c:	683a      	ldr	r2, [r7, #0]
 800740e:	429a      	cmp	r2, r3
 8007410:	d302      	bcc.n	8007418 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d113      	bne.n	8007440 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800741c:	f043 0220 	orr.w	r2, r3, #32
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	2220      	movs	r2, #32
 8007428:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	2200      	movs	r2, #0
 8007430:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	2200      	movs	r2, #0
 8007438:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800743c:	2301      	movs	r3, #1
 800743e:	e00f      	b.n	8007460 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	699a      	ldr	r2, [r3, #24]
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	4013      	ands	r3, r2
 800744a:	68ba      	ldr	r2, [r7, #8]
 800744c:	429a      	cmp	r2, r3
 800744e:	bf0c      	ite	eq
 8007450:	2301      	moveq	r3, #1
 8007452:	2300      	movne	r3, #0
 8007454:	b2db      	uxtb	r3, r3
 8007456:	461a      	mov	r2, r3
 8007458:	79fb      	ldrb	r3, [r7, #7]
 800745a:	429a      	cmp	r2, r3
 800745c:	d0cd      	beq.n	80073fa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800745e:	2300      	movs	r3, #0
}
 8007460:	4618      	mov	r0, r3
 8007462:	3710      	adds	r7, #16
 8007464:	46bd      	mov	sp, r7
 8007466:	bd80      	pop	{r7, pc}

08007468 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b084      	sub	sp, #16
 800746c:	af00      	add	r7, sp, #0
 800746e:	60f8      	str	r0, [r7, #12]
 8007470:	60b9      	str	r1, [r7, #8]
 8007472:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007474:	e02c      	b.n	80074d0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007476:	687a      	ldr	r2, [r7, #4]
 8007478:	68b9      	ldr	r1, [r7, #8]
 800747a:	68f8      	ldr	r0, [r7, #12]
 800747c:	f000 f870 	bl	8007560 <I2C_IsErrorOccurred>
 8007480:	4603      	mov	r3, r0
 8007482:	2b00      	cmp	r3, #0
 8007484:	d001      	beq.n	800748a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007486:	2301      	movs	r3, #1
 8007488:	e02a      	b.n	80074e0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007490:	d01e      	beq.n	80074d0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007492:	f7fd fced 	bl	8004e70 <HAL_GetTick>
 8007496:	4602      	mov	r2, r0
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	1ad3      	subs	r3, r2, r3
 800749c:	68ba      	ldr	r2, [r7, #8]
 800749e:	429a      	cmp	r2, r3
 80074a0:	d302      	bcc.n	80074a8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d113      	bne.n	80074d0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074ac:	f043 0220 	orr.w	r2, r3, #32
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	2220      	movs	r2, #32
 80074b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	2200      	movs	r2, #0
 80074c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	2200      	movs	r2, #0
 80074c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80074cc:	2301      	movs	r3, #1
 80074ce:	e007      	b.n	80074e0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	699b      	ldr	r3, [r3, #24]
 80074d6:	f003 0302 	and.w	r3, r3, #2
 80074da:	2b02      	cmp	r3, #2
 80074dc:	d1cb      	bne.n	8007476 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80074de:	2300      	movs	r3, #0
}
 80074e0:	4618      	mov	r0, r3
 80074e2:	3710      	adds	r7, #16
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd80      	pop	{r7, pc}

080074e8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b084      	sub	sp, #16
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	60f8      	str	r0, [r7, #12]
 80074f0:	60b9      	str	r1, [r7, #8]
 80074f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80074f4:	e028      	b.n	8007548 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80074f6:	687a      	ldr	r2, [r7, #4]
 80074f8:	68b9      	ldr	r1, [r7, #8]
 80074fa:	68f8      	ldr	r0, [r7, #12]
 80074fc:	f000 f830 	bl	8007560 <I2C_IsErrorOccurred>
 8007500:	4603      	mov	r3, r0
 8007502:	2b00      	cmp	r3, #0
 8007504:	d001      	beq.n	800750a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007506:	2301      	movs	r3, #1
 8007508:	e026      	b.n	8007558 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800750a:	f7fd fcb1 	bl	8004e70 <HAL_GetTick>
 800750e:	4602      	mov	r2, r0
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	1ad3      	subs	r3, r2, r3
 8007514:	68ba      	ldr	r2, [r7, #8]
 8007516:	429a      	cmp	r2, r3
 8007518:	d302      	bcc.n	8007520 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d113      	bne.n	8007548 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007524:	f043 0220 	orr.w	r2, r3, #32
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	2220      	movs	r2, #32
 8007530:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	2200      	movs	r2, #0
 8007538:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	2200      	movs	r2, #0
 8007540:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8007544:	2301      	movs	r3, #1
 8007546:	e007      	b.n	8007558 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	699b      	ldr	r3, [r3, #24]
 800754e:	f003 0320 	and.w	r3, r3, #32
 8007552:	2b20      	cmp	r3, #32
 8007554:	d1cf      	bne.n	80074f6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007556:	2300      	movs	r3, #0
}
 8007558:	4618      	mov	r0, r3
 800755a:	3710      	adds	r7, #16
 800755c:	46bd      	mov	sp, r7
 800755e:	bd80      	pop	{r7, pc}

08007560 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b08a      	sub	sp, #40	; 0x28
 8007564:	af00      	add	r7, sp, #0
 8007566:	60f8      	str	r0, [r7, #12]
 8007568:	60b9      	str	r1, [r7, #8]
 800756a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800756c:	2300      	movs	r3, #0
 800756e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	699b      	ldr	r3, [r3, #24]
 8007578:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800757a:	2300      	movs	r3, #0
 800757c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007582:	69bb      	ldr	r3, [r7, #24]
 8007584:	f003 0310 	and.w	r3, r3, #16
 8007588:	2b00      	cmp	r3, #0
 800758a:	d075      	beq.n	8007678 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	2210      	movs	r2, #16
 8007592:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007594:	e056      	b.n	8007644 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007596:	68bb      	ldr	r3, [r7, #8]
 8007598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800759c:	d052      	beq.n	8007644 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800759e:	f7fd fc67 	bl	8004e70 <HAL_GetTick>
 80075a2:	4602      	mov	r2, r0
 80075a4:	69fb      	ldr	r3, [r7, #28]
 80075a6:	1ad3      	subs	r3, r2, r3
 80075a8:	68ba      	ldr	r2, [r7, #8]
 80075aa:	429a      	cmp	r2, r3
 80075ac:	d302      	bcc.n	80075b4 <I2C_IsErrorOccurred+0x54>
 80075ae:	68bb      	ldr	r3, [r7, #8]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d147      	bne.n	8007644 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	685b      	ldr	r3, [r3, #4]
 80075ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80075be:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80075c6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	699b      	ldr	r3, [r3, #24]
 80075ce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80075d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80075d6:	d12e      	bne.n	8007636 <I2C_IsErrorOccurred+0xd6>
 80075d8:	697b      	ldr	r3, [r7, #20]
 80075da:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80075de:	d02a      	beq.n	8007636 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80075e0:	7cfb      	ldrb	r3, [r7, #19]
 80075e2:	2b20      	cmp	r3, #32
 80075e4:	d027      	beq.n	8007636 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	685a      	ldr	r2, [r3, #4]
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80075f4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80075f6:	f7fd fc3b 	bl	8004e70 <HAL_GetTick>
 80075fa:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80075fc:	e01b      	b.n	8007636 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80075fe:	f7fd fc37 	bl	8004e70 <HAL_GetTick>
 8007602:	4602      	mov	r2, r0
 8007604:	69fb      	ldr	r3, [r7, #28]
 8007606:	1ad3      	subs	r3, r2, r3
 8007608:	2b19      	cmp	r3, #25
 800760a:	d914      	bls.n	8007636 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007610:	f043 0220 	orr.w	r2, r3, #32
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	2220      	movs	r2, #32
 800761c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	2200      	movs	r2, #0
 8007624:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	2200      	movs	r2, #0
 800762c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8007630:	2301      	movs	r3, #1
 8007632:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	699b      	ldr	r3, [r3, #24]
 800763c:	f003 0320 	and.w	r3, r3, #32
 8007640:	2b20      	cmp	r3, #32
 8007642:	d1dc      	bne.n	80075fe <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	699b      	ldr	r3, [r3, #24]
 800764a:	f003 0320 	and.w	r3, r3, #32
 800764e:	2b20      	cmp	r3, #32
 8007650:	d003      	beq.n	800765a <I2C_IsErrorOccurred+0xfa>
 8007652:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007656:	2b00      	cmp	r3, #0
 8007658:	d09d      	beq.n	8007596 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800765a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800765e:	2b00      	cmp	r3, #0
 8007660:	d103      	bne.n	800766a <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	2220      	movs	r2, #32
 8007668:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800766a:	6a3b      	ldr	r3, [r7, #32]
 800766c:	f043 0304 	orr.w	r3, r3, #4
 8007670:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007672:	2301      	movs	r3, #1
 8007674:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	699b      	ldr	r3, [r3, #24]
 800767e:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007680:	69bb      	ldr	r3, [r7, #24]
 8007682:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007686:	2b00      	cmp	r3, #0
 8007688:	d00b      	beq.n	80076a2 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800768a:	6a3b      	ldr	r3, [r7, #32]
 800768c:	f043 0301 	orr.w	r3, r3, #1
 8007690:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f44f 7280 	mov.w	r2, #256	; 0x100
 800769a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800769c:	2301      	movs	r3, #1
 800769e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80076a2:	69bb      	ldr	r3, [r7, #24]
 80076a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d00b      	beq.n	80076c4 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80076ac:	6a3b      	ldr	r3, [r7, #32]
 80076ae:	f043 0308 	orr.w	r3, r3, #8
 80076b2:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80076bc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80076be:	2301      	movs	r3, #1
 80076c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80076c4:	69bb      	ldr	r3, [r7, #24]
 80076c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d00b      	beq.n	80076e6 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80076ce:	6a3b      	ldr	r3, [r7, #32]
 80076d0:	f043 0302 	orr.w	r3, r3, #2
 80076d4:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80076de:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80076e0:	2301      	movs	r3, #1
 80076e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80076e6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d01c      	beq.n	8007728 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80076ee:	68f8      	ldr	r0, [r7, #12]
 80076f0:	f7ff fe56 	bl	80073a0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	6859      	ldr	r1, [r3, #4]
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681a      	ldr	r2, [r3, #0]
 80076fe:	4b0d      	ldr	r3, [pc, #52]	; (8007734 <I2C_IsErrorOccurred+0x1d4>)
 8007700:	400b      	ands	r3, r1
 8007702:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007708:	6a3b      	ldr	r3, [r7, #32]
 800770a:	431a      	orrs	r2, r3
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	2220      	movs	r2, #32
 8007714:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	2200      	movs	r2, #0
 800771c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	2200      	movs	r2, #0
 8007724:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8007728:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800772c:	4618      	mov	r0, r3
 800772e:	3728      	adds	r7, #40	; 0x28
 8007730:	46bd      	mov	sp, r7
 8007732:	bd80      	pop	{r7, pc}
 8007734:	fe00e800 	.word	0xfe00e800

08007738 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007738:	b480      	push	{r7}
 800773a:	b087      	sub	sp, #28
 800773c:	af00      	add	r7, sp, #0
 800773e:	60f8      	str	r0, [r7, #12]
 8007740:	607b      	str	r3, [r7, #4]
 8007742:	460b      	mov	r3, r1
 8007744:	817b      	strh	r3, [r7, #10]
 8007746:	4613      	mov	r3, r2
 8007748:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800774a:	897b      	ldrh	r3, [r7, #10]
 800774c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007750:	7a7b      	ldrb	r3, [r7, #9]
 8007752:	041b      	lsls	r3, r3, #16
 8007754:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007758:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800775e:	6a3b      	ldr	r3, [r7, #32]
 8007760:	4313      	orrs	r3, r2
 8007762:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007766:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	685a      	ldr	r2, [r3, #4]
 800776e:	6a3b      	ldr	r3, [r7, #32]
 8007770:	0d5b      	lsrs	r3, r3, #21
 8007772:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8007776:	4b08      	ldr	r3, [pc, #32]	; (8007798 <I2C_TransferConfig+0x60>)
 8007778:	430b      	orrs	r3, r1
 800777a:	43db      	mvns	r3, r3
 800777c:	ea02 0103 	and.w	r1, r2, r3
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	697a      	ldr	r2, [r7, #20]
 8007786:	430a      	orrs	r2, r1
 8007788:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800778a:	bf00      	nop
 800778c:	371c      	adds	r7, #28
 800778e:	46bd      	mov	sp, r7
 8007790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007794:	4770      	bx	lr
 8007796:	bf00      	nop
 8007798:	03ff63ff 	.word	0x03ff63ff

0800779c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800779c:	b480      	push	{r7}
 800779e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80077a0:	4b04      	ldr	r3, [pc, #16]	; (80077b4 <HAL_PWREx_GetVoltageRange+0x18>)
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80077a8:	4618      	mov	r0, r3
 80077aa:	46bd      	mov	sp, r7
 80077ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b0:	4770      	bx	lr
 80077b2:	bf00      	nop
 80077b4:	40007000 	.word	0x40007000

080077b8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b085      	sub	sp, #20
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80077c6:	d130      	bne.n	800782a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80077c8:	4b23      	ldr	r3, [pc, #140]	; (8007858 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80077d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80077d4:	d038      	beq.n	8007848 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80077d6:	4b20      	ldr	r3, [pc, #128]	; (8007858 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80077de:	4a1e      	ldr	r2, [pc, #120]	; (8007858 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80077e0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80077e4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80077e6:	4b1d      	ldr	r3, [pc, #116]	; (800785c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	2232      	movs	r2, #50	; 0x32
 80077ec:	fb02 f303 	mul.w	r3, r2, r3
 80077f0:	4a1b      	ldr	r2, [pc, #108]	; (8007860 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80077f2:	fba2 2303 	umull	r2, r3, r2, r3
 80077f6:	0c9b      	lsrs	r3, r3, #18
 80077f8:	3301      	adds	r3, #1
 80077fa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80077fc:	e002      	b.n	8007804 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	3b01      	subs	r3, #1
 8007802:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007804:	4b14      	ldr	r3, [pc, #80]	; (8007858 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007806:	695b      	ldr	r3, [r3, #20]
 8007808:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800780c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007810:	d102      	bne.n	8007818 <HAL_PWREx_ControlVoltageScaling+0x60>
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	2b00      	cmp	r3, #0
 8007816:	d1f2      	bne.n	80077fe <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007818:	4b0f      	ldr	r3, [pc, #60]	; (8007858 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800781a:	695b      	ldr	r3, [r3, #20]
 800781c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007820:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007824:	d110      	bne.n	8007848 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8007826:	2303      	movs	r3, #3
 8007828:	e00f      	b.n	800784a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800782a:	4b0b      	ldr	r3, [pc, #44]	; (8007858 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007832:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007836:	d007      	beq.n	8007848 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007838:	4b07      	ldr	r3, [pc, #28]	; (8007858 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007840:	4a05      	ldr	r2, [pc, #20]	; (8007858 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007842:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007846:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8007848:	2300      	movs	r3, #0
}
 800784a:	4618      	mov	r0, r3
 800784c:	3714      	adds	r7, #20
 800784e:	46bd      	mov	sp, r7
 8007850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007854:	4770      	bx	lr
 8007856:	bf00      	nop
 8007858:	40007000 	.word	0x40007000
 800785c:	200000f0 	.word	0x200000f0
 8007860:	431bde83 	.word	0x431bde83

08007864 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8007864:	b480      	push	{r7}
 8007866:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8007868:	4b05      	ldr	r3, [pc, #20]	; (8007880 <HAL_PWREx_EnableVddIO2+0x1c>)
 800786a:	685b      	ldr	r3, [r3, #4]
 800786c:	4a04      	ldr	r2, [pc, #16]	; (8007880 <HAL_PWREx_EnableVddIO2+0x1c>)
 800786e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007872:	6053      	str	r3, [r2, #4]
}
 8007874:	bf00      	nop
 8007876:	46bd      	mov	sp, r7
 8007878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787c:	4770      	bx	lr
 800787e:	bf00      	nop
 8007880:	40007000 	.word	0x40007000

08007884 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007884:	b580      	push	{r7, lr}
 8007886:	b088      	sub	sp, #32
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d102      	bne.n	8007898 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007892:	2301      	movs	r3, #1
 8007894:	f000 bc08 	b.w	80080a8 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007898:	4b96      	ldr	r3, [pc, #600]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 800789a:	689b      	ldr	r3, [r3, #8]
 800789c:	f003 030c 	and.w	r3, r3, #12
 80078a0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80078a2:	4b94      	ldr	r3, [pc, #592]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 80078a4:	68db      	ldr	r3, [r3, #12]
 80078a6:	f003 0303 	and.w	r3, r3, #3
 80078aa:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f003 0310 	and.w	r3, r3, #16
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	f000 80e4 	beq.w	8007a82 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80078ba:	69bb      	ldr	r3, [r7, #24]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d007      	beq.n	80078d0 <HAL_RCC_OscConfig+0x4c>
 80078c0:	69bb      	ldr	r3, [r7, #24]
 80078c2:	2b0c      	cmp	r3, #12
 80078c4:	f040 808b 	bne.w	80079de <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	2b01      	cmp	r3, #1
 80078cc:	f040 8087 	bne.w	80079de <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80078d0:	4b88      	ldr	r3, [pc, #544]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f003 0302 	and.w	r3, r3, #2
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d005      	beq.n	80078e8 <HAL_RCC_OscConfig+0x64>
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	699b      	ldr	r3, [r3, #24]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d101      	bne.n	80078e8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80078e4:	2301      	movs	r3, #1
 80078e6:	e3df      	b.n	80080a8 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6a1a      	ldr	r2, [r3, #32]
 80078ec:	4b81      	ldr	r3, [pc, #516]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	f003 0308 	and.w	r3, r3, #8
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d004      	beq.n	8007902 <HAL_RCC_OscConfig+0x7e>
 80078f8:	4b7e      	ldr	r3, [pc, #504]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007900:	e005      	b.n	800790e <HAL_RCC_OscConfig+0x8a>
 8007902:	4b7c      	ldr	r3, [pc, #496]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007904:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007908:	091b      	lsrs	r3, r3, #4
 800790a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800790e:	4293      	cmp	r3, r2
 8007910:	d223      	bcs.n	800795a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6a1b      	ldr	r3, [r3, #32]
 8007916:	4618      	mov	r0, r3
 8007918:	f000 fdc6 	bl	80084a8 <RCC_SetFlashLatencyFromMSIRange>
 800791c:	4603      	mov	r3, r0
 800791e:	2b00      	cmp	r3, #0
 8007920:	d001      	beq.n	8007926 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8007922:	2301      	movs	r3, #1
 8007924:	e3c0      	b.n	80080a8 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007926:	4b73      	ldr	r3, [pc, #460]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4a72      	ldr	r2, [pc, #456]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 800792c:	f043 0308 	orr.w	r3, r3, #8
 8007930:	6013      	str	r3, [r2, #0]
 8007932:	4b70      	ldr	r3, [pc, #448]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6a1b      	ldr	r3, [r3, #32]
 800793e:	496d      	ldr	r1, [pc, #436]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007940:	4313      	orrs	r3, r2
 8007942:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007944:	4b6b      	ldr	r3, [pc, #428]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007946:	685b      	ldr	r3, [r3, #4]
 8007948:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	69db      	ldr	r3, [r3, #28]
 8007950:	021b      	lsls	r3, r3, #8
 8007952:	4968      	ldr	r1, [pc, #416]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007954:	4313      	orrs	r3, r2
 8007956:	604b      	str	r3, [r1, #4]
 8007958:	e025      	b.n	80079a6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800795a:	4b66      	ldr	r3, [pc, #408]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	4a65      	ldr	r2, [pc, #404]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007960:	f043 0308 	orr.w	r3, r3, #8
 8007964:	6013      	str	r3, [r2, #0]
 8007966:	4b63      	ldr	r3, [pc, #396]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6a1b      	ldr	r3, [r3, #32]
 8007972:	4960      	ldr	r1, [pc, #384]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007974:	4313      	orrs	r3, r2
 8007976:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007978:	4b5e      	ldr	r3, [pc, #376]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 800797a:	685b      	ldr	r3, [r3, #4]
 800797c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	69db      	ldr	r3, [r3, #28]
 8007984:	021b      	lsls	r3, r3, #8
 8007986:	495b      	ldr	r1, [pc, #364]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007988:	4313      	orrs	r3, r2
 800798a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800798c:	69bb      	ldr	r3, [r7, #24]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d109      	bne.n	80079a6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6a1b      	ldr	r3, [r3, #32]
 8007996:	4618      	mov	r0, r3
 8007998:	f000 fd86 	bl	80084a8 <RCC_SetFlashLatencyFromMSIRange>
 800799c:	4603      	mov	r3, r0
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d001      	beq.n	80079a6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80079a2:	2301      	movs	r3, #1
 80079a4:	e380      	b.n	80080a8 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80079a6:	f000 fcbb 	bl	8008320 <HAL_RCC_GetSysClockFreq>
 80079aa:	4602      	mov	r2, r0
 80079ac:	4b51      	ldr	r3, [pc, #324]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 80079ae:	689b      	ldr	r3, [r3, #8]
 80079b0:	091b      	lsrs	r3, r3, #4
 80079b2:	f003 030f 	and.w	r3, r3, #15
 80079b6:	4950      	ldr	r1, [pc, #320]	; (8007af8 <HAL_RCC_OscConfig+0x274>)
 80079b8:	5ccb      	ldrb	r3, [r1, r3]
 80079ba:	f003 031f 	and.w	r3, r3, #31
 80079be:	fa22 f303 	lsr.w	r3, r2, r3
 80079c2:	4a4e      	ldr	r2, [pc, #312]	; (8007afc <HAL_RCC_OscConfig+0x278>)
 80079c4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80079c6:	4b4e      	ldr	r3, [pc, #312]	; (8007b00 <HAL_RCC_OscConfig+0x27c>)
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	4618      	mov	r0, r3
 80079cc:	f7fd fa00 	bl	8004dd0 <HAL_InitTick>
 80079d0:	4603      	mov	r3, r0
 80079d2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80079d4:	7bfb      	ldrb	r3, [r7, #15]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d052      	beq.n	8007a80 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80079da:	7bfb      	ldrb	r3, [r7, #15]
 80079dc:	e364      	b.n	80080a8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	699b      	ldr	r3, [r3, #24]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d032      	beq.n	8007a4c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80079e6:	4b43      	ldr	r3, [pc, #268]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	4a42      	ldr	r2, [pc, #264]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 80079ec:	f043 0301 	orr.w	r3, r3, #1
 80079f0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80079f2:	f7fd fa3d 	bl	8004e70 <HAL_GetTick>
 80079f6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80079f8:	e008      	b.n	8007a0c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80079fa:	f7fd fa39 	bl	8004e70 <HAL_GetTick>
 80079fe:	4602      	mov	r2, r0
 8007a00:	693b      	ldr	r3, [r7, #16]
 8007a02:	1ad3      	subs	r3, r2, r3
 8007a04:	2b02      	cmp	r3, #2
 8007a06:	d901      	bls.n	8007a0c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8007a08:	2303      	movs	r3, #3
 8007a0a:	e34d      	b.n	80080a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007a0c:	4b39      	ldr	r3, [pc, #228]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f003 0302 	and.w	r3, r3, #2
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d0f0      	beq.n	80079fa <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007a18:	4b36      	ldr	r3, [pc, #216]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	4a35      	ldr	r2, [pc, #212]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007a1e:	f043 0308 	orr.w	r3, r3, #8
 8007a22:	6013      	str	r3, [r2, #0]
 8007a24:	4b33      	ldr	r3, [pc, #204]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	6a1b      	ldr	r3, [r3, #32]
 8007a30:	4930      	ldr	r1, [pc, #192]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007a32:	4313      	orrs	r3, r2
 8007a34:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007a36:	4b2f      	ldr	r3, [pc, #188]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	69db      	ldr	r3, [r3, #28]
 8007a42:	021b      	lsls	r3, r3, #8
 8007a44:	492b      	ldr	r1, [pc, #172]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007a46:	4313      	orrs	r3, r2
 8007a48:	604b      	str	r3, [r1, #4]
 8007a4a:	e01a      	b.n	8007a82 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007a4c:	4b29      	ldr	r3, [pc, #164]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	4a28      	ldr	r2, [pc, #160]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007a52:	f023 0301 	bic.w	r3, r3, #1
 8007a56:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007a58:	f7fd fa0a 	bl	8004e70 <HAL_GetTick>
 8007a5c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007a5e:	e008      	b.n	8007a72 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007a60:	f7fd fa06 	bl	8004e70 <HAL_GetTick>
 8007a64:	4602      	mov	r2, r0
 8007a66:	693b      	ldr	r3, [r7, #16]
 8007a68:	1ad3      	subs	r3, r2, r3
 8007a6a:	2b02      	cmp	r3, #2
 8007a6c:	d901      	bls.n	8007a72 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8007a6e:	2303      	movs	r3, #3
 8007a70:	e31a      	b.n	80080a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007a72:	4b20      	ldr	r3, [pc, #128]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f003 0302 	and.w	r3, r3, #2
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d1f0      	bne.n	8007a60 <HAL_RCC_OscConfig+0x1dc>
 8007a7e:	e000      	b.n	8007a82 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007a80:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f003 0301 	and.w	r3, r3, #1
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d073      	beq.n	8007b76 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8007a8e:	69bb      	ldr	r3, [r7, #24]
 8007a90:	2b08      	cmp	r3, #8
 8007a92:	d005      	beq.n	8007aa0 <HAL_RCC_OscConfig+0x21c>
 8007a94:	69bb      	ldr	r3, [r7, #24]
 8007a96:	2b0c      	cmp	r3, #12
 8007a98:	d10e      	bne.n	8007ab8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	2b03      	cmp	r3, #3
 8007a9e:	d10b      	bne.n	8007ab8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007aa0:	4b14      	ldr	r3, [pc, #80]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d063      	beq.n	8007b74 <HAL_RCC_OscConfig+0x2f0>
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	685b      	ldr	r3, [r3, #4]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d15f      	bne.n	8007b74 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	e2f7      	b.n	80080a8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	685b      	ldr	r3, [r3, #4]
 8007abc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ac0:	d106      	bne.n	8007ad0 <HAL_RCC_OscConfig+0x24c>
 8007ac2:	4b0c      	ldr	r3, [pc, #48]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	4a0b      	ldr	r2, [pc, #44]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007ac8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007acc:	6013      	str	r3, [r2, #0]
 8007ace:	e025      	b.n	8007b1c <HAL_RCC_OscConfig+0x298>
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	685b      	ldr	r3, [r3, #4]
 8007ad4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007ad8:	d114      	bne.n	8007b04 <HAL_RCC_OscConfig+0x280>
 8007ada:	4b06      	ldr	r3, [pc, #24]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	4a05      	ldr	r2, [pc, #20]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007ae0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007ae4:	6013      	str	r3, [r2, #0]
 8007ae6:	4b03      	ldr	r3, [pc, #12]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4a02      	ldr	r2, [pc, #8]	; (8007af4 <HAL_RCC_OscConfig+0x270>)
 8007aec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007af0:	6013      	str	r3, [r2, #0]
 8007af2:	e013      	b.n	8007b1c <HAL_RCC_OscConfig+0x298>
 8007af4:	40021000 	.word	0x40021000
 8007af8:	0800dc94 	.word	0x0800dc94
 8007afc:	200000f0 	.word	0x200000f0
 8007b00:	200000f4 	.word	0x200000f4
 8007b04:	4ba0      	ldr	r3, [pc, #640]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	4a9f      	ldr	r2, [pc, #636]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007b0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007b0e:	6013      	str	r3, [r2, #0]
 8007b10:	4b9d      	ldr	r3, [pc, #628]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	4a9c      	ldr	r2, [pc, #624]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007b16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007b1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	685b      	ldr	r3, [r3, #4]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d013      	beq.n	8007b4c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b24:	f7fd f9a4 	bl	8004e70 <HAL_GetTick>
 8007b28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007b2a:	e008      	b.n	8007b3e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007b2c:	f7fd f9a0 	bl	8004e70 <HAL_GetTick>
 8007b30:	4602      	mov	r2, r0
 8007b32:	693b      	ldr	r3, [r7, #16]
 8007b34:	1ad3      	subs	r3, r2, r3
 8007b36:	2b64      	cmp	r3, #100	; 0x64
 8007b38:	d901      	bls.n	8007b3e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8007b3a:	2303      	movs	r3, #3
 8007b3c:	e2b4      	b.n	80080a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007b3e:	4b92      	ldr	r3, [pc, #584]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d0f0      	beq.n	8007b2c <HAL_RCC_OscConfig+0x2a8>
 8007b4a:	e014      	b.n	8007b76 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b4c:	f7fd f990 	bl	8004e70 <HAL_GetTick>
 8007b50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007b52:	e008      	b.n	8007b66 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007b54:	f7fd f98c 	bl	8004e70 <HAL_GetTick>
 8007b58:	4602      	mov	r2, r0
 8007b5a:	693b      	ldr	r3, [r7, #16]
 8007b5c:	1ad3      	subs	r3, r2, r3
 8007b5e:	2b64      	cmp	r3, #100	; 0x64
 8007b60:	d901      	bls.n	8007b66 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8007b62:	2303      	movs	r3, #3
 8007b64:	e2a0      	b.n	80080a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007b66:	4b88      	ldr	r3, [pc, #544]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d1f0      	bne.n	8007b54 <HAL_RCC_OscConfig+0x2d0>
 8007b72:	e000      	b.n	8007b76 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007b74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f003 0302 	and.w	r3, r3, #2
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d060      	beq.n	8007c44 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8007b82:	69bb      	ldr	r3, [r7, #24]
 8007b84:	2b04      	cmp	r3, #4
 8007b86:	d005      	beq.n	8007b94 <HAL_RCC_OscConfig+0x310>
 8007b88:	69bb      	ldr	r3, [r7, #24]
 8007b8a:	2b0c      	cmp	r3, #12
 8007b8c:	d119      	bne.n	8007bc2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007b8e:	697b      	ldr	r3, [r7, #20]
 8007b90:	2b02      	cmp	r3, #2
 8007b92:	d116      	bne.n	8007bc2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007b94:	4b7c      	ldr	r3, [pc, #496]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d005      	beq.n	8007bac <HAL_RCC_OscConfig+0x328>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	68db      	ldr	r3, [r3, #12]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d101      	bne.n	8007bac <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8007ba8:	2301      	movs	r3, #1
 8007baa:	e27d      	b.n	80080a8 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007bac:	4b76      	ldr	r3, [pc, #472]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007bae:	685b      	ldr	r3, [r3, #4]
 8007bb0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	691b      	ldr	r3, [r3, #16]
 8007bb8:	061b      	lsls	r3, r3, #24
 8007bba:	4973      	ldr	r1, [pc, #460]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007bc0:	e040      	b.n	8007c44 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	68db      	ldr	r3, [r3, #12]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d023      	beq.n	8007c12 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007bca:	4b6f      	ldr	r3, [pc, #444]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	4a6e      	ldr	r2, [pc, #440]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007bd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007bd4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bd6:	f7fd f94b 	bl	8004e70 <HAL_GetTick>
 8007bda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007bdc:	e008      	b.n	8007bf0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007bde:	f7fd f947 	bl	8004e70 <HAL_GetTick>
 8007be2:	4602      	mov	r2, r0
 8007be4:	693b      	ldr	r3, [r7, #16]
 8007be6:	1ad3      	subs	r3, r2, r3
 8007be8:	2b02      	cmp	r3, #2
 8007bea:	d901      	bls.n	8007bf0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8007bec:	2303      	movs	r3, #3
 8007bee:	e25b      	b.n	80080a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007bf0:	4b65      	ldr	r3, [pc, #404]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d0f0      	beq.n	8007bde <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007bfc:	4b62      	ldr	r3, [pc, #392]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007bfe:	685b      	ldr	r3, [r3, #4]
 8007c00:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	691b      	ldr	r3, [r3, #16]
 8007c08:	061b      	lsls	r3, r3, #24
 8007c0a:	495f      	ldr	r1, [pc, #380]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007c0c:	4313      	orrs	r3, r2
 8007c0e:	604b      	str	r3, [r1, #4]
 8007c10:	e018      	b.n	8007c44 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007c12:	4b5d      	ldr	r3, [pc, #372]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	4a5c      	ldr	r2, [pc, #368]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007c18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007c1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c1e:	f7fd f927 	bl	8004e70 <HAL_GetTick>
 8007c22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007c24:	e008      	b.n	8007c38 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007c26:	f7fd f923 	bl	8004e70 <HAL_GetTick>
 8007c2a:	4602      	mov	r2, r0
 8007c2c:	693b      	ldr	r3, [r7, #16]
 8007c2e:	1ad3      	subs	r3, r2, r3
 8007c30:	2b02      	cmp	r3, #2
 8007c32:	d901      	bls.n	8007c38 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8007c34:	2303      	movs	r3, #3
 8007c36:	e237      	b.n	80080a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007c38:	4b53      	ldr	r3, [pc, #332]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d1f0      	bne.n	8007c26 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f003 0308 	and.w	r3, r3, #8
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d03c      	beq.n	8007cca <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	695b      	ldr	r3, [r3, #20]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d01c      	beq.n	8007c92 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007c58:	4b4b      	ldr	r3, [pc, #300]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007c5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007c5e:	4a4a      	ldr	r2, [pc, #296]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007c60:	f043 0301 	orr.w	r3, r3, #1
 8007c64:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c68:	f7fd f902 	bl	8004e70 <HAL_GetTick>
 8007c6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007c6e:	e008      	b.n	8007c82 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007c70:	f7fd f8fe 	bl	8004e70 <HAL_GetTick>
 8007c74:	4602      	mov	r2, r0
 8007c76:	693b      	ldr	r3, [r7, #16]
 8007c78:	1ad3      	subs	r3, r2, r3
 8007c7a:	2b02      	cmp	r3, #2
 8007c7c:	d901      	bls.n	8007c82 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8007c7e:	2303      	movs	r3, #3
 8007c80:	e212      	b.n	80080a8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007c82:	4b41      	ldr	r3, [pc, #260]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007c84:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007c88:	f003 0302 	and.w	r3, r3, #2
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d0ef      	beq.n	8007c70 <HAL_RCC_OscConfig+0x3ec>
 8007c90:	e01b      	b.n	8007cca <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007c92:	4b3d      	ldr	r3, [pc, #244]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007c94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007c98:	4a3b      	ldr	r2, [pc, #236]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007c9a:	f023 0301 	bic.w	r3, r3, #1
 8007c9e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ca2:	f7fd f8e5 	bl	8004e70 <HAL_GetTick>
 8007ca6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007ca8:	e008      	b.n	8007cbc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007caa:	f7fd f8e1 	bl	8004e70 <HAL_GetTick>
 8007cae:	4602      	mov	r2, r0
 8007cb0:	693b      	ldr	r3, [r7, #16]
 8007cb2:	1ad3      	subs	r3, r2, r3
 8007cb4:	2b02      	cmp	r3, #2
 8007cb6:	d901      	bls.n	8007cbc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8007cb8:	2303      	movs	r3, #3
 8007cba:	e1f5      	b.n	80080a8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007cbc:	4b32      	ldr	r3, [pc, #200]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007cbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007cc2:	f003 0302 	and.w	r3, r3, #2
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d1ef      	bne.n	8007caa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f003 0304 	and.w	r3, r3, #4
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	f000 80a6 	beq.w	8007e24 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007cd8:	2300      	movs	r3, #0
 8007cda:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8007cdc:	4b2a      	ldr	r3, [pc, #168]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007cde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ce0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d10d      	bne.n	8007d04 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007ce8:	4b27      	ldr	r3, [pc, #156]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007cea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007cec:	4a26      	ldr	r2, [pc, #152]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007cee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007cf2:	6593      	str	r3, [r2, #88]	; 0x58
 8007cf4:	4b24      	ldr	r3, [pc, #144]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007cf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007cf8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007cfc:	60bb      	str	r3, [r7, #8]
 8007cfe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007d00:	2301      	movs	r3, #1
 8007d02:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007d04:	4b21      	ldr	r3, [pc, #132]	; (8007d8c <HAL_RCC_OscConfig+0x508>)
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d118      	bne.n	8007d42 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007d10:	4b1e      	ldr	r3, [pc, #120]	; (8007d8c <HAL_RCC_OscConfig+0x508>)
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	4a1d      	ldr	r2, [pc, #116]	; (8007d8c <HAL_RCC_OscConfig+0x508>)
 8007d16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d1a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007d1c:	f7fd f8a8 	bl	8004e70 <HAL_GetTick>
 8007d20:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007d22:	e008      	b.n	8007d36 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d24:	f7fd f8a4 	bl	8004e70 <HAL_GetTick>
 8007d28:	4602      	mov	r2, r0
 8007d2a:	693b      	ldr	r3, [r7, #16]
 8007d2c:	1ad3      	subs	r3, r2, r3
 8007d2e:	2b02      	cmp	r3, #2
 8007d30:	d901      	bls.n	8007d36 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8007d32:	2303      	movs	r3, #3
 8007d34:	e1b8      	b.n	80080a8 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007d36:	4b15      	ldr	r3, [pc, #84]	; (8007d8c <HAL_RCC_OscConfig+0x508>)
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d0f0      	beq.n	8007d24 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	689b      	ldr	r3, [r3, #8]
 8007d46:	2b01      	cmp	r3, #1
 8007d48:	d108      	bne.n	8007d5c <HAL_RCC_OscConfig+0x4d8>
 8007d4a:	4b0f      	ldr	r3, [pc, #60]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007d4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d50:	4a0d      	ldr	r2, [pc, #52]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007d52:	f043 0301 	orr.w	r3, r3, #1
 8007d56:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007d5a:	e029      	b.n	8007db0 <HAL_RCC_OscConfig+0x52c>
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	689b      	ldr	r3, [r3, #8]
 8007d60:	2b05      	cmp	r3, #5
 8007d62:	d115      	bne.n	8007d90 <HAL_RCC_OscConfig+0x50c>
 8007d64:	4b08      	ldr	r3, [pc, #32]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007d66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d6a:	4a07      	ldr	r2, [pc, #28]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007d6c:	f043 0304 	orr.w	r3, r3, #4
 8007d70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007d74:	4b04      	ldr	r3, [pc, #16]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007d76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d7a:	4a03      	ldr	r2, [pc, #12]	; (8007d88 <HAL_RCC_OscConfig+0x504>)
 8007d7c:	f043 0301 	orr.w	r3, r3, #1
 8007d80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007d84:	e014      	b.n	8007db0 <HAL_RCC_OscConfig+0x52c>
 8007d86:	bf00      	nop
 8007d88:	40021000 	.word	0x40021000
 8007d8c:	40007000 	.word	0x40007000
 8007d90:	4b9d      	ldr	r3, [pc, #628]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d96:	4a9c      	ldr	r2, [pc, #624]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007d98:	f023 0301 	bic.w	r3, r3, #1
 8007d9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007da0:	4b99      	ldr	r3, [pc, #612]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007da6:	4a98      	ldr	r2, [pc, #608]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007da8:	f023 0304 	bic.w	r3, r3, #4
 8007dac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	689b      	ldr	r3, [r3, #8]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d016      	beq.n	8007de6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007db8:	f7fd f85a 	bl	8004e70 <HAL_GetTick>
 8007dbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007dbe:	e00a      	b.n	8007dd6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007dc0:	f7fd f856 	bl	8004e70 <HAL_GetTick>
 8007dc4:	4602      	mov	r2, r0
 8007dc6:	693b      	ldr	r3, [r7, #16]
 8007dc8:	1ad3      	subs	r3, r2, r3
 8007dca:	f241 3288 	movw	r2, #5000	; 0x1388
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d901      	bls.n	8007dd6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8007dd2:	2303      	movs	r3, #3
 8007dd4:	e168      	b.n	80080a8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007dd6:	4b8c      	ldr	r3, [pc, #560]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007dd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ddc:	f003 0302 	and.w	r3, r3, #2
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d0ed      	beq.n	8007dc0 <HAL_RCC_OscConfig+0x53c>
 8007de4:	e015      	b.n	8007e12 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007de6:	f7fd f843 	bl	8004e70 <HAL_GetTick>
 8007dea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007dec:	e00a      	b.n	8007e04 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007dee:	f7fd f83f 	bl	8004e70 <HAL_GetTick>
 8007df2:	4602      	mov	r2, r0
 8007df4:	693b      	ldr	r3, [r7, #16]
 8007df6:	1ad3      	subs	r3, r2, r3
 8007df8:	f241 3288 	movw	r2, #5000	; 0x1388
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d901      	bls.n	8007e04 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8007e00:	2303      	movs	r3, #3
 8007e02:	e151      	b.n	80080a8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007e04:	4b80      	ldr	r3, [pc, #512]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007e06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007e0a:	f003 0302 	and.w	r3, r3, #2
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d1ed      	bne.n	8007dee <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007e12:	7ffb      	ldrb	r3, [r7, #31]
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d105      	bne.n	8007e24 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007e18:	4b7b      	ldr	r3, [pc, #492]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007e1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e1c:	4a7a      	ldr	r2, [pc, #488]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007e1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007e22:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f003 0320 	and.w	r3, r3, #32
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d03c      	beq.n	8007eaa <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d01c      	beq.n	8007e72 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007e38:	4b73      	ldr	r3, [pc, #460]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007e3a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007e3e:	4a72      	ldr	r2, [pc, #456]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007e40:	f043 0301 	orr.w	r3, r3, #1
 8007e44:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e48:	f7fd f812 	bl	8004e70 <HAL_GetTick>
 8007e4c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007e4e:	e008      	b.n	8007e62 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007e50:	f7fd f80e 	bl	8004e70 <HAL_GetTick>
 8007e54:	4602      	mov	r2, r0
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	1ad3      	subs	r3, r2, r3
 8007e5a:	2b02      	cmp	r3, #2
 8007e5c:	d901      	bls.n	8007e62 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8007e5e:	2303      	movs	r3, #3
 8007e60:	e122      	b.n	80080a8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007e62:	4b69      	ldr	r3, [pc, #420]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007e64:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007e68:	f003 0302 	and.w	r3, r3, #2
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d0ef      	beq.n	8007e50 <HAL_RCC_OscConfig+0x5cc>
 8007e70:	e01b      	b.n	8007eaa <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007e72:	4b65      	ldr	r3, [pc, #404]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007e74:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007e78:	4a63      	ldr	r2, [pc, #396]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007e7a:	f023 0301 	bic.w	r3, r3, #1
 8007e7e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e82:	f7fc fff5 	bl	8004e70 <HAL_GetTick>
 8007e86:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007e88:	e008      	b.n	8007e9c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007e8a:	f7fc fff1 	bl	8004e70 <HAL_GetTick>
 8007e8e:	4602      	mov	r2, r0
 8007e90:	693b      	ldr	r3, [r7, #16]
 8007e92:	1ad3      	subs	r3, r2, r3
 8007e94:	2b02      	cmp	r3, #2
 8007e96:	d901      	bls.n	8007e9c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8007e98:	2303      	movs	r3, #3
 8007e9a:	e105      	b.n	80080a8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007e9c:	4b5a      	ldr	r3, [pc, #360]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007e9e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007ea2:	f003 0302 	and.w	r3, r3, #2
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d1ef      	bne.n	8007e8a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	f000 80f9 	beq.w	80080a6 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007eb8:	2b02      	cmp	r3, #2
 8007eba:	f040 80cf 	bne.w	800805c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8007ebe:	4b52      	ldr	r3, [pc, #328]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007ec0:	68db      	ldr	r3, [r3, #12]
 8007ec2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ec4:	697b      	ldr	r3, [r7, #20]
 8007ec6:	f003 0203 	and.w	r2, r3, #3
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ece:	429a      	cmp	r2, r3
 8007ed0:	d12c      	bne.n	8007f2c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007ed2:	697b      	ldr	r3, [r7, #20]
 8007ed4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007edc:	3b01      	subs	r3, #1
 8007ede:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ee0:	429a      	cmp	r2, r3
 8007ee2:	d123      	bne.n	8007f2c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007eee:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007ef0:	429a      	cmp	r2, r3
 8007ef2:	d11b      	bne.n	8007f2c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007ef4:	697b      	ldr	r3, [r7, #20]
 8007ef6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007efe:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007f00:	429a      	cmp	r2, r3
 8007f02:	d113      	bne.n	8007f2c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007f04:	697b      	ldr	r3, [r7, #20]
 8007f06:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f0e:	085b      	lsrs	r3, r3, #1
 8007f10:	3b01      	subs	r3, #1
 8007f12:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007f14:	429a      	cmp	r2, r3
 8007f16:	d109      	bne.n	8007f2c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007f18:	697b      	ldr	r3, [r7, #20]
 8007f1a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f22:	085b      	lsrs	r3, r3, #1
 8007f24:	3b01      	subs	r3, #1
 8007f26:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007f28:	429a      	cmp	r2, r3
 8007f2a:	d071      	beq.n	8008010 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007f2c:	69bb      	ldr	r3, [r7, #24]
 8007f2e:	2b0c      	cmp	r3, #12
 8007f30:	d068      	beq.n	8008004 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8007f32:	4b35      	ldr	r3, [pc, #212]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d105      	bne.n	8007f4a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8007f3e:	4b32      	ldr	r3, [pc, #200]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d001      	beq.n	8007f4e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	e0ac      	b.n	80080a8 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8007f4e:	4b2e      	ldr	r3, [pc, #184]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	4a2d      	ldr	r2, [pc, #180]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007f54:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007f58:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007f5a:	f7fc ff89 	bl	8004e70 <HAL_GetTick>
 8007f5e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007f60:	e008      	b.n	8007f74 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007f62:	f7fc ff85 	bl	8004e70 <HAL_GetTick>
 8007f66:	4602      	mov	r2, r0
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	1ad3      	subs	r3, r2, r3
 8007f6c:	2b02      	cmp	r3, #2
 8007f6e:	d901      	bls.n	8007f74 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8007f70:	2303      	movs	r3, #3
 8007f72:	e099      	b.n	80080a8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007f74:	4b24      	ldr	r3, [pc, #144]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d1f0      	bne.n	8007f62 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007f80:	4b21      	ldr	r3, [pc, #132]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007f82:	68da      	ldr	r2, [r3, #12]
 8007f84:	4b21      	ldr	r3, [pc, #132]	; (800800c <HAL_RCC_OscConfig+0x788>)
 8007f86:	4013      	ands	r3, r2
 8007f88:	687a      	ldr	r2, [r7, #4]
 8007f8a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8007f8c:	687a      	ldr	r2, [r7, #4]
 8007f8e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007f90:	3a01      	subs	r2, #1
 8007f92:	0112      	lsls	r2, r2, #4
 8007f94:	4311      	orrs	r1, r2
 8007f96:	687a      	ldr	r2, [r7, #4]
 8007f98:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007f9a:	0212      	lsls	r2, r2, #8
 8007f9c:	4311      	orrs	r1, r2
 8007f9e:	687a      	ldr	r2, [r7, #4]
 8007fa0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007fa2:	0852      	lsrs	r2, r2, #1
 8007fa4:	3a01      	subs	r2, #1
 8007fa6:	0552      	lsls	r2, r2, #21
 8007fa8:	4311      	orrs	r1, r2
 8007faa:	687a      	ldr	r2, [r7, #4]
 8007fac:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007fae:	0852      	lsrs	r2, r2, #1
 8007fb0:	3a01      	subs	r2, #1
 8007fb2:	0652      	lsls	r2, r2, #25
 8007fb4:	4311      	orrs	r1, r2
 8007fb6:	687a      	ldr	r2, [r7, #4]
 8007fb8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007fba:	06d2      	lsls	r2, r2, #27
 8007fbc:	430a      	orrs	r2, r1
 8007fbe:	4912      	ldr	r1, [pc, #72]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007fc0:	4313      	orrs	r3, r2
 8007fc2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8007fc4:	4b10      	ldr	r3, [pc, #64]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	4a0f      	ldr	r2, [pc, #60]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007fca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007fce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007fd0:	4b0d      	ldr	r3, [pc, #52]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007fd2:	68db      	ldr	r3, [r3, #12]
 8007fd4:	4a0c      	ldr	r2, [pc, #48]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007fd6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007fda:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007fdc:	f7fc ff48 	bl	8004e70 <HAL_GetTick>
 8007fe0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007fe2:	e008      	b.n	8007ff6 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007fe4:	f7fc ff44 	bl	8004e70 <HAL_GetTick>
 8007fe8:	4602      	mov	r2, r0
 8007fea:	693b      	ldr	r3, [r7, #16]
 8007fec:	1ad3      	subs	r3, r2, r3
 8007fee:	2b02      	cmp	r3, #2
 8007ff0:	d901      	bls.n	8007ff6 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8007ff2:	2303      	movs	r3, #3
 8007ff4:	e058      	b.n	80080a8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007ff6:	4b04      	ldr	r3, [pc, #16]	; (8008008 <HAL_RCC_OscConfig+0x784>)
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d0f0      	beq.n	8007fe4 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008002:	e050      	b.n	80080a6 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8008004:	2301      	movs	r3, #1
 8008006:	e04f      	b.n	80080a8 <HAL_RCC_OscConfig+0x824>
 8008008:	40021000 	.word	0x40021000
 800800c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008010:	4b27      	ldr	r3, [pc, #156]	; (80080b0 <HAL_RCC_OscConfig+0x82c>)
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008018:	2b00      	cmp	r3, #0
 800801a:	d144      	bne.n	80080a6 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800801c:	4b24      	ldr	r3, [pc, #144]	; (80080b0 <HAL_RCC_OscConfig+0x82c>)
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	4a23      	ldr	r2, [pc, #140]	; (80080b0 <HAL_RCC_OscConfig+0x82c>)
 8008022:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008026:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008028:	4b21      	ldr	r3, [pc, #132]	; (80080b0 <HAL_RCC_OscConfig+0x82c>)
 800802a:	68db      	ldr	r3, [r3, #12]
 800802c:	4a20      	ldr	r2, [pc, #128]	; (80080b0 <HAL_RCC_OscConfig+0x82c>)
 800802e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008032:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008034:	f7fc ff1c 	bl	8004e70 <HAL_GetTick>
 8008038:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800803a:	e008      	b.n	800804e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800803c:	f7fc ff18 	bl	8004e70 <HAL_GetTick>
 8008040:	4602      	mov	r2, r0
 8008042:	693b      	ldr	r3, [r7, #16]
 8008044:	1ad3      	subs	r3, r2, r3
 8008046:	2b02      	cmp	r3, #2
 8008048:	d901      	bls.n	800804e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800804a:	2303      	movs	r3, #3
 800804c:	e02c      	b.n	80080a8 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800804e:	4b18      	ldr	r3, [pc, #96]	; (80080b0 <HAL_RCC_OscConfig+0x82c>)
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008056:	2b00      	cmp	r3, #0
 8008058:	d0f0      	beq.n	800803c <HAL_RCC_OscConfig+0x7b8>
 800805a:	e024      	b.n	80080a6 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800805c:	69bb      	ldr	r3, [r7, #24]
 800805e:	2b0c      	cmp	r3, #12
 8008060:	d01f      	beq.n	80080a2 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008062:	4b13      	ldr	r3, [pc, #76]	; (80080b0 <HAL_RCC_OscConfig+0x82c>)
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	4a12      	ldr	r2, [pc, #72]	; (80080b0 <HAL_RCC_OscConfig+0x82c>)
 8008068:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800806c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800806e:	f7fc feff 	bl	8004e70 <HAL_GetTick>
 8008072:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008074:	e008      	b.n	8008088 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008076:	f7fc fefb 	bl	8004e70 <HAL_GetTick>
 800807a:	4602      	mov	r2, r0
 800807c:	693b      	ldr	r3, [r7, #16]
 800807e:	1ad3      	subs	r3, r2, r3
 8008080:	2b02      	cmp	r3, #2
 8008082:	d901      	bls.n	8008088 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8008084:	2303      	movs	r3, #3
 8008086:	e00f      	b.n	80080a8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008088:	4b09      	ldr	r3, [pc, #36]	; (80080b0 <HAL_RCC_OscConfig+0x82c>)
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008090:	2b00      	cmp	r3, #0
 8008092:	d1f0      	bne.n	8008076 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8008094:	4b06      	ldr	r3, [pc, #24]	; (80080b0 <HAL_RCC_OscConfig+0x82c>)
 8008096:	68da      	ldr	r2, [r3, #12]
 8008098:	4905      	ldr	r1, [pc, #20]	; (80080b0 <HAL_RCC_OscConfig+0x82c>)
 800809a:	4b06      	ldr	r3, [pc, #24]	; (80080b4 <HAL_RCC_OscConfig+0x830>)
 800809c:	4013      	ands	r3, r2
 800809e:	60cb      	str	r3, [r1, #12]
 80080a0:	e001      	b.n	80080a6 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80080a2:	2301      	movs	r3, #1
 80080a4:	e000      	b.n	80080a8 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80080a6:	2300      	movs	r3, #0
}
 80080a8:	4618      	mov	r0, r3
 80080aa:	3720      	adds	r7, #32
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bd80      	pop	{r7, pc}
 80080b0:	40021000 	.word	0x40021000
 80080b4:	feeefffc 	.word	0xfeeefffc

080080b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b084      	sub	sp, #16
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
 80080c0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d101      	bne.n	80080cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80080c8:	2301      	movs	r3, #1
 80080ca:	e0e7      	b.n	800829c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80080cc:	4b75      	ldr	r3, [pc, #468]	; (80082a4 <HAL_RCC_ClockConfig+0x1ec>)
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f003 0307 	and.w	r3, r3, #7
 80080d4:	683a      	ldr	r2, [r7, #0]
 80080d6:	429a      	cmp	r2, r3
 80080d8:	d910      	bls.n	80080fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80080da:	4b72      	ldr	r3, [pc, #456]	; (80082a4 <HAL_RCC_ClockConfig+0x1ec>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f023 0207 	bic.w	r2, r3, #7
 80080e2:	4970      	ldr	r1, [pc, #448]	; (80082a4 <HAL_RCC_ClockConfig+0x1ec>)
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	4313      	orrs	r3, r2
 80080e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80080ea:	4b6e      	ldr	r3, [pc, #440]	; (80082a4 <HAL_RCC_ClockConfig+0x1ec>)
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f003 0307 	and.w	r3, r3, #7
 80080f2:	683a      	ldr	r2, [r7, #0]
 80080f4:	429a      	cmp	r2, r3
 80080f6:	d001      	beq.n	80080fc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80080f8:	2301      	movs	r3, #1
 80080fa:	e0cf      	b.n	800829c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f003 0302 	and.w	r3, r3, #2
 8008104:	2b00      	cmp	r3, #0
 8008106:	d010      	beq.n	800812a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	689a      	ldr	r2, [r3, #8]
 800810c:	4b66      	ldr	r3, [pc, #408]	; (80082a8 <HAL_RCC_ClockConfig+0x1f0>)
 800810e:	689b      	ldr	r3, [r3, #8]
 8008110:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008114:	429a      	cmp	r2, r3
 8008116:	d908      	bls.n	800812a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008118:	4b63      	ldr	r3, [pc, #396]	; (80082a8 <HAL_RCC_ClockConfig+0x1f0>)
 800811a:	689b      	ldr	r3, [r3, #8]
 800811c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	689b      	ldr	r3, [r3, #8]
 8008124:	4960      	ldr	r1, [pc, #384]	; (80082a8 <HAL_RCC_ClockConfig+0x1f0>)
 8008126:	4313      	orrs	r3, r2
 8008128:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f003 0301 	and.w	r3, r3, #1
 8008132:	2b00      	cmp	r3, #0
 8008134:	d04c      	beq.n	80081d0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	685b      	ldr	r3, [r3, #4]
 800813a:	2b03      	cmp	r3, #3
 800813c:	d107      	bne.n	800814e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800813e:	4b5a      	ldr	r3, [pc, #360]	; (80082a8 <HAL_RCC_ClockConfig+0x1f0>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008146:	2b00      	cmp	r3, #0
 8008148:	d121      	bne.n	800818e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800814a:	2301      	movs	r3, #1
 800814c:	e0a6      	b.n	800829c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	685b      	ldr	r3, [r3, #4]
 8008152:	2b02      	cmp	r3, #2
 8008154:	d107      	bne.n	8008166 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008156:	4b54      	ldr	r3, [pc, #336]	; (80082a8 <HAL_RCC_ClockConfig+0x1f0>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800815e:	2b00      	cmp	r3, #0
 8008160:	d115      	bne.n	800818e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8008162:	2301      	movs	r3, #1
 8008164:	e09a      	b.n	800829c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	685b      	ldr	r3, [r3, #4]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d107      	bne.n	800817e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800816e:	4b4e      	ldr	r3, [pc, #312]	; (80082a8 <HAL_RCC_ClockConfig+0x1f0>)
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	f003 0302 	and.w	r3, r3, #2
 8008176:	2b00      	cmp	r3, #0
 8008178:	d109      	bne.n	800818e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800817a:	2301      	movs	r3, #1
 800817c:	e08e      	b.n	800829c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800817e:	4b4a      	ldr	r3, [pc, #296]	; (80082a8 <HAL_RCC_ClockConfig+0x1f0>)
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008186:	2b00      	cmp	r3, #0
 8008188:	d101      	bne.n	800818e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800818a:	2301      	movs	r3, #1
 800818c:	e086      	b.n	800829c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800818e:	4b46      	ldr	r3, [pc, #280]	; (80082a8 <HAL_RCC_ClockConfig+0x1f0>)
 8008190:	689b      	ldr	r3, [r3, #8]
 8008192:	f023 0203 	bic.w	r2, r3, #3
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	685b      	ldr	r3, [r3, #4]
 800819a:	4943      	ldr	r1, [pc, #268]	; (80082a8 <HAL_RCC_ClockConfig+0x1f0>)
 800819c:	4313      	orrs	r3, r2
 800819e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081a0:	f7fc fe66 	bl	8004e70 <HAL_GetTick>
 80081a4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80081a6:	e00a      	b.n	80081be <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80081a8:	f7fc fe62 	bl	8004e70 <HAL_GetTick>
 80081ac:	4602      	mov	r2, r0
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	1ad3      	subs	r3, r2, r3
 80081b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80081b6:	4293      	cmp	r3, r2
 80081b8:	d901      	bls.n	80081be <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80081ba:	2303      	movs	r3, #3
 80081bc:	e06e      	b.n	800829c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80081be:	4b3a      	ldr	r3, [pc, #232]	; (80082a8 <HAL_RCC_ClockConfig+0x1f0>)
 80081c0:	689b      	ldr	r3, [r3, #8]
 80081c2:	f003 020c 	and.w	r2, r3, #12
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	685b      	ldr	r3, [r3, #4]
 80081ca:	009b      	lsls	r3, r3, #2
 80081cc:	429a      	cmp	r2, r3
 80081ce:	d1eb      	bne.n	80081a8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	f003 0302 	and.w	r3, r3, #2
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d010      	beq.n	80081fe <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	689a      	ldr	r2, [r3, #8]
 80081e0:	4b31      	ldr	r3, [pc, #196]	; (80082a8 <HAL_RCC_ClockConfig+0x1f0>)
 80081e2:	689b      	ldr	r3, [r3, #8]
 80081e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80081e8:	429a      	cmp	r2, r3
 80081ea:	d208      	bcs.n	80081fe <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80081ec:	4b2e      	ldr	r3, [pc, #184]	; (80082a8 <HAL_RCC_ClockConfig+0x1f0>)
 80081ee:	689b      	ldr	r3, [r3, #8]
 80081f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	689b      	ldr	r3, [r3, #8]
 80081f8:	492b      	ldr	r1, [pc, #172]	; (80082a8 <HAL_RCC_ClockConfig+0x1f0>)
 80081fa:	4313      	orrs	r3, r2
 80081fc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80081fe:	4b29      	ldr	r3, [pc, #164]	; (80082a4 <HAL_RCC_ClockConfig+0x1ec>)
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f003 0307 	and.w	r3, r3, #7
 8008206:	683a      	ldr	r2, [r7, #0]
 8008208:	429a      	cmp	r2, r3
 800820a:	d210      	bcs.n	800822e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800820c:	4b25      	ldr	r3, [pc, #148]	; (80082a4 <HAL_RCC_ClockConfig+0x1ec>)
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f023 0207 	bic.w	r2, r3, #7
 8008214:	4923      	ldr	r1, [pc, #140]	; (80082a4 <HAL_RCC_ClockConfig+0x1ec>)
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	4313      	orrs	r3, r2
 800821a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800821c:	4b21      	ldr	r3, [pc, #132]	; (80082a4 <HAL_RCC_ClockConfig+0x1ec>)
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f003 0307 	and.w	r3, r3, #7
 8008224:	683a      	ldr	r2, [r7, #0]
 8008226:	429a      	cmp	r2, r3
 8008228:	d001      	beq.n	800822e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800822a:	2301      	movs	r3, #1
 800822c:	e036      	b.n	800829c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f003 0304 	and.w	r3, r3, #4
 8008236:	2b00      	cmp	r3, #0
 8008238:	d008      	beq.n	800824c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800823a:	4b1b      	ldr	r3, [pc, #108]	; (80082a8 <HAL_RCC_ClockConfig+0x1f0>)
 800823c:	689b      	ldr	r3, [r3, #8]
 800823e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	68db      	ldr	r3, [r3, #12]
 8008246:	4918      	ldr	r1, [pc, #96]	; (80082a8 <HAL_RCC_ClockConfig+0x1f0>)
 8008248:	4313      	orrs	r3, r2
 800824a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f003 0308 	and.w	r3, r3, #8
 8008254:	2b00      	cmp	r3, #0
 8008256:	d009      	beq.n	800826c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008258:	4b13      	ldr	r3, [pc, #76]	; (80082a8 <HAL_RCC_ClockConfig+0x1f0>)
 800825a:	689b      	ldr	r3, [r3, #8]
 800825c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	691b      	ldr	r3, [r3, #16]
 8008264:	00db      	lsls	r3, r3, #3
 8008266:	4910      	ldr	r1, [pc, #64]	; (80082a8 <HAL_RCC_ClockConfig+0x1f0>)
 8008268:	4313      	orrs	r3, r2
 800826a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800826c:	f000 f858 	bl	8008320 <HAL_RCC_GetSysClockFreq>
 8008270:	4602      	mov	r2, r0
 8008272:	4b0d      	ldr	r3, [pc, #52]	; (80082a8 <HAL_RCC_ClockConfig+0x1f0>)
 8008274:	689b      	ldr	r3, [r3, #8]
 8008276:	091b      	lsrs	r3, r3, #4
 8008278:	f003 030f 	and.w	r3, r3, #15
 800827c:	490b      	ldr	r1, [pc, #44]	; (80082ac <HAL_RCC_ClockConfig+0x1f4>)
 800827e:	5ccb      	ldrb	r3, [r1, r3]
 8008280:	f003 031f 	and.w	r3, r3, #31
 8008284:	fa22 f303 	lsr.w	r3, r2, r3
 8008288:	4a09      	ldr	r2, [pc, #36]	; (80082b0 <HAL_RCC_ClockConfig+0x1f8>)
 800828a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800828c:	4b09      	ldr	r3, [pc, #36]	; (80082b4 <HAL_RCC_ClockConfig+0x1fc>)
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	4618      	mov	r0, r3
 8008292:	f7fc fd9d 	bl	8004dd0 <HAL_InitTick>
 8008296:	4603      	mov	r3, r0
 8008298:	72fb      	strb	r3, [r7, #11]

  return status;
 800829a:	7afb      	ldrb	r3, [r7, #11]
}
 800829c:	4618      	mov	r0, r3
 800829e:	3710      	adds	r7, #16
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bd80      	pop	{r7, pc}
 80082a4:	40022000 	.word	0x40022000
 80082a8:	40021000 	.word	0x40021000
 80082ac:	0800dc94 	.word	0x0800dc94
 80082b0:	200000f0 	.word	0x200000f0
 80082b4:	200000f4 	.word	0x200000f4

080082b8 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig( uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b08a      	sub	sp, #40	; 0x28
 80082bc:	af00      	add	r7, sp, #0
 80082be:	60f8      	str	r0, [r7, #12]
 80082c0:	60b9      	str	r1, [r7, #8]
 80082c2:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning if no assert_param check */
  UNUSED(RCC_MCOx);

  /* MCO Clock Enable */
  __MCO1_CLK_ENABLE();
 80082c4:	4b15      	ldr	r3, [pc, #84]	; (800831c <HAL_RCC_MCOConfig+0x64>)
 80082c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082c8:	4a14      	ldr	r2, [pc, #80]	; (800831c <HAL_RCC_MCOConfig+0x64>)
 80082ca:	f043 0301 	orr.w	r3, r3, #1
 80082ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80082d0:	4b12      	ldr	r3, [pc, #72]	; (800831c <HAL_RCC_MCOConfig+0x64>)
 80082d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082d4:	f003 0301 	and.w	r3, r3, #1
 80082d8:	613b      	str	r3, [r7, #16]
 80082da:	693b      	ldr	r3, [r7, #16]

  /* Configure the MCO1 pin in alternate function mode */
  GPIO_InitStruct.Pin = MCO1_PIN;
 80082dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80082e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80082e2:	2302      	movs	r3, #2
 80082e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80082e6:	2302      	movs	r3, #2
 80082e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80082ea:	2300      	movs	r3, #0
 80082ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80082ee:	2300      	movs	r3, #0
 80082f0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 80082f2:	f107 0314 	add.w	r3, r7, #20
 80082f6:	4619      	mov	r1, r3
 80082f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80082fc:	f7fe f8de 	bl	80064bc <HAL_GPIO_Init>

  /* Mask MCOSEL[] and MCOPRE[] bits then set MCO1 clock source and prescaler */
  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv ));
 8008300:	4b06      	ldr	r3, [pc, #24]	; (800831c <HAL_RCC_MCOConfig+0x64>)
 8008302:	689b      	ldr	r3, [r3, #8]
 8008304:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008308:	68b9      	ldr	r1, [r7, #8]
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	430b      	orrs	r3, r1
 800830e:	4903      	ldr	r1, [pc, #12]	; (800831c <HAL_RCC_MCOConfig+0x64>)
 8008310:	4313      	orrs	r3, r2
 8008312:	608b      	str	r3, [r1, #8]
}
 8008314:	bf00      	nop
 8008316:	3728      	adds	r7, #40	; 0x28
 8008318:	46bd      	mov	sp, r7
 800831a:	bd80      	pop	{r7, pc}
 800831c:	40021000 	.word	0x40021000

08008320 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008320:	b480      	push	{r7}
 8008322:	b089      	sub	sp, #36	; 0x24
 8008324:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8008326:	2300      	movs	r3, #0
 8008328:	61fb      	str	r3, [r7, #28]
 800832a:	2300      	movs	r3, #0
 800832c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800832e:	4b3e      	ldr	r3, [pc, #248]	; (8008428 <HAL_RCC_GetSysClockFreq+0x108>)
 8008330:	689b      	ldr	r3, [r3, #8]
 8008332:	f003 030c 	and.w	r3, r3, #12
 8008336:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008338:	4b3b      	ldr	r3, [pc, #236]	; (8008428 <HAL_RCC_GetSysClockFreq+0x108>)
 800833a:	68db      	ldr	r3, [r3, #12]
 800833c:	f003 0303 	and.w	r3, r3, #3
 8008340:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8008342:	693b      	ldr	r3, [r7, #16]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d005      	beq.n	8008354 <HAL_RCC_GetSysClockFreq+0x34>
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	2b0c      	cmp	r3, #12
 800834c:	d121      	bne.n	8008392 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	2b01      	cmp	r3, #1
 8008352:	d11e      	bne.n	8008392 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8008354:	4b34      	ldr	r3, [pc, #208]	; (8008428 <HAL_RCC_GetSysClockFreq+0x108>)
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f003 0308 	and.w	r3, r3, #8
 800835c:	2b00      	cmp	r3, #0
 800835e:	d107      	bne.n	8008370 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8008360:	4b31      	ldr	r3, [pc, #196]	; (8008428 <HAL_RCC_GetSysClockFreq+0x108>)
 8008362:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008366:	0a1b      	lsrs	r3, r3, #8
 8008368:	f003 030f 	and.w	r3, r3, #15
 800836c:	61fb      	str	r3, [r7, #28]
 800836e:	e005      	b.n	800837c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8008370:	4b2d      	ldr	r3, [pc, #180]	; (8008428 <HAL_RCC_GetSysClockFreq+0x108>)
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	091b      	lsrs	r3, r3, #4
 8008376:	f003 030f 	and.w	r3, r3, #15
 800837a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800837c:	4a2b      	ldr	r2, [pc, #172]	; (800842c <HAL_RCC_GetSysClockFreq+0x10c>)
 800837e:	69fb      	ldr	r3, [r7, #28]
 8008380:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008384:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008386:	693b      	ldr	r3, [r7, #16]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d10d      	bne.n	80083a8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800838c:	69fb      	ldr	r3, [r7, #28]
 800838e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008390:	e00a      	b.n	80083a8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8008392:	693b      	ldr	r3, [r7, #16]
 8008394:	2b04      	cmp	r3, #4
 8008396:	d102      	bne.n	800839e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008398:	4b25      	ldr	r3, [pc, #148]	; (8008430 <HAL_RCC_GetSysClockFreq+0x110>)
 800839a:	61bb      	str	r3, [r7, #24]
 800839c:	e004      	b.n	80083a8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800839e:	693b      	ldr	r3, [r7, #16]
 80083a0:	2b08      	cmp	r3, #8
 80083a2:	d101      	bne.n	80083a8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80083a4:	4b23      	ldr	r3, [pc, #140]	; (8008434 <HAL_RCC_GetSysClockFreq+0x114>)
 80083a6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80083a8:	693b      	ldr	r3, [r7, #16]
 80083aa:	2b0c      	cmp	r3, #12
 80083ac:	d134      	bne.n	8008418 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80083ae:	4b1e      	ldr	r3, [pc, #120]	; (8008428 <HAL_RCC_GetSysClockFreq+0x108>)
 80083b0:	68db      	ldr	r3, [r3, #12]
 80083b2:	f003 0303 	and.w	r3, r3, #3
 80083b6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80083b8:	68bb      	ldr	r3, [r7, #8]
 80083ba:	2b02      	cmp	r3, #2
 80083bc:	d003      	beq.n	80083c6 <HAL_RCC_GetSysClockFreq+0xa6>
 80083be:	68bb      	ldr	r3, [r7, #8]
 80083c0:	2b03      	cmp	r3, #3
 80083c2:	d003      	beq.n	80083cc <HAL_RCC_GetSysClockFreq+0xac>
 80083c4:	e005      	b.n	80083d2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80083c6:	4b1a      	ldr	r3, [pc, #104]	; (8008430 <HAL_RCC_GetSysClockFreq+0x110>)
 80083c8:	617b      	str	r3, [r7, #20]
      break;
 80083ca:	e005      	b.n	80083d8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80083cc:	4b19      	ldr	r3, [pc, #100]	; (8008434 <HAL_RCC_GetSysClockFreq+0x114>)
 80083ce:	617b      	str	r3, [r7, #20]
      break;
 80083d0:	e002      	b.n	80083d8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80083d2:	69fb      	ldr	r3, [r7, #28]
 80083d4:	617b      	str	r3, [r7, #20]
      break;
 80083d6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80083d8:	4b13      	ldr	r3, [pc, #76]	; (8008428 <HAL_RCC_GetSysClockFreq+0x108>)
 80083da:	68db      	ldr	r3, [r3, #12]
 80083dc:	091b      	lsrs	r3, r3, #4
 80083de:	f003 0307 	and.w	r3, r3, #7
 80083e2:	3301      	adds	r3, #1
 80083e4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80083e6:	4b10      	ldr	r3, [pc, #64]	; (8008428 <HAL_RCC_GetSysClockFreq+0x108>)
 80083e8:	68db      	ldr	r3, [r3, #12]
 80083ea:	0a1b      	lsrs	r3, r3, #8
 80083ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80083f0:	697a      	ldr	r2, [r7, #20]
 80083f2:	fb03 f202 	mul.w	r2, r3, r2
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80083fc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80083fe:	4b0a      	ldr	r3, [pc, #40]	; (8008428 <HAL_RCC_GetSysClockFreq+0x108>)
 8008400:	68db      	ldr	r3, [r3, #12]
 8008402:	0e5b      	lsrs	r3, r3, #25
 8008404:	f003 0303 	and.w	r3, r3, #3
 8008408:	3301      	adds	r3, #1
 800840a:	005b      	lsls	r3, r3, #1
 800840c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800840e:	697a      	ldr	r2, [r7, #20]
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	fbb2 f3f3 	udiv	r3, r2, r3
 8008416:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8008418:	69bb      	ldr	r3, [r7, #24]
}
 800841a:	4618      	mov	r0, r3
 800841c:	3724      	adds	r7, #36	; 0x24
 800841e:	46bd      	mov	sp, r7
 8008420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008424:	4770      	bx	lr
 8008426:	bf00      	nop
 8008428:	40021000 	.word	0x40021000
 800842c:	0800dcac 	.word	0x0800dcac
 8008430:	00f42400 	.word	0x00f42400
 8008434:	007a1200 	.word	0x007a1200

08008438 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008438:	b480      	push	{r7}
 800843a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800843c:	4b03      	ldr	r3, [pc, #12]	; (800844c <HAL_RCC_GetHCLKFreq+0x14>)
 800843e:	681b      	ldr	r3, [r3, #0]
}
 8008440:	4618      	mov	r0, r3
 8008442:	46bd      	mov	sp, r7
 8008444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008448:	4770      	bx	lr
 800844a:	bf00      	nop
 800844c:	200000f0 	.word	0x200000f0

08008450 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008454:	f7ff fff0 	bl	8008438 <HAL_RCC_GetHCLKFreq>
 8008458:	4602      	mov	r2, r0
 800845a:	4b06      	ldr	r3, [pc, #24]	; (8008474 <HAL_RCC_GetPCLK1Freq+0x24>)
 800845c:	689b      	ldr	r3, [r3, #8]
 800845e:	0a1b      	lsrs	r3, r3, #8
 8008460:	f003 0307 	and.w	r3, r3, #7
 8008464:	4904      	ldr	r1, [pc, #16]	; (8008478 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008466:	5ccb      	ldrb	r3, [r1, r3]
 8008468:	f003 031f 	and.w	r3, r3, #31
 800846c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008470:	4618      	mov	r0, r3
 8008472:	bd80      	pop	{r7, pc}
 8008474:	40021000 	.word	0x40021000
 8008478:	0800dca4 	.word	0x0800dca4

0800847c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008480:	f7ff ffda 	bl	8008438 <HAL_RCC_GetHCLKFreq>
 8008484:	4602      	mov	r2, r0
 8008486:	4b06      	ldr	r3, [pc, #24]	; (80084a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008488:	689b      	ldr	r3, [r3, #8]
 800848a:	0adb      	lsrs	r3, r3, #11
 800848c:	f003 0307 	and.w	r3, r3, #7
 8008490:	4904      	ldr	r1, [pc, #16]	; (80084a4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008492:	5ccb      	ldrb	r3, [r1, r3]
 8008494:	f003 031f 	and.w	r3, r3, #31
 8008498:	fa22 f303 	lsr.w	r3, r2, r3
}
 800849c:	4618      	mov	r0, r3
 800849e:	bd80      	pop	{r7, pc}
 80084a0:	40021000 	.word	0x40021000
 80084a4:	0800dca4 	.word	0x0800dca4

080084a8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b086      	sub	sp, #24
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80084b0:	2300      	movs	r3, #0
 80084b2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80084b4:	4b2a      	ldr	r3, [pc, #168]	; (8008560 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80084b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80084b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d003      	beq.n	80084c8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80084c0:	f7ff f96c 	bl	800779c <HAL_PWREx_GetVoltageRange>
 80084c4:	6178      	str	r0, [r7, #20]
 80084c6:	e014      	b.n	80084f2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80084c8:	4b25      	ldr	r3, [pc, #148]	; (8008560 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80084ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80084cc:	4a24      	ldr	r2, [pc, #144]	; (8008560 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80084ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80084d2:	6593      	str	r3, [r2, #88]	; 0x58
 80084d4:	4b22      	ldr	r3, [pc, #136]	; (8008560 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80084d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80084d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80084dc:	60fb      	str	r3, [r7, #12]
 80084de:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80084e0:	f7ff f95c 	bl	800779c <HAL_PWREx_GetVoltageRange>
 80084e4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80084e6:	4b1e      	ldr	r3, [pc, #120]	; (8008560 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80084e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80084ea:	4a1d      	ldr	r2, [pc, #116]	; (8008560 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80084ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80084f0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80084f2:	697b      	ldr	r3, [r7, #20]
 80084f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80084f8:	d10b      	bne.n	8008512 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2b80      	cmp	r3, #128	; 0x80
 80084fe:	d919      	bls.n	8008534 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2ba0      	cmp	r3, #160	; 0xa0
 8008504:	d902      	bls.n	800850c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8008506:	2302      	movs	r3, #2
 8008508:	613b      	str	r3, [r7, #16]
 800850a:	e013      	b.n	8008534 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800850c:	2301      	movs	r3, #1
 800850e:	613b      	str	r3, [r7, #16]
 8008510:	e010      	b.n	8008534 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	2b80      	cmp	r3, #128	; 0x80
 8008516:	d902      	bls.n	800851e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8008518:	2303      	movs	r3, #3
 800851a:	613b      	str	r3, [r7, #16]
 800851c:	e00a      	b.n	8008534 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2b80      	cmp	r3, #128	; 0x80
 8008522:	d102      	bne.n	800852a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8008524:	2302      	movs	r3, #2
 8008526:	613b      	str	r3, [r7, #16]
 8008528:	e004      	b.n	8008534 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	2b70      	cmp	r3, #112	; 0x70
 800852e:	d101      	bne.n	8008534 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008530:	2301      	movs	r3, #1
 8008532:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8008534:	4b0b      	ldr	r3, [pc, #44]	; (8008564 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f023 0207 	bic.w	r2, r3, #7
 800853c:	4909      	ldr	r1, [pc, #36]	; (8008564 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800853e:	693b      	ldr	r3, [r7, #16]
 8008540:	4313      	orrs	r3, r2
 8008542:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8008544:	4b07      	ldr	r3, [pc, #28]	; (8008564 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f003 0307 	and.w	r3, r3, #7
 800854c:	693a      	ldr	r2, [r7, #16]
 800854e:	429a      	cmp	r2, r3
 8008550:	d001      	beq.n	8008556 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8008552:	2301      	movs	r3, #1
 8008554:	e000      	b.n	8008558 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8008556:	2300      	movs	r3, #0
}
 8008558:	4618      	mov	r0, r3
 800855a:	3718      	adds	r7, #24
 800855c:	46bd      	mov	sp, r7
 800855e:	bd80      	pop	{r7, pc}
 8008560:	40021000 	.word	0x40021000
 8008564:	40022000 	.word	0x40022000

08008568 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008568:	b580      	push	{r7, lr}
 800856a:	b086      	sub	sp, #24
 800856c:	af00      	add	r7, sp, #0
 800856e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008570:	2300      	movs	r3, #0
 8008572:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008574:	2300      	movs	r3, #0
 8008576:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008580:	2b00      	cmp	r3, #0
 8008582:	d041      	beq.n	8008608 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008588:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800858c:	d02a      	beq.n	80085e4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800858e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008592:	d824      	bhi.n	80085de <HAL_RCCEx_PeriphCLKConfig+0x76>
 8008594:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008598:	d008      	beq.n	80085ac <HAL_RCCEx_PeriphCLKConfig+0x44>
 800859a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800859e:	d81e      	bhi.n	80085de <HAL_RCCEx_PeriphCLKConfig+0x76>
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d00a      	beq.n	80085ba <HAL_RCCEx_PeriphCLKConfig+0x52>
 80085a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80085a8:	d010      	beq.n	80085cc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80085aa:	e018      	b.n	80085de <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80085ac:	4b86      	ldr	r3, [pc, #536]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80085ae:	68db      	ldr	r3, [r3, #12]
 80085b0:	4a85      	ldr	r2, [pc, #532]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80085b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80085b6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80085b8:	e015      	b.n	80085e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	3304      	adds	r3, #4
 80085be:	2100      	movs	r1, #0
 80085c0:	4618      	mov	r0, r3
 80085c2:	f000 facd 	bl	8008b60 <RCCEx_PLLSAI1_Config>
 80085c6:	4603      	mov	r3, r0
 80085c8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80085ca:	e00c      	b.n	80085e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	3320      	adds	r3, #32
 80085d0:	2100      	movs	r1, #0
 80085d2:	4618      	mov	r0, r3
 80085d4:	f000 fbb6 	bl	8008d44 <RCCEx_PLLSAI2_Config>
 80085d8:	4603      	mov	r3, r0
 80085da:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80085dc:	e003      	b.n	80085e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80085de:	2301      	movs	r3, #1
 80085e0:	74fb      	strb	r3, [r7, #19]
      break;
 80085e2:	e000      	b.n	80085e6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80085e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80085e6:	7cfb      	ldrb	r3, [r7, #19]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d10b      	bne.n	8008604 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80085ec:	4b76      	ldr	r3, [pc, #472]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80085ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085f2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80085fa:	4973      	ldr	r1, [pc, #460]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80085fc:	4313      	orrs	r3, r2
 80085fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8008602:	e001      	b.n	8008608 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008604:	7cfb      	ldrb	r3, [r7, #19]
 8008606:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008610:	2b00      	cmp	r3, #0
 8008612:	d041      	beq.n	8008698 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008618:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800861c:	d02a      	beq.n	8008674 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800861e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8008622:	d824      	bhi.n	800866e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8008624:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008628:	d008      	beq.n	800863c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800862a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800862e:	d81e      	bhi.n	800866e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8008630:	2b00      	cmp	r3, #0
 8008632:	d00a      	beq.n	800864a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8008634:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008638:	d010      	beq.n	800865c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800863a:	e018      	b.n	800866e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800863c:	4b62      	ldr	r3, [pc, #392]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800863e:	68db      	ldr	r3, [r3, #12]
 8008640:	4a61      	ldr	r2, [pc, #388]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008642:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008646:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8008648:	e015      	b.n	8008676 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	3304      	adds	r3, #4
 800864e:	2100      	movs	r1, #0
 8008650:	4618      	mov	r0, r3
 8008652:	f000 fa85 	bl	8008b60 <RCCEx_PLLSAI1_Config>
 8008656:	4603      	mov	r3, r0
 8008658:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800865a:	e00c      	b.n	8008676 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	3320      	adds	r3, #32
 8008660:	2100      	movs	r1, #0
 8008662:	4618      	mov	r0, r3
 8008664:	f000 fb6e 	bl	8008d44 <RCCEx_PLLSAI2_Config>
 8008668:	4603      	mov	r3, r0
 800866a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800866c:	e003      	b.n	8008676 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800866e:	2301      	movs	r3, #1
 8008670:	74fb      	strb	r3, [r7, #19]
      break;
 8008672:	e000      	b.n	8008676 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8008674:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008676:	7cfb      	ldrb	r3, [r7, #19]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d10b      	bne.n	8008694 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800867c:	4b52      	ldr	r3, [pc, #328]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800867e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008682:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800868a:	494f      	ldr	r1, [pc, #316]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800868c:	4313      	orrs	r3, r2
 800868e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8008692:	e001      	b.n	8008698 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008694:	7cfb      	ldrb	r3, [r7, #19]
 8008696:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	f000 80a0 	beq.w	80087e6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80086a6:	2300      	movs	r3, #0
 80086a8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80086aa:	4b47      	ldr	r3, [pc, #284]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80086ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d101      	bne.n	80086ba <HAL_RCCEx_PeriphCLKConfig+0x152>
 80086b6:	2301      	movs	r3, #1
 80086b8:	e000      	b.n	80086bc <HAL_RCCEx_PeriphCLKConfig+0x154>
 80086ba:	2300      	movs	r3, #0
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d00d      	beq.n	80086dc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80086c0:	4b41      	ldr	r3, [pc, #260]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80086c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086c4:	4a40      	ldr	r2, [pc, #256]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80086c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80086ca:	6593      	str	r3, [r2, #88]	; 0x58
 80086cc:	4b3e      	ldr	r3, [pc, #248]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80086ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80086d4:	60bb      	str	r3, [r7, #8]
 80086d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80086d8:	2301      	movs	r3, #1
 80086da:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80086dc:	4b3b      	ldr	r3, [pc, #236]	; (80087cc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	4a3a      	ldr	r2, [pc, #232]	; (80087cc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80086e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80086e6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80086e8:	f7fc fbc2 	bl	8004e70 <HAL_GetTick>
 80086ec:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80086ee:	e009      	b.n	8008704 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80086f0:	f7fc fbbe 	bl	8004e70 <HAL_GetTick>
 80086f4:	4602      	mov	r2, r0
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	1ad3      	subs	r3, r2, r3
 80086fa:	2b02      	cmp	r3, #2
 80086fc:	d902      	bls.n	8008704 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80086fe:	2303      	movs	r3, #3
 8008700:	74fb      	strb	r3, [r7, #19]
        break;
 8008702:	e005      	b.n	8008710 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8008704:	4b31      	ldr	r3, [pc, #196]	; (80087cc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800870c:	2b00      	cmp	r3, #0
 800870e:	d0ef      	beq.n	80086f0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8008710:	7cfb      	ldrb	r3, [r7, #19]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d15c      	bne.n	80087d0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008716:	4b2c      	ldr	r3, [pc, #176]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008718:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800871c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008720:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008722:	697b      	ldr	r3, [r7, #20]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d01f      	beq.n	8008768 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800872e:	697a      	ldr	r2, [r7, #20]
 8008730:	429a      	cmp	r2, r3
 8008732:	d019      	beq.n	8008768 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008734:	4b24      	ldr	r3, [pc, #144]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008736:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800873a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800873e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008740:	4b21      	ldr	r3, [pc, #132]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008742:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008746:	4a20      	ldr	r2, [pc, #128]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008748:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800874c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008750:	4b1d      	ldr	r3, [pc, #116]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008752:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008756:	4a1c      	ldr	r2, [pc, #112]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008758:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800875c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008760:	4a19      	ldr	r2, [pc, #100]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008762:	697b      	ldr	r3, [r7, #20]
 8008764:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008768:	697b      	ldr	r3, [r7, #20]
 800876a:	f003 0301 	and.w	r3, r3, #1
 800876e:	2b00      	cmp	r3, #0
 8008770:	d016      	beq.n	80087a0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008772:	f7fc fb7d 	bl	8004e70 <HAL_GetTick>
 8008776:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008778:	e00b      	b.n	8008792 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800877a:	f7fc fb79 	bl	8004e70 <HAL_GetTick>
 800877e:	4602      	mov	r2, r0
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	1ad3      	subs	r3, r2, r3
 8008784:	f241 3288 	movw	r2, #5000	; 0x1388
 8008788:	4293      	cmp	r3, r2
 800878a:	d902      	bls.n	8008792 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800878c:	2303      	movs	r3, #3
 800878e:	74fb      	strb	r3, [r7, #19]
            break;
 8008790:	e006      	b.n	80087a0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008792:	4b0d      	ldr	r3, [pc, #52]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008794:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008798:	f003 0302 	and.w	r3, r3, #2
 800879c:	2b00      	cmp	r3, #0
 800879e:	d0ec      	beq.n	800877a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80087a0:	7cfb      	ldrb	r3, [r7, #19]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d10c      	bne.n	80087c0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80087a6:	4b08      	ldr	r3, [pc, #32]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80087a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80087ac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087b6:	4904      	ldr	r1, [pc, #16]	; (80087c8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80087b8:	4313      	orrs	r3, r2
 80087ba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80087be:	e009      	b.n	80087d4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80087c0:	7cfb      	ldrb	r3, [r7, #19]
 80087c2:	74bb      	strb	r3, [r7, #18]
 80087c4:	e006      	b.n	80087d4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80087c6:	bf00      	nop
 80087c8:	40021000 	.word	0x40021000
 80087cc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087d0:	7cfb      	ldrb	r3, [r7, #19]
 80087d2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80087d4:	7c7b      	ldrb	r3, [r7, #17]
 80087d6:	2b01      	cmp	r3, #1
 80087d8:	d105      	bne.n	80087e6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80087da:	4ba6      	ldr	r3, [pc, #664]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80087dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80087de:	4aa5      	ldr	r2, [pc, #660]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80087e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80087e4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f003 0301 	and.w	r3, r3, #1
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d00a      	beq.n	8008808 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80087f2:	4ba0      	ldr	r3, [pc, #640]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80087f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087f8:	f023 0203 	bic.w	r2, r3, #3
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008800:	499c      	ldr	r1, [pc, #624]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008802:	4313      	orrs	r3, r2
 8008804:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f003 0302 	and.w	r3, r3, #2
 8008810:	2b00      	cmp	r3, #0
 8008812:	d00a      	beq.n	800882a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008814:	4b97      	ldr	r3, [pc, #604]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008816:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800881a:	f023 020c 	bic.w	r2, r3, #12
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008822:	4994      	ldr	r1, [pc, #592]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008824:	4313      	orrs	r3, r2
 8008826:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f003 0304 	and.w	r3, r3, #4
 8008832:	2b00      	cmp	r3, #0
 8008834:	d00a      	beq.n	800884c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008836:	4b8f      	ldr	r3, [pc, #572]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008838:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800883c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008844:	498b      	ldr	r1, [pc, #556]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008846:	4313      	orrs	r3, r2
 8008848:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f003 0308 	and.w	r3, r3, #8
 8008854:	2b00      	cmp	r3, #0
 8008856:	d00a      	beq.n	800886e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008858:	4b86      	ldr	r3, [pc, #536]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800885a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800885e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008866:	4983      	ldr	r1, [pc, #524]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008868:	4313      	orrs	r3, r2
 800886a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f003 0310 	and.w	r3, r3, #16
 8008876:	2b00      	cmp	r3, #0
 8008878:	d00a      	beq.n	8008890 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800887a:	4b7e      	ldr	r3, [pc, #504]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800887c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008880:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008888:	497a      	ldr	r1, [pc, #488]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800888a:	4313      	orrs	r3, r2
 800888c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f003 0320 	and.w	r3, r3, #32
 8008898:	2b00      	cmp	r3, #0
 800889a:	d00a      	beq.n	80088b2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800889c:	4b75      	ldr	r3, [pc, #468]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800889e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088a2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80088aa:	4972      	ldr	r1, [pc, #456]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80088ac:	4313      	orrs	r3, r2
 80088ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d00a      	beq.n	80088d4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80088be:	4b6d      	ldr	r3, [pc, #436]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80088c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088c4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80088cc:	4969      	ldr	r1, [pc, #420]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80088ce:	4313      	orrs	r3, r2
 80088d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d00a      	beq.n	80088f6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80088e0:	4b64      	ldr	r3, [pc, #400]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80088e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088e6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80088ee:	4961      	ldr	r1, [pc, #388]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80088f0:	4313      	orrs	r3, r2
 80088f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d00a      	beq.n	8008918 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008902:	4b5c      	ldr	r3, [pc, #368]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008904:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008908:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008910:	4958      	ldr	r1, [pc, #352]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008912:	4313      	orrs	r3, r2
 8008914:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008920:	2b00      	cmp	r3, #0
 8008922:	d00a      	beq.n	800893a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008924:	4b53      	ldr	r3, [pc, #332]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008926:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800892a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008932:	4950      	ldr	r1, [pc, #320]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008934:	4313      	orrs	r3, r2
 8008936:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008942:	2b00      	cmp	r3, #0
 8008944:	d00a      	beq.n	800895c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008946:	4b4b      	ldr	r3, [pc, #300]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008948:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800894c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008954:	4947      	ldr	r1, [pc, #284]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008956:	4313      	orrs	r3, r2
 8008958:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008964:	2b00      	cmp	r3, #0
 8008966:	d00a      	beq.n	800897e <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008968:	4b42      	ldr	r3, [pc, #264]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800896a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800896e:	f023 0203 	bic.w	r2, r3, #3
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008976:	493f      	ldr	r1, [pc, #252]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008978:	4313      	orrs	r3, r2
 800897a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008986:	2b00      	cmp	r3, #0
 8008988:	d028      	beq.n	80089dc <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800898a:	4b3a      	ldr	r3, [pc, #232]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800898c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008990:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008998:	4936      	ldr	r1, [pc, #216]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800899a:	4313      	orrs	r3, r2
 800899c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089a4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80089a8:	d106      	bne.n	80089b8 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80089aa:	4b32      	ldr	r3, [pc, #200]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80089ac:	68db      	ldr	r3, [r3, #12]
 80089ae:	4a31      	ldr	r2, [pc, #196]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80089b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80089b4:	60d3      	str	r3, [r2, #12]
 80089b6:	e011      	b.n	80089dc <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089bc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80089c0:	d10c      	bne.n	80089dc <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	3304      	adds	r3, #4
 80089c6:	2101      	movs	r1, #1
 80089c8:	4618      	mov	r0, r3
 80089ca:	f000 f8c9 	bl	8008b60 <RCCEx_PLLSAI1_Config>
 80089ce:	4603      	mov	r3, r0
 80089d0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80089d2:	7cfb      	ldrb	r3, [r7, #19]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d001      	beq.n	80089dc <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 80089d8:	7cfb      	ldrb	r3, [r7, #19]
 80089da:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d028      	beq.n	8008a3a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80089e8:	4b22      	ldr	r3, [pc, #136]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80089ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089ee:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80089f6:	491f      	ldr	r1, [pc, #124]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80089f8:	4313      	orrs	r3, r2
 80089fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008a02:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008a06:	d106      	bne.n	8008a16 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008a08:	4b1a      	ldr	r3, [pc, #104]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008a0a:	68db      	ldr	r3, [r3, #12]
 8008a0c:	4a19      	ldr	r2, [pc, #100]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008a0e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008a12:	60d3      	str	r3, [r2, #12]
 8008a14:	e011      	b.n	8008a3a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008a1a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008a1e:	d10c      	bne.n	8008a3a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	3304      	adds	r3, #4
 8008a24:	2101      	movs	r1, #1
 8008a26:	4618      	mov	r0, r3
 8008a28:	f000 f89a 	bl	8008b60 <RCCEx_PLLSAI1_Config>
 8008a2c:	4603      	mov	r3, r0
 8008a2e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008a30:	7cfb      	ldrb	r3, [r7, #19]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d001      	beq.n	8008a3a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 8008a36:	7cfb      	ldrb	r3, [r7, #19]
 8008a38:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d02a      	beq.n	8008a9c <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008a46:	4b0b      	ldr	r3, [pc, #44]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008a48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a4c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008a54:	4907      	ldr	r1, [pc, #28]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008a56:	4313      	orrs	r3, r2
 8008a58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008a60:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008a64:	d108      	bne.n	8008a78 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008a66:	4b03      	ldr	r3, [pc, #12]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008a68:	68db      	ldr	r3, [r3, #12]
 8008a6a:	4a02      	ldr	r2, [pc, #8]	; (8008a74 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8008a6c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008a70:	60d3      	str	r3, [r2, #12]
 8008a72:	e013      	b.n	8008a9c <HAL_RCCEx_PeriphCLKConfig+0x534>
 8008a74:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008a7c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008a80:	d10c      	bne.n	8008a9c <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	3304      	adds	r3, #4
 8008a86:	2101      	movs	r1, #1
 8008a88:	4618      	mov	r0, r3
 8008a8a:	f000 f869 	bl	8008b60 <RCCEx_PLLSAI1_Config>
 8008a8e:	4603      	mov	r3, r0
 8008a90:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008a92:	7cfb      	ldrb	r3, [r7, #19]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d001      	beq.n	8008a9c <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 8008a98:	7cfb      	ldrb	r3, [r7, #19]
 8008a9a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d02f      	beq.n	8008b08 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008aa8:	4b2c      	ldr	r3, [pc, #176]	; (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8008aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008aae:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008ab6:	4929      	ldr	r1, [pc, #164]	; (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8008ab8:	4313      	orrs	r3, r2
 8008aba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008ac2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008ac6:	d10d      	bne.n	8008ae4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	3304      	adds	r3, #4
 8008acc:	2102      	movs	r1, #2
 8008ace:	4618      	mov	r0, r3
 8008ad0:	f000 f846 	bl	8008b60 <RCCEx_PLLSAI1_Config>
 8008ad4:	4603      	mov	r3, r0
 8008ad6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008ad8:	7cfb      	ldrb	r3, [r7, #19]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d014      	beq.n	8008b08 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8008ade:	7cfb      	ldrb	r3, [r7, #19]
 8008ae0:	74bb      	strb	r3, [r7, #18]
 8008ae2:	e011      	b.n	8008b08 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008ae8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008aec:	d10c      	bne.n	8008b08 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	3320      	adds	r3, #32
 8008af2:	2102      	movs	r1, #2
 8008af4:	4618      	mov	r0, r3
 8008af6:	f000 f925 	bl	8008d44 <RCCEx_PLLSAI2_Config>
 8008afa:	4603      	mov	r3, r0
 8008afc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008afe:	7cfb      	ldrb	r3, [r7, #19]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d001      	beq.n	8008b08 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8008b04:	7cfb      	ldrb	r3, [r7, #19]
 8008b06:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d00b      	beq.n	8008b2c <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008b14:	4b11      	ldr	r3, [pc, #68]	; (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8008b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b1a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008b24:	490d      	ldr	r1, [pc, #52]	; (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8008b26:	4313      	orrs	r3, r2
 8008b28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d00b      	beq.n	8008b50 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008b38:	4b08      	ldr	r3, [pc, #32]	; (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8008b3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b3e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008b48:	4904      	ldr	r1, [pc, #16]	; (8008b5c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8008b4a:	4313      	orrs	r3, r2
 8008b4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8008b50:	7cbb      	ldrb	r3, [r7, #18]
}
 8008b52:	4618      	mov	r0, r3
 8008b54:	3718      	adds	r7, #24
 8008b56:	46bd      	mov	sp, r7
 8008b58:	bd80      	pop	{r7, pc}
 8008b5a:	bf00      	nop
 8008b5c:	40021000 	.word	0x40021000

08008b60 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b084      	sub	sp, #16
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
 8008b68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008b6e:	4b74      	ldr	r3, [pc, #464]	; (8008d40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008b70:	68db      	ldr	r3, [r3, #12]
 8008b72:	f003 0303 	and.w	r3, r3, #3
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d018      	beq.n	8008bac <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8008b7a:	4b71      	ldr	r3, [pc, #452]	; (8008d40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008b7c:	68db      	ldr	r3, [r3, #12]
 8008b7e:	f003 0203 	and.w	r2, r3, #3
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	429a      	cmp	r2, r3
 8008b88:	d10d      	bne.n	8008ba6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
       ||
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d009      	beq.n	8008ba6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8008b92:	4b6b      	ldr	r3, [pc, #428]	; (8008d40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008b94:	68db      	ldr	r3, [r3, #12]
 8008b96:	091b      	lsrs	r3, r3, #4
 8008b98:	f003 0307 	and.w	r3, r3, #7
 8008b9c:	1c5a      	adds	r2, r3, #1
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	685b      	ldr	r3, [r3, #4]
       ||
 8008ba2:	429a      	cmp	r2, r3
 8008ba4:	d047      	beq.n	8008c36 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8008ba6:	2301      	movs	r3, #1
 8008ba8:	73fb      	strb	r3, [r7, #15]
 8008baa:	e044      	b.n	8008c36 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	2b03      	cmp	r3, #3
 8008bb2:	d018      	beq.n	8008be6 <RCCEx_PLLSAI1_Config+0x86>
 8008bb4:	2b03      	cmp	r3, #3
 8008bb6:	d825      	bhi.n	8008c04 <RCCEx_PLLSAI1_Config+0xa4>
 8008bb8:	2b01      	cmp	r3, #1
 8008bba:	d002      	beq.n	8008bc2 <RCCEx_PLLSAI1_Config+0x62>
 8008bbc:	2b02      	cmp	r3, #2
 8008bbe:	d009      	beq.n	8008bd4 <RCCEx_PLLSAI1_Config+0x74>
 8008bc0:	e020      	b.n	8008c04 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008bc2:	4b5f      	ldr	r3, [pc, #380]	; (8008d40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	f003 0302 	and.w	r3, r3, #2
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d11d      	bne.n	8008c0a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8008bce:	2301      	movs	r3, #1
 8008bd0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008bd2:	e01a      	b.n	8008c0a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008bd4:	4b5a      	ldr	r3, [pc, #360]	; (8008d40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d116      	bne.n	8008c0e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8008be0:	2301      	movs	r3, #1
 8008be2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008be4:	e013      	b.n	8008c0e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008be6:	4b56      	ldr	r3, [pc, #344]	; (8008d40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d10f      	bne.n	8008c12 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008bf2:	4b53      	ldr	r3, [pc, #332]	; (8008d40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d109      	bne.n	8008c12 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8008bfe:	2301      	movs	r3, #1
 8008c00:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008c02:	e006      	b.n	8008c12 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8008c04:	2301      	movs	r3, #1
 8008c06:	73fb      	strb	r3, [r7, #15]
      break;
 8008c08:	e004      	b.n	8008c14 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008c0a:	bf00      	nop
 8008c0c:	e002      	b.n	8008c14 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008c0e:	bf00      	nop
 8008c10:	e000      	b.n	8008c14 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8008c12:	bf00      	nop
    }

    if(status == HAL_OK)
 8008c14:	7bfb      	ldrb	r3, [r7, #15]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d10d      	bne.n	8008c36 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008c1a:	4b49      	ldr	r3, [pc, #292]	; (8008d40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008c1c:	68db      	ldr	r3, [r3, #12]
 8008c1e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6819      	ldr	r1, [r3, #0]
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	685b      	ldr	r3, [r3, #4]
 8008c2a:	3b01      	subs	r3, #1
 8008c2c:	011b      	lsls	r3, r3, #4
 8008c2e:	430b      	orrs	r3, r1
 8008c30:	4943      	ldr	r1, [pc, #268]	; (8008d40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008c32:	4313      	orrs	r3, r2
 8008c34:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008c36:	7bfb      	ldrb	r3, [r7, #15]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d17c      	bne.n	8008d36 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8008c3c:	4b40      	ldr	r3, [pc, #256]	; (8008d40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	4a3f      	ldr	r2, [pc, #252]	; (8008d40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008c42:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008c46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c48:	f7fc f912 	bl	8004e70 <HAL_GetTick>
 8008c4c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008c4e:	e009      	b.n	8008c64 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008c50:	f7fc f90e 	bl	8004e70 <HAL_GetTick>
 8008c54:	4602      	mov	r2, r0
 8008c56:	68bb      	ldr	r3, [r7, #8]
 8008c58:	1ad3      	subs	r3, r2, r3
 8008c5a:	2b02      	cmp	r3, #2
 8008c5c:	d902      	bls.n	8008c64 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8008c5e:	2303      	movs	r3, #3
 8008c60:	73fb      	strb	r3, [r7, #15]
        break;
 8008c62:	e005      	b.n	8008c70 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008c64:	4b36      	ldr	r3, [pc, #216]	; (8008d40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d1ef      	bne.n	8008c50 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008c70:	7bfb      	ldrb	r3, [r7, #15]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d15f      	bne.n	8008d36 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d110      	bne.n	8008c9e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008c7c:	4b30      	ldr	r3, [pc, #192]	; (8008d40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008c7e:	691b      	ldr	r3, [r3, #16]
 8008c80:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8008c84:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008c88:	687a      	ldr	r2, [r7, #4]
 8008c8a:	6892      	ldr	r2, [r2, #8]
 8008c8c:	0211      	lsls	r1, r2, #8
 8008c8e:	687a      	ldr	r2, [r7, #4]
 8008c90:	68d2      	ldr	r2, [r2, #12]
 8008c92:	06d2      	lsls	r2, r2, #27
 8008c94:	430a      	orrs	r2, r1
 8008c96:	492a      	ldr	r1, [pc, #168]	; (8008d40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008c98:	4313      	orrs	r3, r2
 8008c9a:	610b      	str	r3, [r1, #16]
 8008c9c:	e027      	b.n	8008cee <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	2b01      	cmp	r3, #1
 8008ca2:	d112      	bne.n	8008cca <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008ca4:	4b26      	ldr	r3, [pc, #152]	; (8008d40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008ca6:	691b      	ldr	r3, [r3, #16]
 8008ca8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8008cac:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008cb0:	687a      	ldr	r2, [r7, #4]
 8008cb2:	6892      	ldr	r2, [r2, #8]
 8008cb4:	0211      	lsls	r1, r2, #8
 8008cb6:	687a      	ldr	r2, [r7, #4]
 8008cb8:	6912      	ldr	r2, [r2, #16]
 8008cba:	0852      	lsrs	r2, r2, #1
 8008cbc:	3a01      	subs	r2, #1
 8008cbe:	0552      	lsls	r2, r2, #21
 8008cc0:	430a      	orrs	r2, r1
 8008cc2:	491f      	ldr	r1, [pc, #124]	; (8008d40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008cc4:	4313      	orrs	r3, r2
 8008cc6:	610b      	str	r3, [r1, #16]
 8008cc8:	e011      	b.n	8008cee <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008cca:	4b1d      	ldr	r3, [pc, #116]	; (8008d40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008ccc:	691b      	ldr	r3, [r3, #16]
 8008cce:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8008cd2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008cd6:	687a      	ldr	r2, [r7, #4]
 8008cd8:	6892      	ldr	r2, [r2, #8]
 8008cda:	0211      	lsls	r1, r2, #8
 8008cdc:	687a      	ldr	r2, [r7, #4]
 8008cde:	6952      	ldr	r2, [r2, #20]
 8008ce0:	0852      	lsrs	r2, r2, #1
 8008ce2:	3a01      	subs	r2, #1
 8008ce4:	0652      	lsls	r2, r2, #25
 8008ce6:	430a      	orrs	r2, r1
 8008ce8:	4915      	ldr	r1, [pc, #84]	; (8008d40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008cea:	4313      	orrs	r3, r2
 8008cec:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008cee:	4b14      	ldr	r3, [pc, #80]	; (8008d40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	4a13      	ldr	r2, [pc, #76]	; (8008d40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008cf4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008cf8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008cfa:	f7fc f8b9 	bl	8004e70 <HAL_GetTick>
 8008cfe:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008d00:	e009      	b.n	8008d16 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008d02:	f7fc f8b5 	bl	8004e70 <HAL_GetTick>
 8008d06:	4602      	mov	r2, r0
 8008d08:	68bb      	ldr	r3, [r7, #8]
 8008d0a:	1ad3      	subs	r3, r2, r3
 8008d0c:	2b02      	cmp	r3, #2
 8008d0e:	d902      	bls.n	8008d16 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8008d10:	2303      	movs	r3, #3
 8008d12:	73fb      	strb	r3, [r7, #15]
          break;
 8008d14:	e005      	b.n	8008d22 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008d16:	4b0a      	ldr	r3, [pc, #40]	; (8008d40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d0ef      	beq.n	8008d02 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8008d22:	7bfb      	ldrb	r3, [r7, #15]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d106      	bne.n	8008d36 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8008d28:	4b05      	ldr	r3, [pc, #20]	; (8008d40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008d2a:	691a      	ldr	r2, [r3, #16]
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	699b      	ldr	r3, [r3, #24]
 8008d30:	4903      	ldr	r1, [pc, #12]	; (8008d40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008d32:	4313      	orrs	r3, r2
 8008d34:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8008d36:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d38:	4618      	mov	r0, r3
 8008d3a:	3710      	adds	r7, #16
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	bd80      	pop	{r7, pc}
 8008d40:	40021000 	.word	0x40021000

08008d44 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b084      	sub	sp, #16
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
 8008d4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008d4e:	2300      	movs	r3, #0
 8008d50:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008d52:	4b69      	ldr	r3, [pc, #420]	; (8008ef8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8008d54:	68db      	ldr	r3, [r3, #12]
 8008d56:	f003 0303 	and.w	r3, r3, #3
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d018      	beq.n	8008d90 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8008d5e:	4b66      	ldr	r3, [pc, #408]	; (8008ef8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8008d60:	68db      	ldr	r3, [r3, #12]
 8008d62:	f003 0203 	and.w	r2, r3, #3
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	429a      	cmp	r2, r3
 8008d6c:	d10d      	bne.n	8008d8a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
       ||
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d009      	beq.n	8008d8a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8008d76:	4b60      	ldr	r3, [pc, #384]	; (8008ef8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8008d78:	68db      	ldr	r3, [r3, #12]
 8008d7a:	091b      	lsrs	r3, r3, #4
 8008d7c:	f003 0307 	and.w	r3, r3, #7
 8008d80:	1c5a      	adds	r2, r3, #1
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	685b      	ldr	r3, [r3, #4]
       ||
 8008d86:	429a      	cmp	r2, r3
 8008d88:	d047      	beq.n	8008e1a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8008d8a:	2301      	movs	r3, #1
 8008d8c:	73fb      	strb	r3, [r7, #15]
 8008d8e:	e044      	b.n	8008e1a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	2b03      	cmp	r3, #3
 8008d96:	d018      	beq.n	8008dca <RCCEx_PLLSAI2_Config+0x86>
 8008d98:	2b03      	cmp	r3, #3
 8008d9a:	d825      	bhi.n	8008de8 <RCCEx_PLLSAI2_Config+0xa4>
 8008d9c:	2b01      	cmp	r3, #1
 8008d9e:	d002      	beq.n	8008da6 <RCCEx_PLLSAI2_Config+0x62>
 8008da0:	2b02      	cmp	r3, #2
 8008da2:	d009      	beq.n	8008db8 <RCCEx_PLLSAI2_Config+0x74>
 8008da4:	e020      	b.n	8008de8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008da6:	4b54      	ldr	r3, [pc, #336]	; (8008ef8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f003 0302 	and.w	r3, r3, #2
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d11d      	bne.n	8008dee <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8008db2:	2301      	movs	r3, #1
 8008db4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008db6:	e01a      	b.n	8008dee <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008db8:	4b4f      	ldr	r3, [pc, #316]	; (8008ef8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d116      	bne.n	8008df2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008dc8:	e013      	b.n	8008df2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008dca:	4b4b      	ldr	r3, [pc, #300]	; (8008ef8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d10f      	bne.n	8008df6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008dd6:	4b48      	ldr	r3, [pc, #288]	; (8008ef8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d109      	bne.n	8008df6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8008de2:	2301      	movs	r3, #1
 8008de4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008de6:	e006      	b.n	8008df6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8008de8:	2301      	movs	r3, #1
 8008dea:	73fb      	strb	r3, [r7, #15]
      break;
 8008dec:	e004      	b.n	8008df8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8008dee:	bf00      	nop
 8008df0:	e002      	b.n	8008df8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8008df2:	bf00      	nop
 8008df4:	e000      	b.n	8008df8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8008df6:	bf00      	nop
    }

    if(status == HAL_OK)
 8008df8:	7bfb      	ldrb	r3, [r7, #15]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d10d      	bne.n	8008e1a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008dfe:	4b3e      	ldr	r3, [pc, #248]	; (8008ef8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8008e00:	68db      	ldr	r3, [r3, #12]
 8008e02:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	6819      	ldr	r1, [r3, #0]
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	685b      	ldr	r3, [r3, #4]
 8008e0e:	3b01      	subs	r3, #1
 8008e10:	011b      	lsls	r3, r3, #4
 8008e12:	430b      	orrs	r3, r1
 8008e14:	4938      	ldr	r1, [pc, #224]	; (8008ef8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8008e16:	4313      	orrs	r3, r2
 8008e18:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008e1a:	7bfb      	ldrb	r3, [r7, #15]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d166      	bne.n	8008eee <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8008e20:	4b35      	ldr	r3, [pc, #212]	; (8008ef8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	4a34      	ldr	r2, [pc, #208]	; (8008ef8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8008e26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008e2a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008e2c:	f7fc f820 	bl	8004e70 <HAL_GetTick>
 8008e30:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008e32:	e009      	b.n	8008e48 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008e34:	f7fc f81c 	bl	8004e70 <HAL_GetTick>
 8008e38:	4602      	mov	r2, r0
 8008e3a:	68bb      	ldr	r3, [r7, #8]
 8008e3c:	1ad3      	subs	r3, r2, r3
 8008e3e:	2b02      	cmp	r3, #2
 8008e40:	d902      	bls.n	8008e48 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8008e42:	2303      	movs	r3, #3
 8008e44:	73fb      	strb	r3, [r7, #15]
        break;
 8008e46:	e005      	b.n	8008e54 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008e48:	4b2b      	ldr	r3, [pc, #172]	; (8008ef8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d1ef      	bne.n	8008e34 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008e54:	7bfb      	ldrb	r3, [r7, #15]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d149      	bne.n	8008eee <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d110      	bne.n	8008e82 <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008e60:	4b25      	ldr	r3, [pc, #148]	; (8008ef8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8008e62:	695b      	ldr	r3, [r3, #20]
 8008e64:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8008e68:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008e6c:	687a      	ldr	r2, [r7, #4]
 8008e6e:	6892      	ldr	r2, [r2, #8]
 8008e70:	0211      	lsls	r1, r2, #8
 8008e72:	687a      	ldr	r2, [r7, #4]
 8008e74:	68d2      	ldr	r2, [r2, #12]
 8008e76:	06d2      	lsls	r2, r2, #27
 8008e78:	430a      	orrs	r2, r1
 8008e7a:	491f      	ldr	r1, [pc, #124]	; (8008ef8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8008e7c:	4313      	orrs	r3, r2
 8008e7e:	614b      	str	r3, [r1, #20]
 8008e80:	e011      	b.n	8008ea6 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008e82:	4b1d      	ldr	r3, [pc, #116]	; (8008ef8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8008e84:	695b      	ldr	r3, [r3, #20]
 8008e86:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8008e8a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008e8e:	687a      	ldr	r2, [r7, #4]
 8008e90:	6892      	ldr	r2, [r2, #8]
 8008e92:	0211      	lsls	r1, r2, #8
 8008e94:	687a      	ldr	r2, [r7, #4]
 8008e96:	6912      	ldr	r2, [r2, #16]
 8008e98:	0852      	lsrs	r2, r2, #1
 8008e9a:	3a01      	subs	r2, #1
 8008e9c:	0652      	lsls	r2, r2, #25
 8008e9e:	430a      	orrs	r2, r1
 8008ea0:	4915      	ldr	r1, [pc, #84]	; (8008ef8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8008ea2:	4313      	orrs	r3, r2
 8008ea4:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8008ea6:	4b14      	ldr	r3, [pc, #80]	; (8008ef8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	4a13      	ldr	r2, [pc, #76]	; (8008ef8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8008eac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008eb0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008eb2:	f7fb ffdd 	bl	8004e70 <HAL_GetTick>
 8008eb6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008eb8:	e009      	b.n	8008ece <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008eba:	f7fb ffd9 	bl	8004e70 <HAL_GetTick>
 8008ebe:	4602      	mov	r2, r0
 8008ec0:	68bb      	ldr	r3, [r7, #8]
 8008ec2:	1ad3      	subs	r3, r2, r3
 8008ec4:	2b02      	cmp	r3, #2
 8008ec6:	d902      	bls.n	8008ece <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8008ec8:	2303      	movs	r3, #3
 8008eca:	73fb      	strb	r3, [r7, #15]
          break;
 8008ecc:	e005      	b.n	8008eda <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008ece:	4b0a      	ldr	r3, [pc, #40]	; (8008ef8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d0ef      	beq.n	8008eba <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 8008eda:	7bfb      	ldrb	r3, [r7, #15]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d106      	bne.n	8008eee <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8008ee0:	4b05      	ldr	r3, [pc, #20]	; (8008ef8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8008ee2:	695a      	ldr	r2, [r3, #20]
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	695b      	ldr	r3, [r3, #20]
 8008ee8:	4903      	ldr	r1, [pc, #12]	; (8008ef8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8008eea:	4313      	orrs	r3, r2
 8008eec:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8008eee:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	3710      	adds	r7, #16
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	bd80      	pop	{r7, pc}
 8008ef8:	40021000 	.word	0x40021000

08008efc <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b084      	sub	sp, #16
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	60f8      	str	r0, [r7, #12]
 8008f04:	60b9      	str	r1, [r7, #8]
 8008f06:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d101      	bne.n	8008f12 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8008f0e:	2301      	movs	r3, #1
 8008f10:	e038      	b.n	8008f84 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8008f18:	b2db      	uxtb	r3, r3
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d106      	bne.n	8008f2c <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	2200      	movs	r2, #0
 8008f22:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8008f26:	68f8      	ldr	r0, [r7, #12]
 8008f28:	f7fb fdd4 	bl	8004ad4 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	681a      	ldr	r2, [r3, #0]
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	3308      	adds	r3, #8
 8008f34:	4619      	mov	r1, r3
 8008f36:	4610      	mov	r0, r2
 8008f38:	f001 f920 	bl	800a17c <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	6818      	ldr	r0, [r3, #0]
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	689b      	ldr	r3, [r3, #8]
 8008f44:	461a      	mov	r2, r3
 8008f46:	68b9      	ldr	r1, [r7, #8]
 8008f48:	f001 f9a8 	bl	800a29c <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	6858      	ldr	r0, [r3, #4]
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	689a      	ldr	r2, [r3, #8]
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f58:	6879      	ldr	r1, [r7, #4]
 8008f5a:	f001 f9ef 	bl	800a33c <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	68fa      	ldr	r2, [r7, #12]
 8008f64:	6892      	ldr	r2, [r2, #8]
 8008f66:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	68fa      	ldr	r2, [r7, #12]
 8008f70:	6892      	ldr	r2, [r2, #8]
 8008f72:	f041 0101 	orr.w	r1, r1, #1
 8008f76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	2201      	movs	r2, #1
 8008f7e:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  return HAL_OK;
 8008f82:	2300      	movs	r3, #0
}
 8008f84:	4618      	mov	r0, r3
 8008f86:	3710      	adds	r7, #16
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	bd80      	pop	{r7, pc}

08008f8c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b082      	sub	sp, #8
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d101      	bne.n	8008f9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008f9a:	2301      	movs	r3, #1
 8008f9c:	e040      	b.n	8009020 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d106      	bne.n	8008fb4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	2200      	movs	r2, #0
 8008faa:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008fae:	6878      	ldr	r0, [r7, #4]
 8008fb0:	f7fb fca2 	bl	80048f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	2224      	movs	r2, #36	; 0x24
 8008fb8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	681a      	ldr	r2, [r3, #0]
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	f022 0201 	bic.w	r2, r2, #1
 8008fc8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	f000 fbc2 	bl	8009754 <UART_SetConfig>
 8008fd0:	4603      	mov	r3, r0
 8008fd2:	2b01      	cmp	r3, #1
 8008fd4:	d101      	bne.n	8008fda <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	e022      	b.n	8009020 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d002      	beq.n	8008fe8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008fe2:	6878      	ldr	r0, [r7, #4]
 8008fe4:	f000 fe6e 	bl	8009cc4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	685a      	ldr	r2, [r3, #4]
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008ff6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	689a      	ldr	r2, [r3, #8]
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009006:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	681a      	ldr	r2, [r3, #0]
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	f042 0201 	orr.w	r2, r2, #1
 8009016:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009018:	6878      	ldr	r0, [r7, #4]
 800901a:	f000 fef5 	bl	8009e08 <UART_CheckIdleState>
 800901e:	4603      	mov	r3, r0
}
 8009020:	4618      	mov	r0, r3
 8009022:	3708      	adds	r7, #8
 8009024:	46bd      	mov	sp, r7
 8009026:	bd80      	pop	{r7, pc}

08009028 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b08a      	sub	sp, #40	; 0x28
 800902c:	af02      	add	r7, sp, #8
 800902e:	60f8      	str	r0, [r7, #12]
 8009030:	60b9      	str	r1, [r7, #8]
 8009032:	603b      	str	r3, [r7, #0]
 8009034:	4613      	mov	r3, r2
 8009036:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800903c:	2b20      	cmp	r3, #32
 800903e:	f040 8082 	bne.w	8009146 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8009042:	68bb      	ldr	r3, [r7, #8]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d002      	beq.n	800904e <HAL_UART_Transmit+0x26>
 8009048:	88fb      	ldrh	r3, [r7, #6]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d101      	bne.n	8009052 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800904e:	2301      	movs	r3, #1
 8009050:	e07a      	b.n	8009148 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8009058:	2b01      	cmp	r3, #1
 800905a:	d101      	bne.n	8009060 <HAL_UART_Transmit+0x38>
 800905c:	2302      	movs	r3, #2
 800905e:	e073      	b.n	8009148 <HAL_UART_Transmit+0x120>
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	2201      	movs	r2, #1
 8009064:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	2200      	movs	r2, #0
 800906c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	2221      	movs	r2, #33	; 0x21
 8009074:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009076:	f7fb fefb 	bl	8004e70 <HAL_GetTick>
 800907a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	88fa      	ldrh	r2, [r7, #6]
 8009080:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	88fa      	ldrh	r2, [r7, #6]
 8009088:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	689b      	ldr	r3, [r3, #8]
 8009090:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009094:	d108      	bne.n	80090a8 <HAL_UART_Transmit+0x80>
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	691b      	ldr	r3, [r3, #16]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d104      	bne.n	80090a8 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800909e:	2300      	movs	r3, #0
 80090a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80090a2:	68bb      	ldr	r3, [r7, #8]
 80090a4:	61bb      	str	r3, [r7, #24]
 80090a6:	e003      	b.n	80090b0 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80090a8:	68bb      	ldr	r3, [r7, #8]
 80090aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80090ac:	2300      	movs	r3, #0
 80090ae:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	2200      	movs	r2, #0
 80090b4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80090b8:	e02d      	b.n	8009116 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80090ba:	683b      	ldr	r3, [r7, #0]
 80090bc:	9300      	str	r3, [sp, #0]
 80090be:	697b      	ldr	r3, [r7, #20]
 80090c0:	2200      	movs	r2, #0
 80090c2:	2180      	movs	r1, #128	; 0x80
 80090c4:	68f8      	ldr	r0, [r7, #12]
 80090c6:	f000 fee8 	bl	8009e9a <UART_WaitOnFlagUntilTimeout>
 80090ca:	4603      	mov	r3, r0
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d001      	beq.n	80090d4 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80090d0:	2303      	movs	r3, #3
 80090d2:	e039      	b.n	8009148 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80090d4:	69fb      	ldr	r3, [r7, #28]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d10b      	bne.n	80090f2 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80090da:	69bb      	ldr	r3, [r7, #24]
 80090dc:	881a      	ldrh	r2, [r3, #0]
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80090e6:	b292      	uxth	r2, r2
 80090e8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80090ea:	69bb      	ldr	r3, [r7, #24]
 80090ec:	3302      	adds	r3, #2
 80090ee:	61bb      	str	r3, [r7, #24]
 80090f0:	e008      	b.n	8009104 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80090f2:	69fb      	ldr	r3, [r7, #28]
 80090f4:	781a      	ldrb	r2, [r3, #0]
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	b292      	uxth	r2, r2
 80090fc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80090fe:	69fb      	ldr	r3, [r7, #28]
 8009100:	3301      	adds	r3, #1
 8009102:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800910a:	b29b      	uxth	r3, r3
 800910c:	3b01      	subs	r3, #1
 800910e:	b29a      	uxth	r2, r3
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800911c:	b29b      	uxth	r3, r3
 800911e:	2b00      	cmp	r3, #0
 8009120:	d1cb      	bne.n	80090ba <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009122:	683b      	ldr	r3, [r7, #0]
 8009124:	9300      	str	r3, [sp, #0]
 8009126:	697b      	ldr	r3, [r7, #20]
 8009128:	2200      	movs	r2, #0
 800912a:	2140      	movs	r1, #64	; 0x40
 800912c:	68f8      	ldr	r0, [r7, #12]
 800912e:	f000 feb4 	bl	8009e9a <UART_WaitOnFlagUntilTimeout>
 8009132:	4603      	mov	r3, r0
 8009134:	2b00      	cmp	r3, #0
 8009136:	d001      	beq.n	800913c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8009138:	2303      	movs	r3, #3
 800913a:	e005      	b.n	8009148 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	2220      	movs	r2, #32
 8009140:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8009142:	2300      	movs	r3, #0
 8009144:	e000      	b.n	8009148 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8009146:	2302      	movs	r3, #2
  }
}
 8009148:	4618      	mov	r0, r3
 800914a:	3720      	adds	r7, #32
 800914c:	46bd      	mov	sp, r7
 800914e:	bd80      	pop	{r7, pc}

08009150 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009150:	b580      	push	{r7, lr}
 8009152:	b0ba      	sub	sp, #232	; 0xe8
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	69db      	ldr	r3, [r3, #28]
 800915e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	689b      	ldr	r3, [r3, #8]
 8009172:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009176:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800917a:	f640 030f 	movw	r3, #2063	; 0x80f
 800917e:	4013      	ands	r3, r2
 8009180:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8009184:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009188:	2b00      	cmp	r3, #0
 800918a:	d115      	bne.n	80091b8 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800918c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009190:	f003 0320 	and.w	r3, r3, #32
 8009194:	2b00      	cmp	r3, #0
 8009196:	d00f      	beq.n	80091b8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009198:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800919c:	f003 0320 	and.w	r3, r3, #32
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d009      	beq.n	80091b8 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	f000 82a6 	beq.w	80096fa <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	4798      	blx	r3
      }
      return;
 80091b6:	e2a0      	b.n	80096fa <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80091b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80091bc:	2b00      	cmp	r3, #0
 80091be:	f000 8117 	beq.w	80093f0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80091c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80091c6:	f003 0301 	and.w	r3, r3, #1
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d106      	bne.n	80091dc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80091ce:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80091d2:	4b85      	ldr	r3, [pc, #532]	; (80093e8 <HAL_UART_IRQHandler+0x298>)
 80091d4:	4013      	ands	r3, r2
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	f000 810a 	beq.w	80093f0 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80091dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80091e0:	f003 0301 	and.w	r3, r3, #1
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d011      	beq.n	800920c <HAL_UART_IRQHandler+0xbc>
 80091e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80091ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d00b      	beq.n	800920c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	2201      	movs	r2, #1
 80091fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009202:	f043 0201 	orr.w	r2, r3, #1
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800920c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009210:	f003 0302 	and.w	r3, r3, #2
 8009214:	2b00      	cmp	r3, #0
 8009216:	d011      	beq.n	800923c <HAL_UART_IRQHandler+0xec>
 8009218:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800921c:	f003 0301 	and.w	r3, r3, #1
 8009220:	2b00      	cmp	r3, #0
 8009222:	d00b      	beq.n	800923c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	2202      	movs	r2, #2
 800922a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009232:	f043 0204 	orr.w	r2, r3, #4
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800923c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009240:	f003 0304 	and.w	r3, r3, #4
 8009244:	2b00      	cmp	r3, #0
 8009246:	d011      	beq.n	800926c <HAL_UART_IRQHandler+0x11c>
 8009248:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800924c:	f003 0301 	and.w	r3, r3, #1
 8009250:	2b00      	cmp	r3, #0
 8009252:	d00b      	beq.n	800926c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	2204      	movs	r2, #4
 800925a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009262:	f043 0202 	orr.w	r2, r3, #2
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800926c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009270:	f003 0308 	and.w	r3, r3, #8
 8009274:	2b00      	cmp	r3, #0
 8009276:	d017      	beq.n	80092a8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8009278:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800927c:	f003 0320 	and.w	r3, r3, #32
 8009280:	2b00      	cmp	r3, #0
 8009282:	d105      	bne.n	8009290 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8009284:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009288:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800928c:	2b00      	cmp	r3, #0
 800928e:	d00b      	beq.n	80092a8 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	2208      	movs	r2, #8
 8009296:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800929e:	f043 0208 	orr.w	r2, r3, #8
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80092a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80092ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d012      	beq.n	80092da <HAL_UART_IRQHandler+0x18a>
 80092b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80092b8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d00c      	beq.n	80092da <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80092c8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80092d0:	f043 0220 	orr.w	r2, r3, #32
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	f000 820c 	beq.w	80096fe <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80092e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80092ea:	f003 0320 	and.w	r3, r3, #32
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d00d      	beq.n	800930e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80092f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80092f6:	f003 0320 	and.w	r3, r3, #32
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d007      	beq.n	800930e <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009302:	2b00      	cmp	r3, #0
 8009304:	d003      	beq.n	800930e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800930a:	6878      	ldr	r0, [r7, #4]
 800930c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009314:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	689b      	ldr	r3, [r3, #8]
 800931e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009322:	2b40      	cmp	r3, #64	; 0x40
 8009324:	d005      	beq.n	8009332 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009326:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800932a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800932e:	2b00      	cmp	r3, #0
 8009330:	d04f      	beq.n	80093d2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f000 fe75 	bl	800a022 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	689b      	ldr	r3, [r3, #8]
 800933e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009342:	2b40      	cmp	r3, #64	; 0x40
 8009344:	d141      	bne.n	80093ca <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	3308      	adds	r3, #8
 800934c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009350:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009354:	e853 3f00 	ldrex	r3, [r3]
 8009358:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800935c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009360:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009364:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	3308      	adds	r3, #8
 800936e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009372:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009376:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800937a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800937e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009382:	e841 2300 	strex	r3, r2, [r1]
 8009386:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800938a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800938e:	2b00      	cmp	r3, #0
 8009390:	d1d9      	bne.n	8009346 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009396:	2b00      	cmp	r3, #0
 8009398:	d013      	beq.n	80093c2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800939e:	4a13      	ldr	r2, [pc, #76]	; (80093ec <HAL_UART_IRQHandler+0x29c>)
 80093a0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093a6:	4618      	mov	r0, r3
 80093a8:	f7fc fc92 	bl	8005cd0 <HAL_DMA_Abort_IT>
 80093ac:	4603      	mov	r3, r0
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d017      	beq.n	80093e2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80093b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093b8:	687a      	ldr	r2, [r7, #4]
 80093ba:	6f12      	ldr	r2, [r2, #112]	; 0x70
 80093bc:	4610      	mov	r0, r2
 80093be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093c0:	e00f      	b.n	80093e2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80093c2:	6878      	ldr	r0, [r7, #4]
 80093c4:	f000 f9b0 	bl	8009728 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093c8:	e00b      	b.n	80093e2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80093ca:	6878      	ldr	r0, [r7, #4]
 80093cc:	f000 f9ac 	bl	8009728 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093d0:	e007      	b.n	80093e2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80093d2:	6878      	ldr	r0, [r7, #4]
 80093d4:	f000 f9a8 	bl	8009728 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	2200      	movs	r2, #0
 80093dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80093e0:	e18d      	b.n	80096fe <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80093e2:	bf00      	nop
    return;
 80093e4:	e18b      	b.n	80096fe <HAL_UART_IRQHandler+0x5ae>
 80093e6:	bf00      	nop
 80093e8:	04000120 	.word	0x04000120
 80093ec:	0800a0e9 	.word	0x0800a0e9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80093f4:	2b01      	cmp	r3, #1
 80093f6:	f040 8146 	bne.w	8009686 <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80093fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093fe:	f003 0310 	and.w	r3, r3, #16
 8009402:	2b00      	cmp	r3, #0
 8009404:	f000 813f 	beq.w	8009686 <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009408:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800940c:	f003 0310 	and.w	r3, r3, #16
 8009410:	2b00      	cmp	r3, #0
 8009412:	f000 8138 	beq.w	8009686 <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	2210      	movs	r2, #16
 800941c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	689b      	ldr	r3, [r3, #8]
 8009424:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009428:	2b40      	cmp	r3, #64	; 0x40
 800942a:	f040 80b4 	bne.w	8009596 <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	685b      	ldr	r3, [r3, #4]
 8009436:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800943a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800943e:	2b00      	cmp	r3, #0
 8009440:	f000 815f 	beq.w	8009702 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800944a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800944e:	429a      	cmp	r2, r3
 8009450:	f080 8157 	bcs.w	8009702 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800945a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	f003 0320 	and.w	r3, r3, #32
 800946a:	2b00      	cmp	r3, #0
 800946c:	f040 8085 	bne.w	800957a <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009478:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800947c:	e853 3f00 	ldrex	r3, [r3]
 8009480:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009484:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009488:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800948c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	461a      	mov	r2, r3
 8009496:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800949a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800949e:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094a2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80094a6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80094aa:	e841 2300 	strex	r3, r2, [r1]
 80094ae:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80094b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d1da      	bne.n	8009470 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	3308      	adds	r3, #8
 80094c0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80094c4:	e853 3f00 	ldrex	r3, [r3]
 80094c8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80094ca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80094cc:	f023 0301 	bic.w	r3, r3, #1
 80094d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	3308      	adds	r3, #8
 80094da:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80094de:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80094e2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094e4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80094e6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80094ea:	e841 2300 	strex	r3, r2, [r1]
 80094ee:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80094f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d1e1      	bne.n	80094ba <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	3308      	adds	r3, #8
 80094fc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009500:	e853 3f00 	ldrex	r3, [r3]
 8009504:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009506:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009508:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800950c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	3308      	adds	r3, #8
 8009516:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800951a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800951c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800951e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009520:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009522:	e841 2300 	strex	r3, r2, [r1]
 8009526:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009528:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800952a:	2b00      	cmp	r3, #0
 800952c:	d1e3      	bne.n	80094f6 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	2220      	movs	r2, #32
 8009532:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	2200      	movs	r2, #0
 8009538:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009540:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009542:	e853 3f00 	ldrex	r3, [r3]
 8009546:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009548:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800954a:	f023 0310 	bic.w	r3, r3, #16
 800954e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	461a      	mov	r2, r3
 8009558:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800955c:	65bb      	str	r3, [r7, #88]	; 0x58
 800955e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009560:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009562:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009564:	e841 2300 	strex	r3, r2, [r1]
 8009568:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800956a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800956c:	2b00      	cmp	r3, #0
 800956e:	d1e4      	bne.n	800953a <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009574:	4618      	mov	r0, r3
 8009576:	f7fc fb6d 	bl	8005c54 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009586:	b29b      	uxth	r3, r3
 8009588:	1ad3      	subs	r3, r2, r3
 800958a:	b29b      	uxth	r3, r3
 800958c:	4619      	mov	r1, r3
 800958e:	6878      	ldr	r0, [r7, #4]
 8009590:	f000 f8d4 	bl	800973c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009594:	e0b5      	b.n	8009702 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80095a2:	b29b      	uxth	r3, r3
 80095a4:	1ad3      	subs	r3, r2, r3
 80095a6:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80095b0:	b29b      	uxth	r3, r3
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	f000 80a7 	beq.w	8009706 <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 80095b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80095bc:	2b00      	cmp	r3, #0
 80095be:	f000 80a2 	beq.w	8009706 <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095ca:	e853 3f00 	ldrex	r3, [r3]
 80095ce:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80095d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80095d2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80095d6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	461a      	mov	r2, r3
 80095e0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80095e4:	647b      	str	r3, [r7, #68]	; 0x44
 80095e6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095e8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80095ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80095ec:	e841 2300 	strex	r3, r2, [r1]
 80095f0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80095f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d1e4      	bne.n	80095c2 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	3308      	adds	r3, #8
 80095fe:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009602:	e853 3f00 	ldrex	r3, [r3]
 8009606:	623b      	str	r3, [r7, #32]
   return(result);
 8009608:	6a3b      	ldr	r3, [r7, #32]
 800960a:	f023 0301 	bic.w	r3, r3, #1
 800960e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	3308      	adds	r3, #8
 8009618:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800961c:	633a      	str	r2, [r7, #48]	; 0x30
 800961e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009620:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009622:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009624:	e841 2300 	strex	r3, r2, [r1]
 8009628:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800962a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800962c:	2b00      	cmp	r3, #0
 800962e:	d1e3      	bne.n	80095f8 <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2220      	movs	r2, #32
 8009634:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2200      	movs	r2, #0
 800963a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2200      	movs	r2, #0
 8009640:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009648:	693b      	ldr	r3, [r7, #16]
 800964a:	e853 3f00 	ldrex	r3, [r3]
 800964e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	f023 0310 	bic.w	r3, r3, #16
 8009656:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	461a      	mov	r2, r3
 8009660:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009664:	61fb      	str	r3, [r7, #28]
 8009666:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009668:	69b9      	ldr	r1, [r7, #24]
 800966a:	69fa      	ldr	r2, [r7, #28]
 800966c:	e841 2300 	strex	r3, r2, [r1]
 8009670:	617b      	str	r3, [r7, #20]
   return(result);
 8009672:	697b      	ldr	r3, [r7, #20]
 8009674:	2b00      	cmp	r3, #0
 8009676:	d1e4      	bne.n	8009642 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009678:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800967c:	4619      	mov	r1, r3
 800967e:	6878      	ldr	r0, [r7, #4]
 8009680:	f000 f85c 	bl	800973c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009684:	e03f      	b.n	8009706 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009686:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800968a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800968e:	2b00      	cmp	r3, #0
 8009690:	d00e      	beq.n	80096b0 <HAL_UART_IRQHandler+0x560>
 8009692:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009696:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800969a:	2b00      	cmp	r3, #0
 800969c:	d008      	beq.n	80096b0 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80096a6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80096a8:	6878      	ldr	r0, [r7, #4]
 80096aa:	f000 fd5d 	bl	800a168 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80096ae:	e02d      	b.n	800970c <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80096b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80096b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d00e      	beq.n	80096da <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80096bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80096c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d008      	beq.n	80096da <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d01c      	beq.n	800970a <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80096d4:	6878      	ldr	r0, [r7, #4]
 80096d6:	4798      	blx	r3
    }
    return;
 80096d8:	e017      	b.n	800970a <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80096da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80096de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d012      	beq.n	800970c <HAL_UART_IRQHandler+0x5bc>
 80096e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80096ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d00c      	beq.n	800970c <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 80096f2:	6878      	ldr	r0, [r7, #4]
 80096f4:	f000 fd0e 	bl	800a114 <UART_EndTransmit_IT>
    return;
 80096f8:	e008      	b.n	800970c <HAL_UART_IRQHandler+0x5bc>
      return;
 80096fa:	bf00      	nop
 80096fc:	e006      	b.n	800970c <HAL_UART_IRQHandler+0x5bc>
    return;
 80096fe:	bf00      	nop
 8009700:	e004      	b.n	800970c <HAL_UART_IRQHandler+0x5bc>
      return;
 8009702:	bf00      	nop
 8009704:	e002      	b.n	800970c <HAL_UART_IRQHandler+0x5bc>
      return;
 8009706:	bf00      	nop
 8009708:	e000      	b.n	800970c <HAL_UART_IRQHandler+0x5bc>
    return;
 800970a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800970c:	37e8      	adds	r7, #232	; 0xe8
 800970e:	46bd      	mov	sp, r7
 8009710:	bd80      	pop	{r7, pc}
 8009712:	bf00      	nop

08009714 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009714:	b480      	push	{r7}
 8009716:	b083      	sub	sp, #12
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800971c:	bf00      	nop
 800971e:	370c      	adds	r7, #12
 8009720:	46bd      	mov	sp, r7
 8009722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009726:	4770      	bx	lr

08009728 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009728:	b480      	push	{r7}
 800972a:	b083      	sub	sp, #12
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009730:	bf00      	nop
 8009732:	370c      	adds	r7, #12
 8009734:	46bd      	mov	sp, r7
 8009736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973a:	4770      	bx	lr

0800973c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800973c:	b480      	push	{r7}
 800973e:	b083      	sub	sp, #12
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
 8009744:	460b      	mov	r3, r1
 8009746:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009748:	bf00      	nop
 800974a:	370c      	adds	r7, #12
 800974c:	46bd      	mov	sp, r7
 800974e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009752:	4770      	bx	lr

08009754 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009754:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009758:	b08a      	sub	sp, #40	; 0x28
 800975a:	af00      	add	r7, sp, #0
 800975c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800975e:	2300      	movs	r3, #0
 8009760:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	689a      	ldr	r2, [r3, #8]
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	691b      	ldr	r3, [r3, #16]
 800976c:	431a      	orrs	r2, r3
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	695b      	ldr	r3, [r3, #20]
 8009772:	431a      	orrs	r2, r3
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	69db      	ldr	r3, [r3, #28]
 8009778:	4313      	orrs	r3, r2
 800977a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	681a      	ldr	r2, [r3, #0]
 8009782:	4ba4      	ldr	r3, [pc, #656]	; (8009a14 <UART_SetConfig+0x2c0>)
 8009784:	4013      	ands	r3, r2
 8009786:	68fa      	ldr	r2, [r7, #12]
 8009788:	6812      	ldr	r2, [r2, #0]
 800978a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800978c:	430b      	orrs	r3, r1
 800978e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	685b      	ldr	r3, [r3, #4]
 8009796:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	68da      	ldr	r2, [r3, #12]
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	430a      	orrs	r2, r1
 80097a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	699b      	ldr	r3, [r3, #24]
 80097aa:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	4a99      	ldr	r2, [pc, #612]	; (8009a18 <UART_SetConfig+0x2c4>)
 80097b2:	4293      	cmp	r3, r2
 80097b4:	d004      	beq.n	80097c0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	6a1b      	ldr	r3, [r3, #32]
 80097ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80097bc:	4313      	orrs	r3, r2
 80097be:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	689b      	ldr	r3, [r3, #8]
 80097c6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80097d0:	430a      	orrs	r2, r1
 80097d2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	4a90      	ldr	r2, [pc, #576]	; (8009a1c <UART_SetConfig+0x2c8>)
 80097da:	4293      	cmp	r3, r2
 80097dc:	d126      	bne.n	800982c <UART_SetConfig+0xd8>
 80097de:	4b90      	ldr	r3, [pc, #576]	; (8009a20 <UART_SetConfig+0x2cc>)
 80097e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80097e4:	f003 0303 	and.w	r3, r3, #3
 80097e8:	2b03      	cmp	r3, #3
 80097ea:	d81b      	bhi.n	8009824 <UART_SetConfig+0xd0>
 80097ec:	a201      	add	r2, pc, #4	; (adr r2, 80097f4 <UART_SetConfig+0xa0>)
 80097ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097f2:	bf00      	nop
 80097f4:	08009805 	.word	0x08009805
 80097f8:	08009815 	.word	0x08009815
 80097fc:	0800980d 	.word	0x0800980d
 8009800:	0800981d 	.word	0x0800981d
 8009804:	2301      	movs	r3, #1
 8009806:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800980a:	e116      	b.n	8009a3a <UART_SetConfig+0x2e6>
 800980c:	2302      	movs	r3, #2
 800980e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009812:	e112      	b.n	8009a3a <UART_SetConfig+0x2e6>
 8009814:	2304      	movs	r3, #4
 8009816:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800981a:	e10e      	b.n	8009a3a <UART_SetConfig+0x2e6>
 800981c:	2308      	movs	r3, #8
 800981e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009822:	e10a      	b.n	8009a3a <UART_SetConfig+0x2e6>
 8009824:	2310      	movs	r3, #16
 8009826:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800982a:	e106      	b.n	8009a3a <UART_SetConfig+0x2e6>
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	4a7c      	ldr	r2, [pc, #496]	; (8009a24 <UART_SetConfig+0x2d0>)
 8009832:	4293      	cmp	r3, r2
 8009834:	d138      	bne.n	80098a8 <UART_SetConfig+0x154>
 8009836:	4b7a      	ldr	r3, [pc, #488]	; (8009a20 <UART_SetConfig+0x2cc>)
 8009838:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800983c:	f003 030c 	and.w	r3, r3, #12
 8009840:	2b0c      	cmp	r3, #12
 8009842:	d82d      	bhi.n	80098a0 <UART_SetConfig+0x14c>
 8009844:	a201      	add	r2, pc, #4	; (adr r2, 800984c <UART_SetConfig+0xf8>)
 8009846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800984a:	bf00      	nop
 800984c:	08009881 	.word	0x08009881
 8009850:	080098a1 	.word	0x080098a1
 8009854:	080098a1 	.word	0x080098a1
 8009858:	080098a1 	.word	0x080098a1
 800985c:	08009891 	.word	0x08009891
 8009860:	080098a1 	.word	0x080098a1
 8009864:	080098a1 	.word	0x080098a1
 8009868:	080098a1 	.word	0x080098a1
 800986c:	08009889 	.word	0x08009889
 8009870:	080098a1 	.word	0x080098a1
 8009874:	080098a1 	.word	0x080098a1
 8009878:	080098a1 	.word	0x080098a1
 800987c:	08009899 	.word	0x08009899
 8009880:	2300      	movs	r3, #0
 8009882:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009886:	e0d8      	b.n	8009a3a <UART_SetConfig+0x2e6>
 8009888:	2302      	movs	r3, #2
 800988a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800988e:	e0d4      	b.n	8009a3a <UART_SetConfig+0x2e6>
 8009890:	2304      	movs	r3, #4
 8009892:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009896:	e0d0      	b.n	8009a3a <UART_SetConfig+0x2e6>
 8009898:	2308      	movs	r3, #8
 800989a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800989e:	e0cc      	b.n	8009a3a <UART_SetConfig+0x2e6>
 80098a0:	2310      	movs	r3, #16
 80098a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80098a6:	e0c8      	b.n	8009a3a <UART_SetConfig+0x2e6>
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	4a5e      	ldr	r2, [pc, #376]	; (8009a28 <UART_SetConfig+0x2d4>)
 80098ae:	4293      	cmp	r3, r2
 80098b0:	d125      	bne.n	80098fe <UART_SetConfig+0x1aa>
 80098b2:	4b5b      	ldr	r3, [pc, #364]	; (8009a20 <UART_SetConfig+0x2cc>)
 80098b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80098b8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80098bc:	2b30      	cmp	r3, #48	; 0x30
 80098be:	d016      	beq.n	80098ee <UART_SetConfig+0x19a>
 80098c0:	2b30      	cmp	r3, #48	; 0x30
 80098c2:	d818      	bhi.n	80098f6 <UART_SetConfig+0x1a2>
 80098c4:	2b20      	cmp	r3, #32
 80098c6:	d00a      	beq.n	80098de <UART_SetConfig+0x18a>
 80098c8:	2b20      	cmp	r3, #32
 80098ca:	d814      	bhi.n	80098f6 <UART_SetConfig+0x1a2>
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d002      	beq.n	80098d6 <UART_SetConfig+0x182>
 80098d0:	2b10      	cmp	r3, #16
 80098d2:	d008      	beq.n	80098e6 <UART_SetConfig+0x192>
 80098d4:	e00f      	b.n	80098f6 <UART_SetConfig+0x1a2>
 80098d6:	2300      	movs	r3, #0
 80098d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80098dc:	e0ad      	b.n	8009a3a <UART_SetConfig+0x2e6>
 80098de:	2302      	movs	r3, #2
 80098e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80098e4:	e0a9      	b.n	8009a3a <UART_SetConfig+0x2e6>
 80098e6:	2304      	movs	r3, #4
 80098e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80098ec:	e0a5      	b.n	8009a3a <UART_SetConfig+0x2e6>
 80098ee:	2308      	movs	r3, #8
 80098f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80098f4:	e0a1      	b.n	8009a3a <UART_SetConfig+0x2e6>
 80098f6:	2310      	movs	r3, #16
 80098f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80098fc:	e09d      	b.n	8009a3a <UART_SetConfig+0x2e6>
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	4a4a      	ldr	r2, [pc, #296]	; (8009a2c <UART_SetConfig+0x2d8>)
 8009904:	4293      	cmp	r3, r2
 8009906:	d125      	bne.n	8009954 <UART_SetConfig+0x200>
 8009908:	4b45      	ldr	r3, [pc, #276]	; (8009a20 <UART_SetConfig+0x2cc>)
 800990a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800990e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009912:	2bc0      	cmp	r3, #192	; 0xc0
 8009914:	d016      	beq.n	8009944 <UART_SetConfig+0x1f0>
 8009916:	2bc0      	cmp	r3, #192	; 0xc0
 8009918:	d818      	bhi.n	800994c <UART_SetConfig+0x1f8>
 800991a:	2b80      	cmp	r3, #128	; 0x80
 800991c:	d00a      	beq.n	8009934 <UART_SetConfig+0x1e0>
 800991e:	2b80      	cmp	r3, #128	; 0x80
 8009920:	d814      	bhi.n	800994c <UART_SetConfig+0x1f8>
 8009922:	2b00      	cmp	r3, #0
 8009924:	d002      	beq.n	800992c <UART_SetConfig+0x1d8>
 8009926:	2b40      	cmp	r3, #64	; 0x40
 8009928:	d008      	beq.n	800993c <UART_SetConfig+0x1e8>
 800992a:	e00f      	b.n	800994c <UART_SetConfig+0x1f8>
 800992c:	2300      	movs	r3, #0
 800992e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009932:	e082      	b.n	8009a3a <UART_SetConfig+0x2e6>
 8009934:	2302      	movs	r3, #2
 8009936:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800993a:	e07e      	b.n	8009a3a <UART_SetConfig+0x2e6>
 800993c:	2304      	movs	r3, #4
 800993e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009942:	e07a      	b.n	8009a3a <UART_SetConfig+0x2e6>
 8009944:	2308      	movs	r3, #8
 8009946:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800994a:	e076      	b.n	8009a3a <UART_SetConfig+0x2e6>
 800994c:	2310      	movs	r3, #16
 800994e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009952:	e072      	b.n	8009a3a <UART_SetConfig+0x2e6>
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	4a35      	ldr	r2, [pc, #212]	; (8009a30 <UART_SetConfig+0x2dc>)
 800995a:	4293      	cmp	r3, r2
 800995c:	d12a      	bne.n	80099b4 <UART_SetConfig+0x260>
 800995e:	4b30      	ldr	r3, [pc, #192]	; (8009a20 <UART_SetConfig+0x2cc>)
 8009960:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009964:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009968:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800996c:	d01a      	beq.n	80099a4 <UART_SetConfig+0x250>
 800996e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009972:	d81b      	bhi.n	80099ac <UART_SetConfig+0x258>
 8009974:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009978:	d00c      	beq.n	8009994 <UART_SetConfig+0x240>
 800997a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800997e:	d815      	bhi.n	80099ac <UART_SetConfig+0x258>
 8009980:	2b00      	cmp	r3, #0
 8009982:	d003      	beq.n	800998c <UART_SetConfig+0x238>
 8009984:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009988:	d008      	beq.n	800999c <UART_SetConfig+0x248>
 800998a:	e00f      	b.n	80099ac <UART_SetConfig+0x258>
 800998c:	2300      	movs	r3, #0
 800998e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009992:	e052      	b.n	8009a3a <UART_SetConfig+0x2e6>
 8009994:	2302      	movs	r3, #2
 8009996:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800999a:	e04e      	b.n	8009a3a <UART_SetConfig+0x2e6>
 800999c:	2304      	movs	r3, #4
 800999e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80099a2:	e04a      	b.n	8009a3a <UART_SetConfig+0x2e6>
 80099a4:	2308      	movs	r3, #8
 80099a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80099aa:	e046      	b.n	8009a3a <UART_SetConfig+0x2e6>
 80099ac:	2310      	movs	r3, #16
 80099ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80099b2:	e042      	b.n	8009a3a <UART_SetConfig+0x2e6>
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	4a17      	ldr	r2, [pc, #92]	; (8009a18 <UART_SetConfig+0x2c4>)
 80099ba:	4293      	cmp	r3, r2
 80099bc:	d13a      	bne.n	8009a34 <UART_SetConfig+0x2e0>
 80099be:	4b18      	ldr	r3, [pc, #96]	; (8009a20 <UART_SetConfig+0x2cc>)
 80099c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099c4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80099c8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80099cc:	d01a      	beq.n	8009a04 <UART_SetConfig+0x2b0>
 80099ce:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80099d2:	d81b      	bhi.n	8009a0c <UART_SetConfig+0x2b8>
 80099d4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80099d8:	d00c      	beq.n	80099f4 <UART_SetConfig+0x2a0>
 80099da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80099de:	d815      	bhi.n	8009a0c <UART_SetConfig+0x2b8>
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d003      	beq.n	80099ec <UART_SetConfig+0x298>
 80099e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80099e8:	d008      	beq.n	80099fc <UART_SetConfig+0x2a8>
 80099ea:	e00f      	b.n	8009a0c <UART_SetConfig+0x2b8>
 80099ec:	2300      	movs	r3, #0
 80099ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80099f2:	e022      	b.n	8009a3a <UART_SetConfig+0x2e6>
 80099f4:	2302      	movs	r3, #2
 80099f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80099fa:	e01e      	b.n	8009a3a <UART_SetConfig+0x2e6>
 80099fc:	2304      	movs	r3, #4
 80099fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009a02:	e01a      	b.n	8009a3a <UART_SetConfig+0x2e6>
 8009a04:	2308      	movs	r3, #8
 8009a06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009a0a:	e016      	b.n	8009a3a <UART_SetConfig+0x2e6>
 8009a0c:	2310      	movs	r3, #16
 8009a0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009a12:	e012      	b.n	8009a3a <UART_SetConfig+0x2e6>
 8009a14:	efff69f3 	.word	0xefff69f3
 8009a18:	40008000 	.word	0x40008000
 8009a1c:	40013800 	.word	0x40013800
 8009a20:	40021000 	.word	0x40021000
 8009a24:	40004400 	.word	0x40004400
 8009a28:	40004800 	.word	0x40004800
 8009a2c:	40004c00 	.word	0x40004c00
 8009a30:	40005000 	.word	0x40005000
 8009a34:	2310      	movs	r3, #16
 8009a36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	4a9f      	ldr	r2, [pc, #636]	; (8009cbc <UART_SetConfig+0x568>)
 8009a40:	4293      	cmp	r3, r2
 8009a42:	d17a      	bne.n	8009b3a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009a44:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009a48:	2b08      	cmp	r3, #8
 8009a4a:	d824      	bhi.n	8009a96 <UART_SetConfig+0x342>
 8009a4c:	a201      	add	r2, pc, #4	; (adr r2, 8009a54 <UART_SetConfig+0x300>)
 8009a4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a52:	bf00      	nop
 8009a54:	08009a79 	.word	0x08009a79
 8009a58:	08009a97 	.word	0x08009a97
 8009a5c:	08009a81 	.word	0x08009a81
 8009a60:	08009a97 	.word	0x08009a97
 8009a64:	08009a87 	.word	0x08009a87
 8009a68:	08009a97 	.word	0x08009a97
 8009a6c:	08009a97 	.word	0x08009a97
 8009a70:	08009a97 	.word	0x08009a97
 8009a74:	08009a8f 	.word	0x08009a8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009a78:	f7fe fcea 	bl	8008450 <HAL_RCC_GetPCLK1Freq>
 8009a7c:	61f8      	str	r0, [r7, #28]
        break;
 8009a7e:	e010      	b.n	8009aa2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009a80:	4b8f      	ldr	r3, [pc, #572]	; (8009cc0 <UART_SetConfig+0x56c>)
 8009a82:	61fb      	str	r3, [r7, #28]
        break;
 8009a84:	e00d      	b.n	8009aa2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009a86:	f7fe fc4b 	bl	8008320 <HAL_RCC_GetSysClockFreq>
 8009a8a:	61f8      	str	r0, [r7, #28]
        break;
 8009a8c:	e009      	b.n	8009aa2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009a8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009a92:	61fb      	str	r3, [r7, #28]
        break;
 8009a94:	e005      	b.n	8009aa2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8009a96:	2300      	movs	r3, #0
 8009a98:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009a9a:	2301      	movs	r3, #1
 8009a9c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009aa0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009aa2:	69fb      	ldr	r3, [r7, #28]
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	f000 80fb 	beq.w	8009ca0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	685a      	ldr	r2, [r3, #4]
 8009aae:	4613      	mov	r3, r2
 8009ab0:	005b      	lsls	r3, r3, #1
 8009ab2:	4413      	add	r3, r2
 8009ab4:	69fa      	ldr	r2, [r7, #28]
 8009ab6:	429a      	cmp	r2, r3
 8009ab8:	d305      	bcc.n	8009ac6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	685b      	ldr	r3, [r3, #4]
 8009abe:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009ac0:	69fa      	ldr	r2, [r7, #28]
 8009ac2:	429a      	cmp	r2, r3
 8009ac4:	d903      	bls.n	8009ace <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8009ac6:	2301      	movs	r3, #1
 8009ac8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009acc:	e0e8      	b.n	8009ca0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8009ace:	69fb      	ldr	r3, [r7, #28]
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	461c      	mov	r4, r3
 8009ad4:	4615      	mov	r5, r2
 8009ad6:	f04f 0200 	mov.w	r2, #0
 8009ada:	f04f 0300 	mov.w	r3, #0
 8009ade:	022b      	lsls	r3, r5, #8
 8009ae0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8009ae4:	0222      	lsls	r2, r4, #8
 8009ae6:	68f9      	ldr	r1, [r7, #12]
 8009ae8:	6849      	ldr	r1, [r1, #4]
 8009aea:	0849      	lsrs	r1, r1, #1
 8009aec:	2000      	movs	r0, #0
 8009aee:	4688      	mov	r8, r1
 8009af0:	4681      	mov	r9, r0
 8009af2:	eb12 0a08 	adds.w	sl, r2, r8
 8009af6:	eb43 0b09 	adc.w	fp, r3, r9
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	685b      	ldr	r3, [r3, #4]
 8009afe:	2200      	movs	r2, #0
 8009b00:	603b      	str	r3, [r7, #0]
 8009b02:	607a      	str	r2, [r7, #4]
 8009b04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b08:	4650      	mov	r0, sl
 8009b0a:	4659      	mov	r1, fp
 8009b0c:	f7f6 fbc0 	bl	8000290 <__aeabi_uldivmod>
 8009b10:	4602      	mov	r2, r0
 8009b12:	460b      	mov	r3, r1
 8009b14:	4613      	mov	r3, r2
 8009b16:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009b18:	69bb      	ldr	r3, [r7, #24]
 8009b1a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009b1e:	d308      	bcc.n	8009b32 <UART_SetConfig+0x3de>
 8009b20:	69bb      	ldr	r3, [r7, #24]
 8009b22:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009b26:	d204      	bcs.n	8009b32 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	69ba      	ldr	r2, [r7, #24]
 8009b2e:	60da      	str	r2, [r3, #12]
 8009b30:	e0b6      	b.n	8009ca0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8009b32:	2301      	movs	r3, #1
 8009b34:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009b38:	e0b2      	b.n	8009ca0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	69db      	ldr	r3, [r3, #28]
 8009b3e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009b42:	d15e      	bne.n	8009c02 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8009b44:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009b48:	2b08      	cmp	r3, #8
 8009b4a:	d828      	bhi.n	8009b9e <UART_SetConfig+0x44a>
 8009b4c:	a201      	add	r2, pc, #4	; (adr r2, 8009b54 <UART_SetConfig+0x400>)
 8009b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b52:	bf00      	nop
 8009b54:	08009b79 	.word	0x08009b79
 8009b58:	08009b81 	.word	0x08009b81
 8009b5c:	08009b89 	.word	0x08009b89
 8009b60:	08009b9f 	.word	0x08009b9f
 8009b64:	08009b8f 	.word	0x08009b8f
 8009b68:	08009b9f 	.word	0x08009b9f
 8009b6c:	08009b9f 	.word	0x08009b9f
 8009b70:	08009b9f 	.word	0x08009b9f
 8009b74:	08009b97 	.word	0x08009b97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009b78:	f7fe fc6a 	bl	8008450 <HAL_RCC_GetPCLK1Freq>
 8009b7c:	61f8      	str	r0, [r7, #28]
        break;
 8009b7e:	e014      	b.n	8009baa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009b80:	f7fe fc7c 	bl	800847c <HAL_RCC_GetPCLK2Freq>
 8009b84:	61f8      	str	r0, [r7, #28]
        break;
 8009b86:	e010      	b.n	8009baa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009b88:	4b4d      	ldr	r3, [pc, #308]	; (8009cc0 <UART_SetConfig+0x56c>)
 8009b8a:	61fb      	str	r3, [r7, #28]
        break;
 8009b8c:	e00d      	b.n	8009baa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009b8e:	f7fe fbc7 	bl	8008320 <HAL_RCC_GetSysClockFreq>
 8009b92:	61f8      	str	r0, [r7, #28]
        break;
 8009b94:	e009      	b.n	8009baa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009b96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009b9a:	61fb      	str	r3, [r7, #28]
        break;
 8009b9c:	e005      	b.n	8009baa <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009ba2:	2301      	movs	r3, #1
 8009ba4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009ba8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009baa:	69fb      	ldr	r3, [r7, #28]
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d077      	beq.n	8009ca0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009bb0:	69fb      	ldr	r3, [r7, #28]
 8009bb2:	005a      	lsls	r2, r3, #1
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	685b      	ldr	r3, [r3, #4]
 8009bb8:	085b      	lsrs	r3, r3, #1
 8009bba:	441a      	add	r2, r3
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	685b      	ldr	r3, [r3, #4]
 8009bc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bc4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009bc6:	69bb      	ldr	r3, [r7, #24]
 8009bc8:	2b0f      	cmp	r3, #15
 8009bca:	d916      	bls.n	8009bfa <UART_SetConfig+0x4a6>
 8009bcc:	69bb      	ldr	r3, [r7, #24]
 8009bce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009bd2:	d212      	bcs.n	8009bfa <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009bd4:	69bb      	ldr	r3, [r7, #24]
 8009bd6:	b29b      	uxth	r3, r3
 8009bd8:	f023 030f 	bic.w	r3, r3, #15
 8009bdc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009bde:	69bb      	ldr	r3, [r7, #24]
 8009be0:	085b      	lsrs	r3, r3, #1
 8009be2:	b29b      	uxth	r3, r3
 8009be4:	f003 0307 	and.w	r3, r3, #7
 8009be8:	b29a      	uxth	r2, r3
 8009bea:	8afb      	ldrh	r3, [r7, #22]
 8009bec:	4313      	orrs	r3, r2
 8009bee:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	8afa      	ldrh	r2, [r7, #22]
 8009bf6:	60da      	str	r2, [r3, #12]
 8009bf8:	e052      	b.n	8009ca0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8009bfa:	2301      	movs	r3, #1
 8009bfc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009c00:	e04e      	b.n	8009ca0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009c02:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009c06:	2b08      	cmp	r3, #8
 8009c08:	d827      	bhi.n	8009c5a <UART_SetConfig+0x506>
 8009c0a:	a201      	add	r2, pc, #4	; (adr r2, 8009c10 <UART_SetConfig+0x4bc>)
 8009c0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c10:	08009c35 	.word	0x08009c35
 8009c14:	08009c3d 	.word	0x08009c3d
 8009c18:	08009c45 	.word	0x08009c45
 8009c1c:	08009c5b 	.word	0x08009c5b
 8009c20:	08009c4b 	.word	0x08009c4b
 8009c24:	08009c5b 	.word	0x08009c5b
 8009c28:	08009c5b 	.word	0x08009c5b
 8009c2c:	08009c5b 	.word	0x08009c5b
 8009c30:	08009c53 	.word	0x08009c53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009c34:	f7fe fc0c 	bl	8008450 <HAL_RCC_GetPCLK1Freq>
 8009c38:	61f8      	str	r0, [r7, #28]
        break;
 8009c3a:	e014      	b.n	8009c66 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009c3c:	f7fe fc1e 	bl	800847c <HAL_RCC_GetPCLK2Freq>
 8009c40:	61f8      	str	r0, [r7, #28]
        break;
 8009c42:	e010      	b.n	8009c66 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009c44:	4b1e      	ldr	r3, [pc, #120]	; (8009cc0 <UART_SetConfig+0x56c>)
 8009c46:	61fb      	str	r3, [r7, #28]
        break;
 8009c48:	e00d      	b.n	8009c66 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009c4a:	f7fe fb69 	bl	8008320 <HAL_RCC_GetSysClockFreq>
 8009c4e:	61f8      	str	r0, [r7, #28]
        break;
 8009c50:	e009      	b.n	8009c66 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009c52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009c56:	61fb      	str	r3, [r7, #28]
        break;
 8009c58:	e005      	b.n	8009c66 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009c5e:	2301      	movs	r3, #1
 8009c60:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009c64:	bf00      	nop
    }

    if (pclk != 0U)
 8009c66:	69fb      	ldr	r3, [r7, #28]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d019      	beq.n	8009ca0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	685b      	ldr	r3, [r3, #4]
 8009c70:	085a      	lsrs	r2, r3, #1
 8009c72:	69fb      	ldr	r3, [r7, #28]
 8009c74:	441a      	add	r2, r3
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	685b      	ldr	r3, [r3, #4]
 8009c7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c7e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009c80:	69bb      	ldr	r3, [r7, #24]
 8009c82:	2b0f      	cmp	r3, #15
 8009c84:	d909      	bls.n	8009c9a <UART_SetConfig+0x546>
 8009c86:	69bb      	ldr	r3, [r7, #24]
 8009c88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009c8c:	d205      	bcs.n	8009c9a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009c8e:	69bb      	ldr	r3, [r7, #24]
 8009c90:	b29a      	uxth	r2, r3
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	60da      	str	r2, [r3, #12]
 8009c98:	e002      	b.n	8009ca0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8009c9a:	2301      	movs	r3, #1
 8009c9c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	2200      	movs	r2, #0
 8009caa:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8009cac:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	3728      	adds	r7, #40	; 0x28
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009cba:	bf00      	nop
 8009cbc:	40008000 	.word	0x40008000
 8009cc0:	00f42400 	.word	0x00f42400

08009cc4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009cc4:	b480      	push	{r7}
 8009cc6:	b083      	sub	sp, #12
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cd0:	f003 0301 	and.w	r3, r3, #1
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d00a      	beq.n	8009cee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	685b      	ldr	r3, [r3, #4]
 8009cde:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	430a      	orrs	r2, r1
 8009cec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cf2:	f003 0302 	and.w	r3, r3, #2
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d00a      	beq.n	8009d10 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	685b      	ldr	r3, [r3, #4]
 8009d00:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	430a      	orrs	r2, r1
 8009d0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d14:	f003 0304 	and.w	r3, r3, #4
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d00a      	beq.n	8009d32 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	685b      	ldr	r3, [r3, #4]
 8009d22:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	430a      	orrs	r2, r1
 8009d30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d36:	f003 0308 	and.w	r3, r3, #8
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d00a      	beq.n	8009d54 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	685b      	ldr	r3, [r3, #4]
 8009d44:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	430a      	orrs	r2, r1
 8009d52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d58:	f003 0310 	and.w	r3, r3, #16
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d00a      	beq.n	8009d76 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	689b      	ldr	r3, [r3, #8]
 8009d66:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	430a      	orrs	r2, r1
 8009d74:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d7a:	f003 0320 	and.w	r3, r3, #32
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d00a      	beq.n	8009d98 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	689b      	ldr	r3, [r3, #8]
 8009d88:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	430a      	orrs	r2, r1
 8009d96:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d01a      	beq.n	8009dda <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	685b      	ldr	r3, [r3, #4]
 8009daa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	430a      	orrs	r2, r1
 8009db8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009dbe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009dc2:	d10a      	bne.n	8009dda <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	685b      	ldr	r3, [r3, #4]
 8009dca:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	430a      	orrs	r2, r1
 8009dd8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d00a      	beq.n	8009dfc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	685b      	ldr	r3, [r3, #4]
 8009dec:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	430a      	orrs	r2, r1
 8009dfa:	605a      	str	r2, [r3, #4]
  }
}
 8009dfc:	bf00      	nop
 8009dfe:	370c      	adds	r7, #12
 8009e00:	46bd      	mov	sp, r7
 8009e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e06:	4770      	bx	lr

08009e08 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b086      	sub	sp, #24
 8009e0c:	af02      	add	r7, sp, #8
 8009e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	2200      	movs	r2, #0
 8009e14:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009e18:	f7fb f82a 	bl	8004e70 <HAL_GetTick>
 8009e1c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	f003 0308 	and.w	r3, r3, #8
 8009e28:	2b08      	cmp	r3, #8
 8009e2a:	d10e      	bne.n	8009e4a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009e2c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009e30:	9300      	str	r3, [sp, #0]
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	2200      	movs	r2, #0
 8009e36:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009e3a:	6878      	ldr	r0, [r7, #4]
 8009e3c:	f000 f82d 	bl	8009e9a <UART_WaitOnFlagUntilTimeout>
 8009e40:	4603      	mov	r3, r0
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d001      	beq.n	8009e4a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009e46:	2303      	movs	r3, #3
 8009e48:	e023      	b.n	8009e92 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	f003 0304 	and.w	r3, r3, #4
 8009e54:	2b04      	cmp	r3, #4
 8009e56:	d10e      	bne.n	8009e76 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009e58:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009e5c:	9300      	str	r3, [sp, #0]
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	2200      	movs	r2, #0
 8009e62:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	f000 f817 	bl	8009e9a <UART_WaitOnFlagUntilTimeout>
 8009e6c:	4603      	mov	r3, r0
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d001      	beq.n	8009e76 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009e72:	2303      	movs	r3, #3
 8009e74:	e00d      	b.n	8009e92 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	2220      	movs	r2, #32
 8009e7a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	2220      	movs	r2, #32
 8009e80:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	2200      	movs	r2, #0
 8009e86:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8009e90:	2300      	movs	r3, #0
}
 8009e92:	4618      	mov	r0, r3
 8009e94:	3710      	adds	r7, #16
 8009e96:	46bd      	mov	sp, r7
 8009e98:	bd80      	pop	{r7, pc}

08009e9a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009e9a:	b580      	push	{r7, lr}
 8009e9c:	b09c      	sub	sp, #112	; 0x70
 8009e9e:	af00      	add	r7, sp, #0
 8009ea0:	60f8      	str	r0, [r7, #12]
 8009ea2:	60b9      	str	r1, [r7, #8]
 8009ea4:	603b      	str	r3, [r7, #0]
 8009ea6:	4613      	mov	r3, r2
 8009ea8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009eaa:	e0a5      	b.n	8009ff8 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009eac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009eae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009eb2:	f000 80a1 	beq.w	8009ff8 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009eb6:	f7fa ffdb 	bl	8004e70 <HAL_GetTick>
 8009eba:	4602      	mov	r2, r0
 8009ebc:	683b      	ldr	r3, [r7, #0]
 8009ebe:	1ad3      	subs	r3, r2, r3
 8009ec0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8009ec2:	429a      	cmp	r2, r3
 8009ec4:	d302      	bcc.n	8009ecc <UART_WaitOnFlagUntilTimeout+0x32>
 8009ec6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d13e      	bne.n	8009f4a <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ed2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009ed4:	e853 3f00 	ldrex	r3, [r3]
 8009ed8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009eda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009edc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009ee0:	667b      	str	r3, [r7, #100]	; 0x64
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	461a      	mov	r2, r3
 8009ee8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009eea:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009eec:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eee:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009ef0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009ef2:	e841 2300 	strex	r3, r2, [r1]
 8009ef6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8009ef8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d1e6      	bne.n	8009ecc <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	3308      	adds	r3, #8
 8009f04:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f08:	e853 3f00 	ldrex	r3, [r3]
 8009f0c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009f0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f10:	f023 0301 	bic.w	r3, r3, #1
 8009f14:	663b      	str	r3, [r7, #96]	; 0x60
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	3308      	adds	r3, #8
 8009f1c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009f1e:	64ba      	str	r2, [r7, #72]	; 0x48
 8009f20:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f22:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009f24:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009f26:	e841 2300 	strex	r3, r2, [r1]
 8009f2a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009f2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d1e5      	bne.n	8009efe <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	2220      	movs	r2, #32
 8009f36:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	2220      	movs	r2, #32
 8009f3c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	2200      	movs	r2, #0
 8009f42:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8009f46:	2303      	movs	r3, #3
 8009f48:	e067      	b.n	800a01a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	f003 0304 	and.w	r3, r3, #4
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d04f      	beq.n	8009ff8 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	69db      	ldr	r3, [r3, #28]
 8009f5e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009f62:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009f66:	d147      	bne.n	8009ff8 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009f70:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f7a:	e853 3f00 	ldrex	r3, [r3]
 8009f7e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f82:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009f86:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	461a      	mov	r2, r3
 8009f8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f90:	637b      	str	r3, [r7, #52]	; 0x34
 8009f92:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f94:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009f96:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009f98:	e841 2300 	strex	r3, r2, [r1]
 8009f9c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009f9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d1e6      	bne.n	8009f72 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	3308      	adds	r3, #8
 8009faa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fac:	697b      	ldr	r3, [r7, #20]
 8009fae:	e853 3f00 	ldrex	r3, [r3]
 8009fb2:	613b      	str	r3, [r7, #16]
   return(result);
 8009fb4:	693b      	ldr	r3, [r7, #16]
 8009fb6:	f023 0301 	bic.w	r3, r3, #1
 8009fba:	66bb      	str	r3, [r7, #104]	; 0x68
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	3308      	adds	r3, #8
 8009fc2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009fc4:	623a      	str	r2, [r7, #32]
 8009fc6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fc8:	69f9      	ldr	r1, [r7, #28]
 8009fca:	6a3a      	ldr	r2, [r7, #32]
 8009fcc:	e841 2300 	strex	r3, r2, [r1]
 8009fd0:	61bb      	str	r3, [r7, #24]
   return(result);
 8009fd2:	69bb      	ldr	r3, [r7, #24]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d1e5      	bne.n	8009fa4 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	2220      	movs	r2, #32
 8009fdc:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	2220      	movs	r2, #32
 8009fe2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	2220      	movs	r2, #32
 8009fe8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	2200      	movs	r2, #0
 8009ff0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8009ff4:	2303      	movs	r3, #3
 8009ff6:	e010      	b.n	800a01a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	69da      	ldr	r2, [r3, #28]
 8009ffe:	68bb      	ldr	r3, [r7, #8]
 800a000:	4013      	ands	r3, r2
 800a002:	68ba      	ldr	r2, [r7, #8]
 800a004:	429a      	cmp	r2, r3
 800a006:	bf0c      	ite	eq
 800a008:	2301      	moveq	r3, #1
 800a00a:	2300      	movne	r3, #0
 800a00c:	b2db      	uxtb	r3, r3
 800a00e:	461a      	mov	r2, r3
 800a010:	79fb      	ldrb	r3, [r7, #7]
 800a012:	429a      	cmp	r2, r3
 800a014:	f43f af4a 	beq.w	8009eac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a018:	2300      	movs	r3, #0
}
 800a01a:	4618      	mov	r0, r3
 800a01c:	3770      	adds	r7, #112	; 0x70
 800a01e:	46bd      	mov	sp, r7
 800a020:	bd80      	pop	{r7, pc}

0800a022 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a022:	b480      	push	{r7}
 800a024:	b095      	sub	sp, #84	; 0x54
 800a026:	af00      	add	r7, sp, #0
 800a028:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a030:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a032:	e853 3f00 	ldrex	r3, [r3]
 800a036:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a03a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a03e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	461a      	mov	r2, r3
 800a046:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a048:	643b      	str	r3, [r7, #64]	; 0x40
 800a04a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a04c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a04e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a050:	e841 2300 	strex	r3, r2, [r1]
 800a054:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d1e6      	bne.n	800a02a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	3308      	adds	r3, #8
 800a062:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a064:	6a3b      	ldr	r3, [r7, #32]
 800a066:	e853 3f00 	ldrex	r3, [r3]
 800a06a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a06c:	69fb      	ldr	r3, [r7, #28]
 800a06e:	f023 0301 	bic.w	r3, r3, #1
 800a072:	64bb      	str	r3, [r7, #72]	; 0x48
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	3308      	adds	r3, #8
 800a07a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a07c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a07e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a080:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a082:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a084:	e841 2300 	strex	r3, r2, [r1]
 800a088:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a08a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d1e5      	bne.n	800a05c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a094:	2b01      	cmp	r3, #1
 800a096:	d118      	bne.n	800a0ca <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	e853 3f00 	ldrex	r3, [r3]
 800a0a4:	60bb      	str	r3, [r7, #8]
   return(result);
 800a0a6:	68bb      	ldr	r3, [r7, #8]
 800a0a8:	f023 0310 	bic.w	r3, r3, #16
 800a0ac:	647b      	str	r3, [r7, #68]	; 0x44
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	461a      	mov	r2, r3
 800a0b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a0b6:	61bb      	str	r3, [r7, #24]
 800a0b8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0ba:	6979      	ldr	r1, [r7, #20]
 800a0bc:	69ba      	ldr	r2, [r7, #24]
 800a0be:	e841 2300 	strex	r3, r2, [r1]
 800a0c2:	613b      	str	r3, [r7, #16]
   return(result);
 800a0c4:	693b      	ldr	r3, [r7, #16]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d1e6      	bne.n	800a098 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	2220      	movs	r2, #32
 800a0ce:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	2200      	movs	r2, #0
 800a0da:	665a      	str	r2, [r3, #100]	; 0x64
}
 800a0dc:	bf00      	nop
 800a0de:	3754      	adds	r7, #84	; 0x54
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e6:	4770      	bx	lr

0800a0e8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b084      	sub	sp, #16
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0f4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	2200      	movs	r2, #0
 800a0fa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	2200      	movs	r2, #0
 800a102:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a106:	68f8      	ldr	r0, [r7, #12]
 800a108:	f7ff fb0e 	bl	8009728 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a10c:	bf00      	nop
 800a10e:	3710      	adds	r7, #16
 800a110:	46bd      	mov	sp, r7
 800a112:	bd80      	pop	{r7, pc}

0800a114 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b088      	sub	sp, #32
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	e853 3f00 	ldrex	r3, [r3]
 800a128:	60bb      	str	r3, [r7, #8]
   return(result);
 800a12a:	68bb      	ldr	r3, [r7, #8]
 800a12c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a130:	61fb      	str	r3, [r7, #28]
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	461a      	mov	r2, r3
 800a138:	69fb      	ldr	r3, [r7, #28]
 800a13a:	61bb      	str	r3, [r7, #24]
 800a13c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a13e:	6979      	ldr	r1, [r7, #20]
 800a140:	69ba      	ldr	r2, [r7, #24]
 800a142:	e841 2300 	strex	r3, r2, [r1]
 800a146:	613b      	str	r3, [r7, #16]
   return(result);
 800a148:	693b      	ldr	r3, [r7, #16]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d1e6      	bne.n	800a11c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	2220      	movs	r2, #32
 800a152:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	2200      	movs	r2, #0
 800a158:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a15a:	6878      	ldr	r0, [r7, #4]
 800a15c:	f7ff fada 	bl	8009714 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a160:	bf00      	nop
 800a162:	3720      	adds	r7, #32
 800a164:	46bd      	mov	sp, r7
 800a166:	bd80      	pop	{r7, pc}

0800a168 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a168:	b480      	push	{r7}
 800a16a:	b083      	sub	sp, #12
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a170:	bf00      	nop
 800a172:	370c      	adds	r7, #12
 800a174:	46bd      	mov	sp, r7
 800a176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17a:	4770      	bx	lr

0800a17c <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    FMC_NORSRAM_InitTypeDef *Init)
{
 800a17c:	b480      	push	{r7}
 800a17e:	b087      	sub	sp, #28
 800a180:	af00      	add	r7, sp, #0
 800a182:	6078      	str	r0, [r7, #4]
 800a184:	6039      	str	r1, [r7, #0]
#if defined(FMC_PCSCNTR_CSCOUNT)
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));
#endif /* FMC_PCSCNTR_CSCOUNT */

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800a186:	683b      	ldr	r3, [r7, #0]
 800a188:	681a      	ldr	r2, [r3, #0]
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a190:	683a      	ldr	r2, [r7, #0]
 800a192:	6812      	ldr	r2, [r2, #0]
 800a194:	f023 0101 	bic.w	r1, r3, #1
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	689b      	ldr	r3, [r3, #8]
 800a1a2:	2b08      	cmp	r3, #8
 800a1a4:	d102      	bne.n	800a1ac <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800a1a6:	2340      	movs	r3, #64	; 0x40
 800a1a8:	617b      	str	r3, [r7, #20]
 800a1aa:	e001      	b.n	800a1b0 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 800a1b0:	683b      	ldr	r3, [r7, #0]
 800a1b2:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 800a1b4:	697b      	ldr	r3, [r7, #20]
 800a1b6:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 800a1b8:	683b      	ldr	r3, [r7, #0]
 800a1ba:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 800a1bc:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800a1be:	683b      	ldr	r3, [r7, #0]
 800a1c0:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800a1c2:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 800a1c4:	683b      	ldr	r3, [r7, #0]
 800a1c6:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 800a1c8:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800a1ca:	683b      	ldr	r3, [r7, #0]
 800a1cc:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 800a1ce:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 800a1d0:	683b      	ldr	r3, [r7, #0]
 800a1d2:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 800a1d4:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800a1d6:	683b      	ldr	r3, [r7, #0]
 800a1d8:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 800a1da:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 800a1dc:	683b      	ldr	r3, [r7, #0]
 800a1de:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 800a1e0:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800a1e2:	683b      	ldr	r3, [r7, #0]
 800a1e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WaitSignal              | \
 800a1e6:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 800a1e8:	683b      	ldr	r3, [r7, #0]
 800a1ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->ExtendedMode            | \
 800a1ec:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800a1ee:	683b      	ldr	r3, [r7, #0]
 800a1f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  btcr_reg = (flashaccess                   | \
 800a1f2:	4313      	orrs	r3, r2
 800a1f4:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1fa:	693a      	ldr	r2, [r7, #16]
 800a1fc:	4313      	orrs	r3, r2
 800a1fe:	613b      	str	r3, [r7, #16]
#if defined(FMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
 800a200:	683b      	ldr	r3, [r7, #0]
 800a202:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a204:	693a      	ldr	r2, [r7, #16]
 800a206:	4313      	orrs	r3, r2
 800a208:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  btcr_reg |= Init->NBLSetupTime;
#endif /* FMC_BCRx_NBLSET */
  btcr_reg |= Init->PageSize;
 800a20a:	683b      	ldr	r3, [r7, #0]
 800a20c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a20e:	693a      	ldr	r2, [r7, #16]
 800a210:	4313      	orrs	r3, r2
 800a212:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 800a214:	4b20      	ldr	r3, [pc, #128]	; (800a298 <FMC_NORSRAM_Init+0x11c>)
 800a216:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a21e:	60fb      	str	r3, [r7, #12]
#if defined(FMC_BCR1_WFDIS)
  mask |= FMC_BCR1_WFDIS;
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a226:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  mask |= FMC_BCRx_NBLSET;
#endif /* FMC_BCRx_NBLSET */
  mask |= FMC_BCRx_CPSIZE;
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800a22e:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800a230:	683b      	ldr	r3, [r7, #0]
 800a232:	681a      	ldr	r2, [r3, #0]
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	43db      	mvns	r3, r3
 800a23e:	ea02 0103 	and.w	r1, r2, r3
 800a242:	683b      	ldr	r3, [r7, #0]
 800a244:	681a      	ldr	r2, [r3, #0]
 800a246:	693b      	ldr	r3, [r7, #16]
 800a248:	4319      	orrs	r1, r3
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a254:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a258:	d10c      	bne.n	800a274 <FMC_NORSRAM_Init+0xf8>
 800a25a:	683b      	ldr	r3, [r7, #0]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d008      	beq.n	800a274 <FMC_NORSRAM_Init+0xf8>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800a26a:	683b      	ldr	r3, [r7, #0]
 800a26c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a26e:	431a      	orrs	r2, r3
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	601a      	str	r2, [r3, #0]
  }
#if defined(FMC_BCR1_WFDIS)

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 800a274:	683b      	ldr	r3, [r7, #0]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d006      	beq.n	800a28a <FMC_NORSRAM_Init+0x10e>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681a      	ldr	r2, [r3, #0]
 800a280:	683b      	ldr	r3, [r7, #0]
 800a282:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a284:	431a      	orrs	r2, r3
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	601a      	str	r2, [r3, #0]
        break;
    }
  }
#endif /* FMC_PCSCNTR_CSCOUNT */

  return HAL_OK;
 800a28a:	2300      	movs	r3, #0
}
 800a28c:	4618      	mov	r0, r3
 800a28e:	371c      	adds	r7, #28
 800a290:	46bd      	mov	sp, r7
 800a292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a296:	4770      	bx	lr
 800a298:	0008fb7f 	.word	0x0008fb7f

0800a29c <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800a29c:	b480      	push	{r7}
 800a29e:	b087      	sub	sp, #28
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	60f8      	str	r0, [r7, #12]
 800a2a4:	60b9      	str	r1, [r7, #8]
 800a2a6:	607a      	str	r2, [r7, #4]
                                                       ((Timing->BusTurnAroundDuration)  << FMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));
#else /* FMC_BTRx_DATAHLD */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	1c5a      	adds	r2, r3, #1
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2b2:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800a2b6:	68bb      	ldr	r3, [r7, #8]
 800a2b8:	681a      	ldr	r2, [r3, #0]
 800a2ba:	68bb      	ldr	r3, [r7, #8]
 800a2bc:	685b      	ldr	r3, [r3, #4]
 800a2be:	011b      	lsls	r3, r3, #4
 800a2c0:	431a      	orrs	r2, r3
 800a2c2:	68bb      	ldr	r3, [r7, #8]
 800a2c4:	689b      	ldr	r3, [r3, #8]
 800a2c6:	021b      	lsls	r3, r3, #8
 800a2c8:	431a      	orrs	r2, r3
 800a2ca:	68bb      	ldr	r3, [r7, #8]
 800a2cc:	691b      	ldr	r3, [r3, #16]
 800a2ce:	041b      	lsls	r3, r3, #16
 800a2d0:	431a      	orrs	r2, r3
 800a2d2:	68bb      	ldr	r3, [r7, #8]
 800a2d4:	695b      	ldr	r3, [r3, #20]
 800a2d6:	3b01      	subs	r3, #1
 800a2d8:	051b      	lsls	r3, r3, #20
 800a2da:	431a      	orrs	r2, r3
 800a2dc:	68bb      	ldr	r3, [r7, #8]
 800a2de:	699b      	ldr	r3, [r3, #24]
 800a2e0:	3b02      	subs	r3, #2
 800a2e2:	061b      	lsls	r3, r3, #24
 800a2e4:	431a      	orrs	r2, r3
 800a2e6:	68bb      	ldr	r3, [r7, #8]
 800a2e8:	69db      	ldr	r3, [r3, #28]
 800a2ea:	4313      	orrs	r3, r2
 800a2ec:	687a      	ldr	r2, [r7, #4]
 800a2ee:	3201      	adds	r2, #1
 800a2f0:	4319      	orrs	r1, r3
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));
#endif /* FMC_BTRx_DATAHLD */

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a300:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a304:	d113      	bne.n	800a32e <FMC_NORSRAM_Timing_Init+0x92>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	685b      	ldr	r3, [r3, #4]
 800a30a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a30e:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 800a310:	68bb      	ldr	r3, [r7, #8]
 800a312:	695b      	ldr	r3, [r3, #20]
 800a314:	3b01      	subs	r3, #1
 800a316:	051b      	lsls	r3, r3, #20
 800a318:	697a      	ldr	r2, [r7, #20]
 800a31a:	4313      	orrs	r3, r2
 800a31c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	685b      	ldr	r3, [r3, #4]
 800a322:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800a326:	697b      	ldr	r3, [r7, #20]
 800a328:	431a      	orrs	r2, r3
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800a32e:	2300      	movs	r3, #0
}
 800a330:	4618      	mov	r0, r3
 800a332:	371c      	adds	r7, #28
 800a334:	46bd      	mov	sp, r7
 800a336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33a:	4770      	bx	lr

0800a33c <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 800a33c:	b480      	push	{r7}
 800a33e:	b085      	sub	sp, #20
 800a340:	af00      	add	r7, sp, #0
 800a342:	60f8      	str	r0, [r7, #12]
 800a344:	60b9      	str	r1, [r7, #8]
 800a346:	607a      	str	r2, [r7, #4]
 800a348:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 800a34a:	683b      	ldr	r3, [r7, #0]
 800a34c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a350:	d11d      	bne.n	800a38e <FMC_NORSRAM_Extended_Timing_Init+0x52>
                                                     ((Timing->DataSetupTime)          << FMC_BWTRx_DATAST_Pos)  |
                                                     ((Timing->DataHoldTime)           << FMC_BWTRx_DATAHLD_Pos) |
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
#else /* FMC_BTRx_DATAHLD */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	687a      	ldr	r2, [r7, #4]
 800a356:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a35a:	4b13      	ldr	r3, [pc, #76]	; (800a3a8 <FMC_NORSRAM_Extended_Timing_Init+0x6c>)
 800a35c:	4013      	ands	r3, r2
 800a35e:	68ba      	ldr	r2, [r7, #8]
 800a360:	6811      	ldr	r1, [r2, #0]
 800a362:	68ba      	ldr	r2, [r7, #8]
 800a364:	6852      	ldr	r2, [r2, #4]
 800a366:	0112      	lsls	r2, r2, #4
 800a368:	4311      	orrs	r1, r2
 800a36a:	68ba      	ldr	r2, [r7, #8]
 800a36c:	6892      	ldr	r2, [r2, #8]
 800a36e:	0212      	lsls	r2, r2, #8
 800a370:	4311      	orrs	r1, r2
 800a372:	68ba      	ldr	r2, [r7, #8]
 800a374:	69d2      	ldr	r2, [r2, #28]
 800a376:	4311      	orrs	r1, r2
 800a378:	68ba      	ldr	r2, [r7, #8]
 800a37a:	6912      	ldr	r2, [r2, #16]
 800a37c:	0412      	lsls	r2, r2, #16
 800a37e:	430a      	orrs	r2, r1
 800a380:	ea43 0102 	orr.w	r1, r3, r2
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	687a      	ldr	r2, [r7, #4]
 800a388:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a38c:	e005      	b.n	800a39a <FMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
#endif /* FMC_BTRx_DATAHLD */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	687a      	ldr	r2, [r7, #4]
 800a392:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800a396:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800a39a:	2300      	movs	r3, #0
}
 800a39c:	4618      	mov	r0, r3
 800a39e:	3714      	adds	r7, #20
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a6:	4770      	bx	lr
 800a3a8:	cff00000 	.word	0xcff00000

0800a3ac <__assert_func>:
 800a3ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a3ae:	4614      	mov	r4, r2
 800a3b0:	461a      	mov	r2, r3
 800a3b2:	4b09      	ldr	r3, [pc, #36]	; (800a3d8 <__assert_func+0x2c>)
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	4605      	mov	r5, r0
 800a3b8:	68d8      	ldr	r0, [r3, #12]
 800a3ba:	b14c      	cbz	r4, 800a3d0 <__assert_func+0x24>
 800a3bc:	4b07      	ldr	r3, [pc, #28]	; (800a3dc <__assert_func+0x30>)
 800a3be:	9100      	str	r1, [sp, #0]
 800a3c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a3c4:	4906      	ldr	r1, [pc, #24]	; (800a3e0 <__assert_func+0x34>)
 800a3c6:	462b      	mov	r3, r5
 800a3c8:	f000 f814 	bl	800a3f4 <fiprintf>
 800a3cc:	f000 fd84 	bl	800aed8 <abort>
 800a3d0:	4b04      	ldr	r3, [pc, #16]	; (800a3e4 <__assert_func+0x38>)
 800a3d2:	461c      	mov	r4, r3
 800a3d4:	e7f3      	b.n	800a3be <__assert_func+0x12>
 800a3d6:	bf00      	nop
 800a3d8:	200000fc 	.word	0x200000fc
 800a3dc:	0800dd1c 	.word	0x0800dd1c
 800a3e0:	0800dd29 	.word	0x0800dd29
 800a3e4:	0800dd57 	.word	0x0800dd57

0800a3e8 <__errno>:
 800a3e8:	4b01      	ldr	r3, [pc, #4]	; (800a3f0 <__errno+0x8>)
 800a3ea:	6818      	ldr	r0, [r3, #0]
 800a3ec:	4770      	bx	lr
 800a3ee:	bf00      	nop
 800a3f0:	200000fc 	.word	0x200000fc

0800a3f4 <fiprintf>:
 800a3f4:	b40e      	push	{r1, r2, r3}
 800a3f6:	b503      	push	{r0, r1, lr}
 800a3f8:	4601      	mov	r1, r0
 800a3fa:	ab03      	add	r3, sp, #12
 800a3fc:	4805      	ldr	r0, [pc, #20]	; (800a414 <fiprintf+0x20>)
 800a3fe:	f853 2b04 	ldr.w	r2, [r3], #4
 800a402:	6800      	ldr	r0, [r0, #0]
 800a404:	9301      	str	r3, [sp, #4]
 800a406:	f000 f945 	bl	800a694 <_vfiprintf_r>
 800a40a:	b002      	add	sp, #8
 800a40c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a410:	b003      	add	sp, #12
 800a412:	4770      	bx	lr
 800a414:	200000fc 	.word	0x200000fc

0800a418 <__libc_init_array>:
 800a418:	b570      	push	{r4, r5, r6, lr}
 800a41a:	4d0d      	ldr	r5, [pc, #52]	; (800a450 <__libc_init_array+0x38>)
 800a41c:	4c0d      	ldr	r4, [pc, #52]	; (800a454 <__libc_init_array+0x3c>)
 800a41e:	1b64      	subs	r4, r4, r5
 800a420:	10a4      	asrs	r4, r4, #2
 800a422:	2600      	movs	r6, #0
 800a424:	42a6      	cmp	r6, r4
 800a426:	d109      	bne.n	800a43c <__libc_init_array+0x24>
 800a428:	4d0b      	ldr	r5, [pc, #44]	; (800a458 <__libc_init_array+0x40>)
 800a42a:	4c0c      	ldr	r4, [pc, #48]	; (800a45c <__libc_init_array+0x44>)
 800a42c:	f001 f878 	bl	800b520 <_init>
 800a430:	1b64      	subs	r4, r4, r5
 800a432:	10a4      	asrs	r4, r4, #2
 800a434:	2600      	movs	r6, #0
 800a436:	42a6      	cmp	r6, r4
 800a438:	d105      	bne.n	800a446 <__libc_init_array+0x2e>
 800a43a:	bd70      	pop	{r4, r5, r6, pc}
 800a43c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a440:	4798      	blx	r3
 800a442:	3601      	adds	r6, #1
 800a444:	e7ee      	b.n	800a424 <__libc_init_array+0xc>
 800a446:	f855 3b04 	ldr.w	r3, [r5], #4
 800a44a:	4798      	blx	r3
 800a44c:	3601      	adds	r6, #1
 800a44e:	e7f2      	b.n	800a436 <__libc_init_array+0x1e>
 800a450:	0800ddf8 	.word	0x0800ddf8
 800a454:	0800ddf8 	.word	0x0800ddf8
 800a458:	0800ddf8 	.word	0x0800ddf8
 800a45c:	0800ddfc 	.word	0x0800ddfc

0800a460 <malloc>:
 800a460:	4b02      	ldr	r3, [pc, #8]	; (800a46c <malloc+0xc>)
 800a462:	4601      	mov	r1, r0
 800a464:	6818      	ldr	r0, [r3, #0]
 800a466:	f000 b877 	b.w	800a558 <_malloc_r>
 800a46a:	bf00      	nop
 800a46c:	200000fc 	.word	0x200000fc

0800a470 <memset>:
 800a470:	4402      	add	r2, r0
 800a472:	4603      	mov	r3, r0
 800a474:	4293      	cmp	r3, r2
 800a476:	d100      	bne.n	800a47a <memset+0xa>
 800a478:	4770      	bx	lr
 800a47a:	f803 1b01 	strb.w	r1, [r3], #1
 800a47e:	e7f9      	b.n	800a474 <memset+0x4>

0800a480 <_free_r>:
 800a480:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a482:	2900      	cmp	r1, #0
 800a484:	d044      	beq.n	800a510 <_free_r+0x90>
 800a486:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a48a:	9001      	str	r0, [sp, #4]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	f1a1 0404 	sub.w	r4, r1, #4
 800a492:	bfb8      	it	lt
 800a494:	18e4      	addlt	r4, r4, r3
 800a496:	f000 ff47 	bl	800b328 <__malloc_lock>
 800a49a:	4a1e      	ldr	r2, [pc, #120]	; (800a514 <_free_r+0x94>)
 800a49c:	9801      	ldr	r0, [sp, #4]
 800a49e:	6813      	ldr	r3, [r2, #0]
 800a4a0:	b933      	cbnz	r3, 800a4b0 <_free_r+0x30>
 800a4a2:	6063      	str	r3, [r4, #4]
 800a4a4:	6014      	str	r4, [r2, #0]
 800a4a6:	b003      	add	sp, #12
 800a4a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a4ac:	f000 bf42 	b.w	800b334 <__malloc_unlock>
 800a4b0:	42a3      	cmp	r3, r4
 800a4b2:	d908      	bls.n	800a4c6 <_free_r+0x46>
 800a4b4:	6825      	ldr	r5, [r4, #0]
 800a4b6:	1961      	adds	r1, r4, r5
 800a4b8:	428b      	cmp	r3, r1
 800a4ba:	bf01      	itttt	eq
 800a4bc:	6819      	ldreq	r1, [r3, #0]
 800a4be:	685b      	ldreq	r3, [r3, #4]
 800a4c0:	1949      	addeq	r1, r1, r5
 800a4c2:	6021      	streq	r1, [r4, #0]
 800a4c4:	e7ed      	b.n	800a4a2 <_free_r+0x22>
 800a4c6:	461a      	mov	r2, r3
 800a4c8:	685b      	ldr	r3, [r3, #4]
 800a4ca:	b10b      	cbz	r3, 800a4d0 <_free_r+0x50>
 800a4cc:	42a3      	cmp	r3, r4
 800a4ce:	d9fa      	bls.n	800a4c6 <_free_r+0x46>
 800a4d0:	6811      	ldr	r1, [r2, #0]
 800a4d2:	1855      	adds	r5, r2, r1
 800a4d4:	42a5      	cmp	r5, r4
 800a4d6:	d10b      	bne.n	800a4f0 <_free_r+0x70>
 800a4d8:	6824      	ldr	r4, [r4, #0]
 800a4da:	4421      	add	r1, r4
 800a4dc:	1854      	adds	r4, r2, r1
 800a4de:	42a3      	cmp	r3, r4
 800a4e0:	6011      	str	r1, [r2, #0]
 800a4e2:	d1e0      	bne.n	800a4a6 <_free_r+0x26>
 800a4e4:	681c      	ldr	r4, [r3, #0]
 800a4e6:	685b      	ldr	r3, [r3, #4]
 800a4e8:	6053      	str	r3, [r2, #4]
 800a4ea:	4421      	add	r1, r4
 800a4ec:	6011      	str	r1, [r2, #0]
 800a4ee:	e7da      	b.n	800a4a6 <_free_r+0x26>
 800a4f0:	d902      	bls.n	800a4f8 <_free_r+0x78>
 800a4f2:	230c      	movs	r3, #12
 800a4f4:	6003      	str	r3, [r0, #0]
 800a4f6:	e7d6      	b.n	800a4a6 <_free_r+0x26>
 800a4f8:	6825      	ldr	r5, [r4, #0]
 800a4fa:	1961      	adds	r1, r4, r5
 800a4fc:	428b      	cmp	r3, r1
 800a4fe:	bf04      	itt	eq
 800a500:	6819      	ldreq	r1, [r3, #0]
 800a502:	685b      	ldreq	r3, [r3, #4]
 800a504:	6063      	str	r3, [r4, #4]
 800a506:	bf04      	itt	eq
 800a508:	1949      	addeq	r1, r1, r5
 800a50a:	6021      	streq	r1, [r4, #0]
 800a50c:	6054      	str	r4, [r2, #4]
 800a50e:	e7ca      	b.n	800a4a6 <_free_r+0x26>
 800a510:	b003      	add	sp, #12
 800a512:	bd30      	pop	{r4, r5, pc}
 800a514:	2001c640 	.word	0x2001c640

0800a518 <sbrk_aligned>:
 800a518:	b570      	push	{r4, r5, r6, lr}
 800a51a:	4e0e      	ldr	r6, [pc, #56]	; (800a554 <sbrk_aligned+0x3c>)
 800a51c:	460c      	mov	r4, r1
 800a51e:	6831      	ldr	r1, [r6, #0]
 800a520:	4605      	mov	r5, r0
 800a522:	b911      	cbnz	r1, 800a52a <sbrk_aligned+0x12>
 800a524:	f000 fc08 	bl	800ad38 <_sbrk_r>
 800a528:	6030      	str	r0, [r6, #0]
 800a52a:	4621      	mov	r1, r4
 800a52c:	4628      	mov	r0, r5
 800a52e:	f000 fc03 	bl	800ad38 <_sbrk_r>
 800a532:	1c43      	adds	r3, r0, #1
 800a534:	d00a      	beq.n	800a54c <sbrk_aligned+0x34>
 800a536:	1cc4      	adds	r4, r0, #3
 800a538:	f024 0403 	bic.w	r4, r4, #3
 800a53c:	42a0      	cmp	r0, r4
 800a53e:	d007      	beq.n	800a550 <sbrk_aligned+0x38>
 800a540:	1a21      	subs	r1, r4, r0
 800a542:	4628      	mov	r0, r5
 800a544:	f000 fbf8 	bl	800ad38 <_sbrk_r>
 800a548:	3001      	adds	r0, #1
 800a54a:	d101      	bne.n	800a550 <sbrk_aligned+0x38>
 800a54c:	f04f 34ff 	mov.w	r4, #4294967295
 800a550:	4620      	mov	r0, r4
 800a552:	bd70      	pop	{r4, r5, r6, pc}
 800a554:	2001c644 	.word	0x2001c644

0800a558 <_malloc_r>:
 800a558:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a55c:	1ccd      	adds	r5, r1, #3
 800a55e:	f025 0503 	bic.w	r5, r5, #3
 800a562:	3508      	adds	r5, #8
 800a564:	2d0c      	cmp	r5, #12
 800a566:	bf38      	it	cc
 800a568:	250c      	movcc	r5, #12
 800a56a:	2d00      	cmp	r5, #0
 800a56c:	4607      	mov	r7, r0
 800a56e:	db01      	blt.n	800a574 <_malloc_r+0x1c>
 800a570:	42a9      	cmp	r1, r5
 800a572:	d905      	bls.n	800a580 <_malloc_r+0x28>
 800a574:	230c      	movs	r3, #12
 800a576:	603b      	str	r3, [r7, #0]
 800a578:	2600      	movs	r6, #0
 800a57a:	4630      	mov	r0, r6
 800a57c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a580:	4e2e      	ldr	r6, [pc, #184]	; (800a63c <_malloc_r+0xe4>)
 800a582:	f000 fed1 	bl	800b328 <__malloc_lock>
 800a586:	6833      	ldr	r3, [r6, #0]
 800a588:	461c      	mov	r4, r3
 800a58a:	bb34      	cbnz	r4, 800a5da <_malloc_r+0x82>
 800a58c:	4629      	mov	r1, r5
 800a58e:	4638      	mov	r0, r7
 800a590:	f7ff ffc2 	bl	800a518 <sbrk_aligned>
 800a594:	1c43      	adds	r3, r0, #1
 800a596:	4604      	mov	r4, r0
 800a598:	d14d      	bne.n	800a636 <_malloc_r+0xde>
 800a59a:	6834      	ldr	r4, [r6, #0]
 800a59c:	4626      	mov	r6, r4
 800a59e:	2e00      	cmp	r6, #0
 800a5a0:	d140      	bne.n	800a624 <_malloc_r+0xcc>
 800a5a2:	6823      	ldr	r3, [r4, #0]
 800a5a4:	4631      	mov	r1, r6
 800a5a6:	4638      	mov	r0, r7
 800a5a8:	eb04 0803 	add.w	r8, r4, r3
 800a5ac:	f000 fbc4 	bl	800ad38 <_sbrk_r>
 800a5b0:	4580      	cmp	r8, r0
 800a5b2:	d13a      	bne.n	800a62a <_malloc_r+0xd2>
 800a5b4:	6821      	ldr	r1, [r4, #0]
 800a5b6:	3503      	adds	r5, #3
 800a5b8:	1a6d      	subs	r5, r5, r1
 800a5ba:	f025 0503 	bic.w	r5, r5, #3
 800a5be:	3508      	adds	r5, #8
 800a5c0:	2d0c      	cmp	r5, #12
 800a5c2:	bf38      	it	cc
 800a5c4:	250c      	movcc	r5, #12
 800a5c6:	4629      	mov	r1, r5
 800a5c8:	4638      	mov	r0, r7
 800a5ca:	f7ff ffa5 	bl	800a518 <sbrk_aligned>
 800a5ce:	3001      	adds	r0, #1
 800a5d0:	d02b      	beq.n	800a62a <_malloc_r+0xd2>
 800a5d2:	6823      	ldr	r3, [r4, #0]
 800a5d4:	442b      	add	r3, r5
 800a5d6:	6023      	str	r3, [r4, #0]
 800a5d8:	e00e      	b.n	800a5f8 <_malloc_r+0xa0>
 800a5da:	6822      	ldr	r2, [r4, #0]
 800a5dc:	1b52      	subs	r2, r2, r5
 800a5de:	d41e      	bmi.n	800a61e <_malloc_r+0xc6>
 800a5e0:	2a0b      	cmp	r2, #11
 800a5e2:	d916      	bls.n	800a612 <_malloc_r+0xba>
 800a5e4:	1961      	adds	r1, r4, r5
 800a5e6:	42a3      	cmp	r3, r4
 800a5e8:	6025      	str	r5, [r4, #0]
 800a5ea:	bf18      	it	ne
 800a5ec:	6059      	strne	r1, [r3, #4]
 800a5ee:	6863      	ldr	r3, [r4, #4]
 800a5f0:	bf08      	it	eq
 800a5f2:	6031      	streq	r1, [r6, #0]
 800a5f4:	5162      	str	r2, [r4, r5]
 800a5f6:	604b      	str	r3, [r1, #4]
 800a5f8:	4638      	mov	r0, r7
 800a5fa:	f104 060b 	add.w	r6, r4, #11
 800a5fe:	f000 fe99 	bl	800b334 <__malloc_unlock>
 800a602:	f026 0607 	bic.w	r6, r6, #7
 800a606:	1d23      	adds	r3, r4, #4
 800a608:	1af2      	subs	r2, r6, r3
 800a60a:	d0b6      	beq.n	800a57a <_malloc_r+0x22>
 800a60c:	1b9b      	subs	r3, r3, r6
 800a60e:	50a3      	str	r3, [r4, r2]
 800a610:	e7b3      	b.n	800a57a <_malloc_r+0x22>
 800a612:	6862      	ldr	r2, [r4, #4]
 800a614:	42a3      	cmp	r3, r4
 800a616:	bf0c      	ite	eq
 800a618:	6032      	streq	r2, [r6, #0]
 800a61a:	605a      	strne	r2, [r3, #4]
 800a61c:	e7ec      	b.n	800a5f8 <_malloc_r+0xa0>
 800a61e:	4623      	mov	r3, r4
 800a620:	6864      	ldr	r4, [r4, #4]
 800a622:	e7b2      	b.n	800a58a <_malloc_r+0x32>
 800a624:	4634      	mov	r4, r6
 800a626:	6876      	ldr	r6, [r6, #4]
 800a628:	e7b9      	b.n	800a59e <_malloc_r+0x46>
 800a62a:	230c      	movs	r3, #12
 800a62c:	603b      	str	r3, [r7, #0]
 800a62e:	4638      	mov	r0, r7
 800a630:	f000 fe80 	bl	800b334 <__malloc_unlock>
 800a634:	e7a1      	b.n	800a57a <_malloc_r+0x22>
 800a636:	6025      	str	r5, [r4, #0]
 800a638:	e7de      	b.n	800a5f8 <_malloc_r+0xa0>
 800a63a:	bf00      	nop
 800a63c:	2001c640 	.word	0x2001c640

0800a640 <__sfputc_r>:
 800a640:	6893      	ldr	r3, [r2, #8]
 800a642:	3b01      	subs	r3, #1
 800a644:	2b00      	cmp	r3, #0
 800a646:	b410      	push	{r4}
 800a648:	6093      	str	r3, [r2, #8]
 800a64a:	da08      	bge.n	800a65e <__sfputc_r+0x1e>
 800a64c:	6994      	ldr	r4, [r2, #24]
 800a64e:	42a3      	cmp	r3, r4
 800a650:	db01      	blt.n	800a656 <__sfputc_r+0x16>
 800a652:	290a      	cmp	r1, #10
 800a654:	d103      	bne.n	800a65e <__sfputc_r+0x1e>
 800a656:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a65a:	f000 bb7d 	b.w	800ad58 <__swbuf_r>
 800a65e:	6813      	ldr	r3, [r2, #0]
 800a660:	1c58      	adds	r0, r3, #1
 800a662:	6010      	str	r0, [r2, #0]
 800a664:	7019      	strb	r1, [r3, #0]
 800a666:	4608      	mov	r0, r1
 800a668:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a66c:	4770      	bx	lr

0800a66e <__sfputs_r>:
 800a66e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a670:	4606      	mov	r6, r0
 800a672:	460f      	mov	r7, r1
 800a674:	4614      	mov	r4, r2
 800a676:	18d5      	adds	r5, r2, r3
 800a678:	42ac      	cmp	r4, r5
 800a67a:	d101      	bne.n	800a680 <__sfputs_r+0x12>
 800a67c:	2000      	movs	r0, #0
 800a67e:	e007      	b.n	800a690 <__sfputs_r+0x22>
 800a680:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a684:	463a      	mov	r2, r7
 800a686:	4630      	mov	r0, r6
 800a688:	f7ff ffda 	bl	800a640 <__sfputc_r>
 800a68c:	1c43      	adds	r3, r0, #1
 800a68e:	d1f3      	bne.n	800a678 <__sfputs_r+0xa>
 800a690:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a694 <_vfiprintf_r>:
 800a694:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a698:	460d      	mov	r5, r1
 800a69a:	b09d      	sub	sp, #116	; 0x74
 800a69c:	4614      	mov	r4, r2
 800a69e:	4698      	mov	r8, r3
 800a6a0:	4606      	mov	r6, r0
 800a6a2:	b118      	cbz	r0, 800a6ac <_vfiprintf_r+0x18>
 800a6a4:	6983      	ldr	r3, [r0, #24]
 800a6a6:	b90b      	cbnz	r3, 800a6ac <_vfiprintf_r+0x18>
 800a6a8:	f000 fd38 	bl	800b11c <__sinit>
 800a6ac:	4b89      	ldr	r3, [pc, #548]	; (800a8d4 <_vfiprintf_r+0x240>)
 800a6ae:	429d      	cmp	r5, r3
 800a6b0:	d11b      	bne.n	800a6ea <_vfiprintf_r+0x56>
 800a6b2:	6875      	ldr	r5, [r6, #4]
 800a6b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a6b6:	07d9      	lsls	r1, r3, #31
 800a6b8:	d405      	bmi.n	800a6c6 <_vfiprintf_r+0x32>
 800a6ba:	89ab      	ldrh	r3, [r5, #12]
 800a6bc:	059a      	lsls	r2, r3, #22
 800a6be:	d402      	bmi.n	800a6c6 <_vfiprintf_r+0x32>
 800a6c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a6c2:	f000 fdc9 	bl	800b258 <__retarget_lock_acquire_recursive>
 800a6c6:	89ab      	ldrh	r3, [r5, #12]
 800a6c8:	071b      	lsls	r3, r3, #28
 800a6ca:	d501      	bpl.n	800a6d0 <_vfiprintf_r+0x3c>
 800a6cc:	692b      	ldr	r3, [r5, #16]
 800a6ce:	b9eb      	cbnz	r3, 800a70c <_vfiprintf_r+0x78>
 800a6d0:	4629      	mov	r1, r5
 800a6d2:	4630      	mov	r0, r6
 800a6d4:	f000 fb92 	bl	800adfc <__swsetup_r>
 800a6d8:	b1c0      	cbz	r0, 800a70c <_vfiprintf_r+0x78>
 800a6da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a6dc:	07dc      	lsls	r4, r3, #31
 800a6de:	d50e      	bpl.n	800a6fe <_vfiprintf_r+0x6a>
 800a6e0:	f04f 30ff 	mov.w	r0, #4294967295
 800a6e4:	b01d      	add	sp, #116	; 0x74
 800a6e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6ea:	4b7b      	ldr	r3, [pc, #492]	; (800a8d8 <_vfiprintf_r+0x244>)
 800a6ec:	429d      	cmp	r5, r3
 800a6ee:	d101      	bne.n	800a6f4 <_vfiprintf_r+0x60>
 800a6f0:	68b5      	ldr	r5, [r6, #8]
 800a6f2:	e7df      	b.n	800a6b4 <_vfiprintf_r+0x20>
 800a6f4:	4b79      	ldr	r3, [pc, #484]	; (800a8dc <_vfiprintf_r+0x248>)
 800a6f6:	429d      	cmp	r5, r3
 800a6f8:	bf08      	it	eq
 800a6fa:	68f5      	ldreq	r5, [r6, #12]
 800a6fc:	e7da      	b.n	800a6b4 <_vfiprintf_r+0x20>
 800a6fe:	89ab      	ldrh	r3, [r5, #12]
 800a700:	0598      	lsls	r0, r3, #22
 800a702:	d4ed      	bmi.n	800a6e0 <_vfiprintf_r+0x4c>
 800a704:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a706:	f000 fda8 	bl	800b25a <__retarget_lock_release_recursive>
 800a70a:	e7e9      	b.n	800a6e0 <_vfiprintf_r+0x4c>
 800a70c:	2300      	movs	r3, #0
 800a70e:	9309      	str	r3, [sp, #36]	; 0x24
 800a710:	2320      	movs	r3, #32
 800a712:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a716:	f8cd 800c 	str.w	r8, [sp, #12]
 800a71a:	2330      	movs	r3, #48	; 0x30
 800a71c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a8e0 <_vfiprintf_r+0x24c>
 800a720:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a724:	f04f 0901 	mov.w	r9, #1
 800a728:	4623      	mov	r3, r4
 800a72a:	469a      	mov	sl, r3
 800a72c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a730:	b10a      	cbz	r2, 800a736 <_vfiprintf_r+0xa2>
 800a732:	2a25      	cmp	r2, #37	; 0x25
 800a734:	d1f9      	bne.n	800a72a <_vfiprintf_r+0x96>
 800a736:	ebba 0b04 	subs.w	fp, sl, r4
 800a73a:	d00b      	beq.n	800a754 <_vfiprintf_r+0xc0>
 800a73c:	465b      	mov	r3, fp
 800a73e:	4622      	mov	r2, r4
 800a740:	4629      	mov	r1, r5
 800a742:	4630      	mov	r0, r6
 800a744:	f7ff ff93 	bl	800a66e <__sfputs_r>
 800a748:	3001      	adds	r0, #1
 800a74a:	f000 80aa 	beq.w	800a8a2 <_vfiprintf_r+0x20e>
 800a74e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a750:	445a      	add	r2, fp
 800a752:	9209      	str	r2, [sp, #36]	; 0x24
 800a754:	f89a 3000 	ldrb.w	r3, [sl]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	f000 80a2 	beq.w	800a8a2 <_vfiprintf_r+0x20e>
 800a75e:	2300      	movs	r3, #0
 800a760:	f04f 32ff 	mov.w	r2, #4294967295
 800a764:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a768:	f10a 0a01 	add.w	sl, sl, #1
 800a76c:	9304      	str	r3, [sp, #16]
 800a76e:	9307      	str	r3, [sp, #28]
 800a770:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a774:	931a      	str	r3, [sp, #104]	; 0x68
 800a776:	4654      	mov	r4, sl
 800a778:	2205      	movs	r2, #5
 800a77a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a77e:	4858      	ldr	r0, [pc, #352]	; (800a8e0 <_vfiprintf_r+0x24c>)
 800a780:	f7f5 fd36 	bl	80001f0 <memchr>
 800a784:	9a04      	ldr	r2, [sp, #16]
 800a786:	b9d8      	cbnz	r0, 800a7c0 <_vfiprintf_r+0x12c>
 800a788:	06d1      	lsls	r1, r2, #27
 800a78a:	bf44      	itt	mi
 800a78c:	2320      	movmi	r3, #32
 800a78e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a792:	0713      	lsls	r3, r2, #28
 800a794:	bf44      	itt	mi
 800a796:	232b      	movmi	r3, #43	; 0x2b
 800a798:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a79c:	f89a 3000 	ldrb.w	r3, [sl]
 800a7a0:	2b2a      	cmp	r3, #42	; 0x2a
 800a7a2:	d015      	beq.n	800a7d0 <_vfiprintf_r+0x13c>
 800a7a4:	9a07      	ldr	r2, [sp, #28]
 800a7a6:	4654      	mov	r4, sl
 800a7a8:	2000      	movs	r0, #0
 800a7aa:	f04f 0c0a 	mov.w	ip, #10
 800a7ae:	4621      	mov	r1, r4
 800a7b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a7b4:	3b30      	subs	r3, #48	; 0x30
 800a7b6:	2b09      	cmp	r3, #9
 800a7b8:	d94e      	bls.n	800a858 <_vfiprintf_r+0x1c4>
 800a7ba:	b1b0      	cbz	r0, 800a7ea <_vfiprintf_r+0x156>
 800a7bc:	9207      	str	r2, [sp, #28]
 800a7be:	e014      	b.n	800a7ea <_vfiprintf_r+0x156>
 800a7c0:	eba0 0308 	sub.w	r3, r0, r8
 800a7c4:	fa09 f303 	lsl.w	r3, r9, r3
 800a7c8:	4313      	orrs	r3, r2
 800a7ca:	9304      	str	r3, [sp, #16]
 800a7cc:	46a2      	mov	sl, r4
 800a7ce:	e7d2      	b.n	800a776 <_vfiprintf_r+0xe2>
 800a7d0:	9b03      	ldr	r3, [sp, #12]
 800a7d2:	1d19      	adds	r1, r3, #4
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	9103      	str	r1, [sp, #12]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	bfbb      	ittet	lt
 800a7dc:	425b      	neglt	r3, r3
 800a7de:	f042 0202 	orrlt.w	r2, r2, #2
 800a7e2:	9307      	strge	r3, [sp, #28]
 800a7e4:	9307      	strlt	r3, [sp, #28]
 800a7e6:	bfb8      	it	lt
 800a7e8:	9204      	strlt	r2, [sp, #16]
 800a7ea:	7823      	ldrb	r3, [r4, #0]
 800a7ec:	2b2e      	cmp	r3, #46	; 0x2e
 800a7ee:	d10c      	bne.n	800a80a <_vfiprintf_r+0x176>
 800a7f0:	7863      	ldrb	r3, [r4, #1]
 800a7f2:	2b2a      	cmp	r3, #42	; 0x2a
 800a7f4:	d135      	bne.n	800a862 <_vfiprintf_r+0x1ce>
 800a7f6:	9b03      	ldr	r3, [sp, #12]
 800a7f8:	1d1a      	adds	r2, r3, #4
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	9203      	str	r2, [sp, #12]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	bfb8      	it	lt
 800a802:	f04f 33ff 	movlt.w	r3, #4294967295
 800a806:	3402      	adds	r4, #2
 800a808:	9305      	str	r3, [sp, #20]
 800a80a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a8f0 <_vfiprintf_r+0x25c>
 800a80e:	7821      	ldrb	r1, [r4, #0]
 800a810:	2203      	movs	r2, #3
 800a812:	4650      	mov	r0, sl
 800a814:	f7f5 fcec 	bl	80001f0 <memchr>
 800a818:	b140      	cbz	r0, 800a82c <_vfiprintf_r+0x198>
 800a81a:	2340      	movs	r3, #64	; 0x40
 800a81c:	eba0 000a 	sub.w	r0, r0, sl
 800a820:	fa03 f000 	lsl.w	r0, r3, r0
 800a824:	9b04      	ldr	r3, [sp, #16]
 800a826:	4303      	orrs	r3, r0
 800a828:	3401      	adds	r4, #1
 800a82a:	9304      	str	r3, [sp, #16]
 800a82c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a830:	482c      	ldr	r0, [pc, #176]	; (800a8e4 <_vfiprintf_r+0x250>)
 800a832:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a836:	2206      	movs	r2, #6
 800a838:	f7f5 fcda 	bl	80001f0 <memchr>
 800a83c:	2800      	cmp	r0, #0
 800a83e:	d03f      	beq.n	800a8c0 <_vfiprintf_r+0x22c>
 800a840:	4b29      	ldr	r3, [pc, #164]	; (800a8e8 <_vfiprintf_r+0x254>)
 800a842:	bb1b      	cbnz	r3, 800a88c <_vfiprintf_r+0x1f8>
 800a844:	9b03      	ldr	r3, [sp, #12]
 800a846:	3307      	adds	r3, #7
 800a848:	f023 0307 	bic.w	r3, r3, #7
 800a84c:	3308      	adds	r3, #8
 800a84e:	9303      	str	r3, [sp, #12]
 800a850:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a852:	443b      	add	r3, r7
 800a854:	9309      	str	r3, [sp, #36]	; 0x24
 800a856:	e767      	b.n	800a728 <_vfiprintf_r+0x94>
 800a858:	fb0c 3202 	mla	r2, ip, r2, r3
 800a85c:	460c      	mov	r4, r1
 800a85e:	2001      	movs	r0, #1
 800a860:	e7a5      	b.n	800a7ae <_vfiprintf_r+0x11a>
 800a862:	2300      	movs	r3, #0
 800a864:	3401      	adds	r4, #1
 800a866:	9305      	str	r3, [sp, #20]
 800a868:	4619      	mov	r1, r3
 800a86a:	f04f 0c0a 	mov.w	ip, #10
 800a86e:	4620      	mov	r0, r4
 800a870:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a874:	3a30      	subs	r2, #48	; 0x30
 800a876:	2a09      	cmp	r2, #9
 800a878:	d903      	bls.n	800a882 <_vfiprintf_r+0x1ee>
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d0c5      	beq.n	800a80a <_vfiprintf_r+0x176>
 800a87e:	9105      	str	r1, [sp, #20]
 800a880:	e7c3      	b.n	800a80a <_vfiprintf_r+0x176>
 800a882:	fb0c 2101 	mla	r1, ip, r1, r2
 800a886:	4604      	mov	r4, r0
 800a888:	2301      	movs	r3, #1
 800a88a:	e7f0      	b.n	800a86e <_vfiprintf_r+0x1da>
 800a88c:	ab03      	add	r3, sp, #12
 800a88e:	9300      	str	r3, [sp, #0]
 800a890:	462a      	mov	r2, r5
 800a892:	4b16      	ldr	r3, [pc, #88]	; (800a8ec <_vfiprintf_r+0x258>)
 800a894:	a904      	add	r1, sp, #16
 800a896:	4630      	mov	r0, r6
 800a898:	f3af 8000 	nop.w
 800a89c:	4607      	mov	r7, r0
 800a89e:	1c78      	adds	r0, r7, #1
 800a8a0:	d1d6      	bne.n	800a850 <_vfiprintf_r+0x1bc>
 800a8a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a8a4:	07d9      	lsls	r1, r3, #31
 800a8a6:	d405      	bmi.n	800a8b4 <_vfiprintf_r+0x220>
 800a8a8:	89ab      	ldrh	r3, [r5, #12]
 800a8aa:	059a      	lsls	r2, r3, #22
 800a8ac:	d402      	bmi.n	800a8b4 <_vfiprintf_r+0x220>
 800a8ae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a8b0:	f000 fcd3 	bl	800b25a <__retarget_lock_release_recursive>
 800a8b4:	89ab      	ldrh	r3, [r5, #12]
 800a8b6:	065b      	lsls	r3, r3, #25
 800a8b8:	f53f af12 	bmi.w	800a6e0 <_vfiprintf_r+0x4c>
 800a8bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a8be:	e711      	b.n	800a6e4 <_vfiprintf_r+0x50>
 800a8c0:	ab03      	add	r3, sp, #12
 800a8c2:	9300      	str	r3, [sp, #0]
 800a8c4:	462a      	mov	r2, r5
 800a8c6:	4b09      	ldr	r3, [pc, #36]	; (800a8ec <_vfiprintf_r+0x258>)
 800a8c8:	a904      	add	r1, sp, #16
 800a8ca:	4630      	mov	r0, r6
 800a8cc:	f000 f880 	bl	800a9d0 <_printf_i>
 800a8d0:	e7e4      	b.n	800a89c <_vfiprintf_r+0x208>
 800a8d2:	bf00      	nop
 800a8d4:	0800ddb0 	.word	0x0800ddb0
 800a8d8:	0800ddd0 	.word	0x0800ddd0
 800a8dc:	0800dd90 	.word	0x0800dd90
 800a8e0:	0800dd5c 	.word	0x0800dd5c
 800a8e4:	0800dd66 	.word	0x0800dd66
 800a8e8:	00000000 	.word	0x00000000
 800a8ec:	0800a66f 	.word	0x0800a66f
 800a8f0:	0800dd62 	.word	0x0800dd62

0800a8f4 <_printf_common>:
 800a8f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8f8:	4616      	mov	r6, r2
 800a8fa:	4699      	mov	r9, r3
 800a8fc:	688a      	ldr	r2, [r1, #8]
 800a8fe:	690b      	ldr	r3, [r1, #16]
 800a900:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a904:	4293      	cmp	r3, r2
 800a906:	bfb8      	it	lt
 800a908:	4613      	movlt	r3, r2
 800a90a:	6033      	str	r3, [r6, #0]
 800a90c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a910:	4607      	mov	r7, r0
 800a912:	460c      	mov	r4, r1
 800a914:	b10a      	cbz	r2, 800a91a <_printf_common+0x26>
 800a916:	3301      	adds	r3, #1
 800a918:	6033      	str	r3, [r6, #0]
 800a91a:	6823      	ldr	r3, [r4, #0]
 800a91c:	0699      	lsls	r1, r3, #26
 800a91e:	bf42      	ittt	mi
 800a920:	6833      	ldrmi	r3, [r6, #0]
 800a922:	3302      	addmi	r3, #2
 800a924:	6033      	strmi	r3, [r6, #0]
 800a926:	6825      	ldr	r5, [r4, #0]
 800a928:	f015 0506 	ands.w	r5, r5, #6
 800a92c:	d106      	bne.n	800a93c <_printf_common+0x48>
 800a92e:	f104 0a19 	add.w	sl, r4, #25
 800a932:	68e3      	ldr	r3, [r4, #12]
 800a934:	6832      	ldr	r2, [r6, #0]
 800a936:	1a9b      	subs	r3, r3, r2
 800a938:	42ab      	cmp	r3, r5
 800a93a:	dc26      	bgt.n	800a98a <_printf_common+0x96>
 800a93c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a940:	1e13      	subs	r3, r2, #0
 800a942:	6822      	ldr	r2, [r4, #0]
 800a944:	bf18      	it	ne
 800a946:	2301      	movne	r3, #1
 800a948:	0692      	lsls	r2, r2, #26
 800a94a:	d42b      	bmi.n	800a9a4 <_printf_common+0xb0>
 800a94c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a950:	4649      	mov	r1, r9
 800a952:	4638      	mov	r0, r7
 800a954:	47c0      	blx	r8
 800a956:	3001      	adds	r0, #1
 800a958:	d01e      	beq.n	800a998 <_printf_common+0xa4>
 800a95a:	6823      	ldr	r3, [r4, #0]
 800a95c:	68e5      	ldr	r5, [r4, #12]
 800a95e:	6832      	ldr	r2, [r6, #0]
 800a960:	f003 0306 	and.w	r3, r3, #6
 800a964:	2b04      	cmp	r3, #4
 800a966:	bf08      	it	eq
 800a968:	1aad      	subeq	r5, r5, r2
 800a96a:	68a3      	ldr	r3, [r4, #8]
 800a96c:	6922      	ldr	r2, [r4, #16]
 800a96e:	bf0c      	ite	eq
 800a970:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a974:	2500      	movne	r5, #0
 800a976:	4293      	cmp	r3, r2
 800a978:	bfc4      	itt	gt
 800a97a:	1a9b      	subgt	r3, r3, r2
 800a97c:	18ed      	addgt	r5, r5, r3
 800a97e:	2600      	movs	r6, #0
 800a980:	341a      	adds	r4, #26
 800a982:	42b5      	cmp	r5, r6
 800a984:	d11a      	bne.n	800a9bc <_printf_common+0xc8>
 800a986:	2000      	movs	r0, #0
 800a988:	e008      	b.n	800a99c <_printf_common+0xa8>
 800a98a:	2301      	movs	r3, #1
 800a98c:	4652      	mov	r2, sl
 800a98e:	4649      	mov	r1, r9
 800a990:	4638      	mov	r0, r7
 800a992:	47c0      	blx	r8
 800a994:	3001      	adds	r0, #1
 800a996:	d103      	bne.n	800a9a0 <_printf_common+0xac>
 800a998:	f04f 30ff 	mov.w	r0, #4294967295
 800a99c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9a0:	3501      	adds	r5, #1
 800a9a2:	e7c6      	b.n	800a932 <_printf_common+0x3e>
 800a9a4:	18e1      	adds	r1, r4, r3
 800a9a6:	1c5a      	adds	r2, r3, #1
 800a9a8:	2030      	movs	r0, #48	; 0x30
 800a9aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a9ae:	4422      	add	r2, r4
 800a9b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a9b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a9b8:	3302      	adds	r3, #2
 800a9ba:	e7c7      	b.n	800a94c <_printf_common+0x58>
 800a9bc:	2301      	movs	r3, #1
 800a9be:	4622      	mov	r2, r4
 800a9c0:	4649      	mov	r1, r9
 800a9c2:	4638      	mov	r0, r7
 800a9c4:	47c0      	blx	r8
 800a9c6:	3001      	adds	r0, #1
 800a9c8:	d0e6      	beq.n	800a998 <_printf_common+0xa4>
 800a9ca:	3601      	adds	r6, #1
 800a9cc:	e7d9      	b.n	800a982 <_printf_common+0x8e>
	...

0800a9d0 <_printf_i>:
 800a9d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a9d4:	7e0f      	ldrb	r7, [r1, #24]
 800a9d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a9d8:	2f78      	cmp	r7, #120	; 0x78
 800a9da:	4691      	mov	r9, r2
 800a9dc:	4680      	mov	r8, r0
 800a9de:	460c      	mov	r4, r1
 800a9e0:	469a      	mov	sl, r3
 800a9e2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a9e6:	d807      	bhi.n	800a9f8 <_printf_i+0x28>
 800a9e8:	2f62      	cmp	r7, #98	; 0x62
 800a9ea:	d80a      	bhi.n	800aa02 <_printf_i+0x32>
 800a9ec:	2f00      	cmp	r7, #0
 800a9ee:	f000 80d8 	beq.w	800aba2 <_printf_i+0x1d2>
 800a9f2:	2f58      	cmp	r7, #88	; 0x58
 800a9f4:	f000 80a3 	beq.w	800ab3e <_printf_i+0x16e>
 800a9f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a9fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800aa00:	e03a      	b.n	800aa78 <_printf_i+0xa8>
 800aa02:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800aa06:	2b15      	cmp	r3, #21
 800aa08:	d8f6      	bhi.n	800a9f8 <_printf_i+0x28>
 800aa0a:	a101      	add	r1, pc, #4	; (adr r1, 800aa10 <_printf_i+0x40>)
 800aa0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800aa10:	0800aa69 	.word	0x0800aa69
 800aa14:	0800aa7d 	.word	0x0800aa7d
 800aa18:	0800a9f9 	.word	0x0800a9f9
 800aa1c:	0800a9f9 	.word	0x0800a9f9
 800aa20:	0800a9f9 	.word	0x0800a9f9
 800aa24:	0800a9f9 	.word	0x0800a9f9
 800aa28:	0800aa7d 	.word	0x0800aa7d
 800aa2c:	0800a9f9 	.word	0x0800a9f9
 800aa30:	0800a9f9 	.word	0x0800a9f9
 800aa34:	0800a9f9 	.word	0x0800a9f9
 800aa38:	0800a9f9 	.word	0x0800a9f9
 800aa3c:	0800ab89 	.word	0x0800ab89
 800aa40:	0800aaad 	.word	0x0800aaad
 800aa44:	0800ab6b 	.word	0x0800ab6b
 800aa48:	0800a9f9 	.word	0x0800a9f9
 800aa4c:	0800a9f9 	.word	0x0800a9f9
 800aa50:	0800abab 	.word	0x0800abab
 800aa54:	0800a9f9 	.word	0x0800a9f9
 800aa58:	0800aaad 	.word	0x0800aaad
 800aa5c:	0800a9f9 	.word	0x0800a9f9
 800aa60:	0800a9f9 	.word	0x0800a9f9
 800aa64:	0800ab73 	.word	0x0800ab73
 800aa68:	682b      	ldr	r3, [r5, #0]
 800aa6a:	1d1a      	adds	r2, r3, #4
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	602a      	str	r2, [r5, #0]
 800aa70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aa74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800aa78:	2301      	movs	r3, #1
 800aa7a:	e0a3      	b.n	800abc4 <_printf_i+0x1f4>
 800aa7c:	6820      	ldr	r0, [r4, #0]
 800aa7e:	6829      	ldr	r1, [r5, #0]
 800aa80:	0606      	lsls	r6, r0, #24
 800aa82:	f101 0304 	add.w	r3, r1, #4
 800aa86:	d50a      	bpl.n	800aa9e <_printf_i+0xce>
 800aa88:	680e      	ldr	r6, [r1, #0]
 800aa8a:	602b      	str	r3, [r5, #0]
 800aa8c:	2e00      	cmp	r6, #0
 800aa8e:	da03      	bge.n	800aa98 <_printf_i+0xc8>
 800aa90:	232d      	movs	r3, #45	; 0x2d
 800aa92:	4276      	negs	r6, r6
 800aa94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aa98:	485e      	ldr	r0, [pc, #376]	; (800ac14 <_printf_i+0x244>)
 800aa9a:	230a      	movs	r3, #10
 800aa9c:	e019      	b.n	800aad2 <_printf_i+0x102>
 800aa9e:	680e      	ldr	r6, [r1, #0]
 800aaa0:	602b      	str	r3, [r5, #0]
 800aaa2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800aaa6:	bf18      	it	ne
 800aaa8:	b236      	sxthne	r6, r6
 800aaaa:	e7ef      	b.n	800aa8c <_printf_i+0xbc>
 800aaac:	682b      	ldr	r3, [r5, #0]
 800aaae:	6820      	ldr	r0, [r4, #0]
 800aab0:	1d19      	adds	r1, r3, #4
 800aab2:	6029      	str	r1, [r5, #0]
 800aab4:	0601      	lsls	r1, r0, #24
 800aab6:	d501      	bpl.n	800aabc <_printf_i+0xec>
 800aab8:	681e      	ldr	r6, [r3, #0]
 800aaba:	e002      	b.n	800aac2 <_printf_i+0xf2>
 800aabc:	0646      	lsls	r6, r0, #25
 800aabe:	d5fb      	bpl.n	800aab8 <_printf_i+0xe8>
 800aac0:	881e      	ldrh	r6, [r3, #0]
 800aac2:	4854      	ldr	r0, [pc, #336]	; (800ac14 <_printf_i+0x244>)
 800aac4:	2f6f      	cmp	r7, #111	; 0x6f
 800aac6:	bf0c      	ite	eq
 800aac8:	2308      	moveq	r3, #8
 800aaca:	230a      	movne	r3, #10
 800aacc:	2100      	movs	r1, #0
 800aace:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800aad2:	6865      	ldr	r5, [r4, #4]
 800aad4:	60a5      	str	r5, [r4, #8]
 800aad6:	2d00      	cmp	r5, #0
 800aad8:	bfa2      	ittt	ge
 800aada:	6821      	ldrge	r1, [r4, #0]
 800aadc:	f021 0104 	bicge.w	r1, r1, #4
 800aae0:	6021      	strge	r1, [r4, #0]
 800aae2:	b90e      	cbnz	r6, 800aae8 <_printf_i+0x118>
 800aae4:	2d00      	cmp	r5, #0
 800aae6:	d04d      	beq.n	800ab84 <_printf_i+0x1b4>
 800aae8:	4615      	mov	r5, r2
 800aaea:	fbb6 f1f3 	udiv	r1, r6, r3
 800aaee:	fb03 6711 	mls	r7, r3, r1, r6
 800aaf2:	5dc7      	ldrb	r7, [r0, r7]
 800aaf4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800aaf8:	4637      	mov	r7, r6
 800aafa:	42bb      	cmp	r3, r7
 800aafc:	460e      	mov	r6, r1
 800aafe:	d9f4      	bls.n	800aaea <_printf_i+0x11a>
 800ab00:	2b08      	cmp	r3, #8
 800ab02:	d10b      	bne.n	800ab1c <_printf_i+0x14c>
 800ab04:	6823      	ldr	r3, [r4, #0]
 800ab06:	07de      	lsls	r6, r3, #31
 800ab08:	d508      	bpl.n	800ab1c <_printf_i+0x14c>
 800ab0a:	6923      	ldr	r3, [r4, #16]
 800ab0c:	6861      	ldr	r1, [r4, #4]
 800ab0e:	4299      	cmp	r1, r3
 800ab10:	bfde      	ittt	le
 800ab12:	2330      	movle	r3, #48	; 0x30
 800ab14:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ab18:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ab1c:	1b52      	subs	r2, r2, r5
 800ab1e:	6122      	str	r2, [r4, #16]
 800ab20:	f8cd a000 	str.w	sl, [sp]
 800ab24:	464b      	mov	r3, r9
 800ab26:	aa03      	add	r2, sp, #12
 800ab28:	4621      	mov	r1, r4
 800ab2a:	4640      	mov	r0, r8
 800ab2c:	f7ff fee2 	bl	800a8f4 <_printf_common>
 800ab30:	3001      	adds	r0, #1
 800ab32:	d14c      	bne.n	800abce <_printf_i+0x1fe>
 800ab34:	f04f 30ff 	mov.w	r0, #4294967295
 800ab38:	b004      	add	sp, #16
 800ab3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab3e:	4835      	ldr	r0, [pc, #212]	; (800ac14 <_printf_i+0x244>)
 800ab40:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ab44:	6829      	ldr	r1, [r5, #0]
 800ab46:	6823      	ldr	r3, [r4, #0]
 800ab48:	f851 6b04 	ldr.w	r6, [r1], #4
 800ab4c:	6029      	str	r1, [r5, #0]
 800ab4e:	061d      	lsls	r5, r3, #24
 800ab50:	d514      	bpl.n	800ab7c <_printf_i+0x1ac>
 800ab52:	07df      	lsls	r7, r3, #31
 800ab54:	bf44      	itt	mi
 800ab56:	f043 0320 	orrmi.w	r3, r3, #32
 800ab5a:	6023      	strmi	r3, [r4, #0]
 800ab5c:	b91e      	cbnz	r6, 800ab66 <_printf_i+0x196>
 800ab5e:	6823      	ldr	r3, [r4, #0]
 800ab60:	f023 0320 	bic.w	r3, r3, #32
 800ab64:	6023      	str	r3, [r4, #0]
 800ab66:	2310      	movs	r3, #16
 800ab68:	e7b0      	b.n	800aacc <_printf_i+0xfc>
 800ab6a:	6823      	ldr	r3, [r4, #0]
 800ab6c:	f043 0320 	orr.w	r3, r3, #32
 800ab70:	6023      	str	r3, [r4, #0]
 800ab72:	2378      	movs	r3, #120	; 0x78
 800ab74:	4828      	ldr	r0, [pc, #160]	; (800ac18 <_printf_i+0x248>)
 800ab76:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ab7a:	e7e3      	b.n	800ab44 <_printf_i+0x174>
 800ab7c:	0659      	lsls	r1, r3, #25
 800ab7e:	bf48      	it	mi
 800ab80:	b2b6      	uxthmi	r6, r6
 800ab82:	e7e6      	b.n	800ab52 <_printf_i+0x182>
 800ab84:	4615      	mov	r5, r2
 800ab86:	e7bb      	b.n	800ab00 <_printf_i+0x130>
 800ab88:	682b      	ldr	r3, [r5, #0]
 800ab8a:	6826      	ldr	r6, [r4, #0]
 800ab8c:	6961      	ldr	r1, [r4, #20]
 800ab8e:	1d18      	adds	r0, r3, #4
 800ab90:	6028      	str	r0, [r5, #0]
 800ab92:	0635      	lsls	r5, r6, #24
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	d501      	bpl.n	800ab9c <_printf_i+0x1cc>
 800ab98:	6019      	str	r1, [r3, #0]
 800ab9a:	e002      	b.n	800aba2 <_printf_i+0x1d2>
 800ab9c:	0670      	lsls	r0, r6, #25
 800ab9e:	d5fb      	bpl.n	800ab98 <_printf_i+0x1c8>
 800aba0:	8019      	strh	r1, [r3, #0]
 800aba2:	2300      	movs	r3, #0
 800aba4:	6123      	str	r3, [r4, #16]
 800aba6:	4615      	mov	r5, r2
 800aba8:	e7ba      	b.n	800ab20 <_printf_i+0x150>
 800abaa:	682b      	ldr	r3, [r5, #0]
 800abac:	1d1a      	adds	r2, r3, #4
 800abae:	602a      	str	r2, [r5, #0]
 800abb0:	681d      	ldr	r5, [r3, #0]
 800abb2:	6862      	ldr	r2, [r4, #4]
 800abb4:	2100      	movs	r1, #0
 800abb6:	4628      	mov	r0, r5
 800abb8:	f7f5 fb1a 	bl	80001f0 <memchr>
 800abbc:	b108      	cbz	r0, 800abc2 <_printf_i+0x1f2>
 800abbe:	1b40      	subs	r0, r0, r5
 800abc0:	6060      	str	r0, [r4, #4]
 800abc2:	6863      	ldr	r3, [r4, #4]
 800abc4:	6123      	str	r3, [r4, #16]
 800abc6:	2300      	movs	r3, #0
 800abc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800abcc:	e7a8      	b.n	800ab20 <_printf_i+0x150>
 800abce:	6923      	ldr	r3, [r4, #16]
 800abd0:	462a      	mov	r2, r5
 800abd2:	4649      	mov	r1, r9
 800abd4:	4640      	mov	r0, r8
 800abd6:	47d0      	blx	sl
 800abd8:	3001      	adds	r0, #1
 800abda:	d0ab      	beq.n	800ab34 <_printf_i+0x164>
 800abdc:	6823      	ldr	r3, [r4, #0]
 800abde:	079b      	lsls	r3, r3, #30
 800abe0:	d413      	bmi.n	800ac0a <_printf_i+0x23a>
 800abe2:	68e0      	ldr	r0, [r4, #12]
 800abe4:	9b03      	ldr	r3, [sp, #12]
 800abe6:	4298      	cmp	r0, r3
 800abe8:	bfb8      	it	lt
 800abea:	4618      	movlt	r0, r3
 800abec:	e7a4      	b.n	800ab38 <_printf_i+0x168>
 800abee:	2301      	movs	r3, #1
 800abf0:	4632      	mov	r2, r6
 800abf2:	4649      	mov	r1, r9
 800abf4:	4640      	mov	r0, r8
 800abf6:	47d0      	blx	sl
 800abf8:	3001      	adds	r0, #1
 800abfa:	d09b      	beq.n	800ab34 <_printf_i+0x164>
 800abfc:	3501      	adds	r5, #1
 800abfe:	68e3      	ldr	r3, [r4, #12]
 800ac00:	9903      	ldr	r1, [sp, #12]
 800ac02:	1a5b      	subs	r3, r3, r1
 800ac04:	42ab      	cmp	r3, r5
 800ac06:	dcf2      	bgt.n	800abee <_printf_i+0x21e>
 800ac08:	e7eb      	b.n	800abe2 <_printf_i+0x212>
 800ac0a:	2500      	movs	r5, #0
 800ac0c:	f104 0619 	add.w	r6, r4, #25
 800ac10:	e7f5      	b.n	800abfe <_printf_i+0x22e>
 800ac12:	bf00      	nop
 800ac14:	0800dd6d 	.word	0x0800dd6d
 800ac18:	0800dd7e 	.word	0x0800dd7e

0800ac1c <iprintf>:
 800ac1c:	b40f      	push	{r0, r1, r2, r3}
 800ac1e:	4b0a      	ldr	r3, [pc, #40]	; (800ac48 <iprintf+0x2c>)
 800ac20:	b513      	push	{r0, r1, r4, lr}
 800ac22:	681c      	ldr	r4, [r3, #0]
 800ac24:	b124      	cbz	r4, 800ac30 <iprintf+0x14>
 800ac26:	69a3      	ldr	r3, [r4, #24]
 800ac28:	b913      	cbnz	r3, 800ac30 <iprintf+0x14>
 800ac2a:	4620      	mov	r0, r4
 800ac2c:	f000 fa76 	bl	800b11c <__sinit>
 800ac30:	ab05      	add	r3, sp, #20
 800ac32:	9a04      	ldr	r2, [sp, #16]
 800ac34:	68a1      	ldr	r1, [r4, #8]
 800ac36:	9301      	str	r3, [sp, #4]
 800ac38:	4620      	mov	r0, r4
 800ac3a:	f7ff fd2b 	bl	800a694 <_vfiprintf_r>
 800ac3e:	b002      	add	sp, #8
 800ac40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac44:	b004      	add	sp, #16
 800ac46:	4770      	bx	lr
 800ac48:	200000fc 	.word	0x200000fc

0800ac4c <_puts_r>:
 800ac4c:	b570      	push	{r4, r5, r6, lr}
 800ac4e:	460e      	mov	r6, r1
 800ac50:	4605      	mov	r5, r0
 800ac52:	b118      	cbz	r0, 800ac5c <_puts_r+0x10>
 800ac54:	6983      	ldr	r3, [r0, #24]
 800ac56:	b90b      	cbnz	r3, 800ac5c <_puts_r+0x10>
 800ac58:	f000 fa60 	bl	800b11c <__sinit>
 800ac5c:	69ab      	ldr	r3, [r5, #24]
 800ac5e:	68ac      	ldr	r4, [r5, #8]
 800ac60:	b913      	cbnz	r3, 800ac68 <_puts_r+0x1c>
 800ac62:	4628      	mov	r0, r5
 800ac64:	f000 fa5a 	bl	800b11c <__sinit>
 800ac68:	4b2c      	ldr	r3, [pc, #176]	; (800ad1c <_puts_r+0xd0>)
 800ac6a:	429c      	cmp	r4, r3
 800ac6c:	d120      	bne.n	800acb0 <_puts_r+0x64>
 800ac6e:	686c      	ldr	r4, [r5, #4]
 800ac70:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ac72:	07db      	lsls	r3, r3, #31
 800ac74:	d405      	bmi.n	800ac82 <_puts_r+0x36>
 800ac76:	89a3      	ldrh	r3, [r4, #12]
 800ac78:	0598      	lsls	r0, r3, #22
 800ac7a:	d402      	bmi.n	800ac82 <_puts_r+0x36>
 800ac7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ac7e:	f000 faeb 	bl	800b258 <__retarget_lock_acquire_recursive>
 800ac82:	89a3      	ldrh	r3, [r4, #12]
 800ac84:	0719      	lsls	r1, r3, #28
 800ac86:	d51d      	bpl.n	800acc4 <_puts_r+0x78>
 800ac88:	6923      	ldr	r3, [r4, #16]
 800ac8a:	b1db      	cbz	r3, 800acc4 <_puts_r+0x78>
 800ac8c:	3e01      	subs	r6, #1
 800ac8e:	68a3      	ldr	r3, [r4, #8]
 800ac90:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ac94:	3b01      	subs	r3, #1
 800ac96:	60a3      	str	r3, [r4, #8]
 800ac98:	bb39      	cbnz	r1, 800acea <_puts_r+0x9e>
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	da38      	bge.n	800ad10 <_puts_r+0xc4>
 800ac9e:	4622      	mov	r2, r4
 800aca0:	210a      	movs	r1, #10
 800aca2:	4628      	mov	r0, r5
 800aca4:	f000 f858 	bl	800ad58 <__swbuf_r>
 800aca8:	3001      	adds	r0, #1
 800acaa:	d011      	beq.n	800acd0 <_puts_r+0x84>
 800acac:	250a      	movs	r5, #10
 800acae:	e011      	b.n	800acd4 <_puts_r+0x88>
 800acb0:	4b1b      	ldr	r3, [pc, #108]	; (800ad20 <_puts_r+0xd4>)
 800acb2:	429c      	cmp	r4, r3
 800acb4:	d101      	bne.n	800acba <_puts_r+0x6e>
 800acb6:	68ac      	ldr	r4, [r5, #8]
 800acb8:	e7da      	b.n	800ac70 <_puts_r+0x24>
 800acba:	4b1a      	ldr	r3, [pc, #104]	; (800ad24 <_puts_r+0xd8>)
 800acbc:	429c      	cmp	r4, r3
 800acbe:	bf08      	it	eq
 800acc0:	68ec      	ldreq	r4, [r5, #12]
 800acc2:	e7d5      	b.n	800ac70 <_puts_r+0x24>
 800acc4:	4621      	mov	r1, r4
 800acc6:	4628      	mov	r0, r5
 800acc8:	f000 f898 	bl	800adfc <__swsetup_r>
 800accc:	2800      	cmp	r0, #0
 800acce:	d0dd      	beq.n	800ac8c <_puts_r+0x40>
 800acd0:	f04f 35ff 	mov.w	r5, #4294967295
 800acd4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800acd6:	07da      	lsls	r2, r3, #31
 800acd8:	d405      	bmi.n	800ace6 <_puts_r+0x9a>
 800acda:	89a3      	ldrh	r3, [r4, #12]
 800acdc:	059b      	lsls	r3, r3, #22
 800acde:	d402      	bmi.n	800ace6 <_puts_r+0x9a>
 800ace0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ace2:	f000 faba 	bl	800b25a <__retarget_lock_release_recursive>
 800ace6:	4628      	mov	r0, r5
 800ace8:	bd70      	pop	{r4, r5, r6, pc}
 800acea:	2b00      	cmp	r3, #0
 800acec:	da04      	bge.n	800acf8 <_puts_r+0xac>
 800acee:	69a2      	ldr	r2, [r4, #24]
 800acf0:	429a      	cmp	r2, r3
 800acf2:	dc06      	bgt.n	800ad02 <_puts_r+0xb6>
 800acf4:	290a      	cmp	r1, #10
 800acf6:	d004      	beq.n	800ad02 <_puts_r+0xb6>
 800acf8:	6823      	ldr	r3, [r4, #0]
 800acfa:	1c5a      	adds	r2, r3, #1
 800acfc:	6022      	str	r2, [r4, #0]
 800acfe:	7019      	strb	r1, [r3, #0]
 800ad00:	e7c5      	b.n	800ac8e <_puts_r+0x42>
 800ad02:	4622      	mov	r2, r4
 800ad04:	4628      	mov	r0, r5
 800ad06:	f000 f827 	bl	800ad58 <__swbuf_r>
 800ad0a:	3001      	adds	r0, #1
 800ad0c:	d1bf      	bne.n	800ac8e <_puts_r+0x42>
 800ad0e:	e7df      	b.n	800acd0 <_puts_r+0x84>
 800ad10:	6823      	ldr	r3, [r4, #0]
 800ad12:	250a      	movs	r5, #10
 800ad14:	1c5a      	adds	r2, r3, #1
 800ad16:	6022      	str	r2, [r4, #0]
 800ad18:	701d      	strb	r5, [r3, #0]
 800ad1a:	e7db      	b.n	800acd4 <_puts_r+0x88>
 800ad1c:	0800ddb0 	.word	0x0800ddb0
 800ad20:	0800ddd0 	.word	0x0800ddd0
 800ad24:	0800dd90 	.word	0x0800dd90

0800ad28 <puts>:
 800ad28:	4b02      	ldr	r3, [pc, #8]	; (800ad34 <puts+0xc>)
 800ad2a:	4601      	mov	r1, r0
 800ad2c:	6818      	ldr	r0, [r3, #0]
 800ad2e:	f7ff bf8d 	b.w	800ac4c <_puts_r>
 800ad32:	bf00      	nop
 800ad34:	200000fc 	.word	0x200000fc

0800ad38 <_sbrk_r>:
 800ad38:	b538      	push	{r3, r4, r5, lr}
 800ad3a:	4d06      	ldr	r5, [pc, #24]	; (800ad54 <_sbrk_r+0x1c>)
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	4604      	mov	r4, r0
 800ad40:	4608      	mov	r0, r1
 800ad42:	602b      	str	r3, [r5, #0]
 800ad44:	f7f9 ffba 	bl	8004cbc <_sbrk>
 800ad48:	1c43      	adds	r3, r0, #1
 800ad4a:	d102      	bne.n	800ad52 <_sbrk_r+0x1a>
 800ad4c:	682b      	ldr	r3, [r5, #0]
 800ad4e:	b103      	cbz	r3, 800ad52 <_sbrk_r+0x1a>
 800ad50:	6023      	str	r3, [r4, #0]
 800ad52:	bd38      	pop	{r3, r4, r5, pc}
 800ad54:	2001c64c 	.word	0x2001c64c

0800ad58 <__swbuf_r>:
 800ad58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad5a:	460e      	mov	r6, r1
 800ad5c:	4614      	mov	r4, r2
 800ad5e:	4605      	mov	r5, r0
 800ad60:	b118      	cbz	r0, 800ad6a <__swbuf_r+0x12>
 800ad62:	6983      	ldr	r3, [r0, #24]
 800ad64:	b90b      	cbnz	r3, 800ad6a <__swbuf_r+0x12>
 800ad66:	f000 f9d9 	bl	800b11c <__sinit>
 800ad6a:	4b21      	ldr	r3, [pc, #132]	; (800adf0 <__swbuf_r+0x98>)
 800ad6c:	429c      	cmp	r4, r3
 800ad6e:	d12b      	bne.n	800adc8 <__swbuf_r+0x70>
 800ad70:	686c      	ldr	r4, [r5, #4]
 800ad72:	69a3      	ldr	r3, [r4, #24]
 800ad74:	60a3      	str	r3, [r4, #8]
 800ad76:	89a3      	ldrh	r3, [r4, #12]
 800ad78:	071a      	lsls	r2, r3, #28
 800ad7a:	d52f      	bpl.n	800addc <__swbuf_r+0x84>
 800ad7c:	6923      	ldr	r3, [r4, #16]
 800ad7e:	b36b      	cbz	r3, 800addc <__swbuf_r+0x84>
 800ad80:	6923      	ldr	r3, [r4, #16]
 800ad82:	6820      	ldr	r0, [r4, #0]
 800ad84:	1ac0      	subs	r0, r0, r3
 800ad86:	6963      	ldr	r3, [r4, #20]
 800ad88:	b2f6      	uxtb	r6, r6
 800ad8a:	4283      	cmp	r3, r0
 800ad8c:	4637      	mov	r7, r6
 800ad8e:	dc04      	bgt.n	800ad9a <__swbuf_r+0x42>
 800ad90:	4621      	mov	r1, r4
 800ad92:	4628      	mov	r0, r5
 800ad94:	f000 f92e 	bl	800aff4 <_fflush_r>
 800ad98:	bb30      	cbnz	r0, 800ade8 <__swbuf_r+0x90>
 800ad9a:	68a3      	ldr	r3, [r4, #8]
 800ad9c:	3b01      	subs	r3, #1
 800ad9e:	60a3      	str	r3, [r4, #8]
 800ada0:	6823      	ldr	r3, [r4, #0]
 800ada2:	1c5a      	adds	r2, r3, #1
 800ada4:	6022      	str	r2, [r4, #0]
 800ada6:	701e      	strb	r6, [r3, #0]
 800ada8:	6963      	ldr	r3, [r4, #20]
 800adaa:	3001      	adds	r0, #1
 800adac:	4283      	cmp	r3, r0
 800adae:	d004      	beq.n	800adba <__swbuf_r+0x62>
 800adb0:	89a3      	ldrh	r3, [r4, #12]
 800adb2:	07db      	lsls	r3, r3, #31
 800adb4:	d506      	bpl.n	800adc4 <__swbuf_r+0x6c>
 800adb6:	2e0a      	cmp	r6, #10
 800adb8:	d104      	bne.n	800adc4 <__swbuf_r+0x6c>
 800adba:	4621      	mov	r1, r4
 800adbc:	4628      	mov	r0, r5
 800adbe:	f000 f919 	bl	800aff4 <_fflush_r>
 800adc2:	b988      	cbnz	r0, 800ade8 <__swbuf_r+0x90>
 800adc4:	4638      	mov	r0, r7
 800adc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800adc8:	4b0a      	ldr	r3, [pc, #40]	; (800adf4 <__swbuf_r+0x9c>)
 800adca:	429c      	cmp	r4, r3
 800adcc:	d101      	bne.n	800add2 <__swbuf_r+0x7a>
 800adce:	68ac      	ldr	r4, [r5, #8]
 800add0:	e7cf      	b.n	800ad72 <__swbuf_r+0x1a>
 800add2:	4b09      	ldr	r3, [pc, #36]	; (800adf8 <__swbuf_r+0xa0>)
 800add4:	429c      	cmp	r4, r3
 800add6:	bf08      	it	eq
 800add8:	68ec      	ldreq	r4, [r5, #12]
 800adda:	e7ca      	b.n	800ad72 <__swbuf_r+0x1a>
 800addc:	4621      	mov	r1, r4
 800adde:	4628      	mov	r0, r5
 800ade0:	f000 f80c 	bl	800adfc <__swsetup_r>
 800ade4:	2800      	cmp	r0, #0
 800ade6:	d0cb      	beq.n	800ad80 <__swbuf_r+0x28>
 800ade8:	f04f 37ff 	mov.w	r7, #4294967295
 800adec:	e7ea      	b.n	800adc4 <__swbuf_r+0x6c>
 800adee:	bf00      	nop
 800adf0:	0800ddb0 	.word	0x0800ddb0
 800adf4:	0800ddd0 	.word	0x0800ddd0
 800adf8:	0800dd90 	.word	0x0800dd90

0800adfc <__swsetup_r>:
 800adfc:	4b32      	ldr	r3, [pc, #200]	; (800aec8 <__swsetup_r+0xcc>)
 800adfe:	b570      	push	{r4, r5, r6, lr}
 800ae00:	681d      	ldr	r5, [r3, #0]
 800ae02:	4606      	mov	r6, r0
 800ae04:	460c      	mov	r4, r1
 800ae06:	b125      	cbz	r5, 800ae12 <__swsetup_r+0x16>
 800ae08:	69ab      	ldr	r3, [r5, #24]
 800ae0a:	b913      	cbnz	r3, 800ae12 <__swsetup_r+0x16>
 800ae0c:	4628      	mov	r0, r5
 800ae0e:	f000 f985 	bl	800b11c <__sinit>
 800ae12:	4b2e      	ldr	r3, [pc, #184]	; (800aecc <__swsetup_r+0xd0>)
 800ae14:	429c      	cmp	r4, r3
 800ae16:	d10f      	bne.n	800ae38 <__swsetup_r+0x3c>
 800ae18:	686c      	ldr	r4, [r5, #4]
 800ae1a:	89a3      	ldrh	r3, [r4, #12]
 800ae1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ae20:	0719      	lsls	r1, r3, #28
 800ae22:	d42c      	bmi.n	800ae7e <__swsetup_r+0x82>
 800ae24:	06dd      	lsls	r5, r3, #27
 800ae26:	d411      	bmi.n	800ae4c <__swsetup_r+0x50>
 800ae28:	2309      	movs	r3, #9
 800ae2a:	6033      	str	r3, [r6, #0]
 800ae2c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ae30:	81a3      	strh	r3, [r4, #12]
 800ae32:	f04f 30ff 	mov.w	r0, #4294967295
 800ae36:	e03e      	b.n	800aeb6 <__swsetup_r+0xba>
 800ae38:	4b25      	ldr	r3, [pc, #148]	; (800aed0 <__swsetup_r+0xd4>)
 800ae3a:	429c      	cmp	r4, r3
 800ae3c:	d101      	bne.n	800ae42 <__swsetup_r+0x46>
 800ae3e:	68ac      	ldr	r4, [r5, #8]
 800ae40:	e7eb      	b.n	800ae1a <__swsetup_r+0x1e>
 800ae42:	4b24      	ldr	r3, [pc, #144]	; (800aed4 <__swsetup_r+0xd8>)
 800ae44:	429c      	cmp	r4, r3
 800ae46:	bf08      	it	eq
 800ae48:	68ec      	ldreq	r4, [r5, #12]
 800ae4a:	e7e6      	b.n	800ae1a <__swsetup_r+0x1e>
 800ae4c:	0758      	lsls	r0, r3, #29
 800ae4e:	d512      	bpl.n	800ae76 <__swsetup_r+0x7a>
 800ae50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ae52:	b141      	cbz	r1, 800ae66 <__swsetup_r+0x6a>
 800ae54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ae58:	4299      	cmp	r1, r3
 800ae5a:	d002      	beq.n	800ae62 <__swsetup_r+0x66>
 800ae5c:	4630      	mov	r0, r6
 800ae5e:	f7ff fb0f 	bl	800a480 <_free_r>
 800ae62:	2300      	movs	r3, #0
 800ae64:	6363      	str	r3, [r4, #52]	; 0x34
 800ae66:	89a3      	ldrh	r3, [r4, #12]
 800ae68:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ae6c:	81a3      	strh	r3, [r4, #12]
 800ae6e:	2300      	movs	r3, #0
 800ae70:	6063      	str	r3, [r4, #4]
 800ae72:	6923      	ldr	r3, [r4, #16]
 800ae74:	6023      	str	r3, [r4, #0]
 800ae76:	89a3      	ldrh	r3, [r4, #12]
 800ae78:	f043 0308 	orr.w	r3, r3, #8
 800ae7c:	81a3      	strh	r3, [r4, #12]
 800ae7e:	6923      	ldr	r3, [r4, #16]
 800ae80:	b94b      	cbnz	r3, 800ae96 <__swsetup_r+0x9a>
 800ae82:	89a3      	ldrh	r3, [r4, #12]
 800ae84:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ae88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ae8c:	d003      	beq.n	800ae96 <__swsetup_r+0x9a>
 800ae8e:	4621      	mov	r1, r4
 800ae90:	4630      	mov	r0, r6
 800ae92:	f000 fa09 	bl	800b2a8 <__smakebuf_r>
 800ae96:	89a0      	ldrh	r0, [r4, #12]
 800ae98:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ae9c:	f010 0301 	ands.w	r3, r0, #1
 800aea0:	d00a      	beq.n	800aeb8 <__swsetup_r+0xbc>
 800aea2:	2300      	movs	r3, #0
 800aea4:	60a3      	str	r3, [r4, #8]
 800aea6:	6963      	ldr	r3, [r4, #20]
 800aea8:	425b      	negs	r3, r3
 800aeaa:	61a3      	str	r3, [r4, #24]
 800aeac:	6923      	ldr	r3, [r4, #16]
 800aeae:	b943      	cbnz	r3, 800aec2 <__swsetup_r+0xc6>
 800aeb0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800aeb4:	d1ba      	bne.n	800ae2c <__swsetup_r+0x30>
 800aeb6:	bd70      	pop	{r4, r5, r6, pc}
 800aeb8:	0781      	lsls	r1, r0, #30
 800aeba:	bf58      	it	pl
 800aebc:	6963      	ldrpl	r3, [r4, #20]
 800aebe:	60a3      	str	r3, [r4, #8]
 800aec0:	e7f4      	b.n	800aeac <__swsetup_r+0xb0>
 800aec2:	2000      	movs	r0, #0
 800aec4:	e7f7      	b.n	800aeb6 <__swsetup_r+0xba>
 800aec6:	bf00      	nop
 800aec8:	200000fc 	.word	0x200000fc
 800aecc:	0800ddb0 	.word	0x0800ddb0
 800aed0:	0800ddd0 	.word	0x0800ddd0
 800aed4:	0800dd90 	.word	0x0800dd90

0800aed8 <abort>:
 800aed8:	b508      	push	{r3, lr}
 800aeda:	2006      	movs	r0, #6
 800aedc:	f000 fa58 	bl	800b390 <raise>
 800aee0:	2001      	movs	r0, #1
 800aee2:	f7f9 fe8f 	bl	8004c04 <_exit>
	...

0800aee8 <__sflush_r>:
 800aee8:	898a      	ldrh	r2, [r1, #12]
 800aeea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aeee:	4605      	mov	r5, r0
 800aef0:	0710      	lsls	r0, r2, #28
 800aef2:	460c      	mov	r4, r1
 800aef4:	d458      	bmi.n	800afa8 <__sflush_r+0xc0>
 800aef6:	684b      	ldr	r3, [r1, #4]
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	dc05      	bgt.n	800af08 <__sflush_r+0x20>
 800aefc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800aefe:	2b00      	cmp	r3, #0
 800af00:	dc02      	bgt.n	800af08 <__sflush_r+0x20>
 800af02:	2000      	movs	r0, #0
 800af04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af08:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800af0a:	2e00      	cmp	r6, #0
 800af0c:	d0f9      	beq.n	800af02 <__sflush_r+0x1a>
 800af0e:	2300      	movs	r3, #0
 800af10:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800af14:	682f      	ldr	r7, [r5, #0]
 800af16:	602b      	str	r3, [r5, #0]
 800af18:	d032      	beq.n	800af80 <__sflush_r+0x98>
 800af1a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800af1c:	89a3      	ldrh	r3, [r4, #12]
 800af1e:	075a      	lsls	r2, r3, #29
 800af20:	d505      	bpl.n	800af2e <__sflush_r+0x46>
 800af22:	6863      	ldr	r3, [r4, #4]
 800af24:	1ac0      	subs	r0, r0, r3
 800af26:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800af28:	b10b      	cbz	r3, 800af2e <__sflush_r+0x46>
 800af2a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800af2c:	1ac0      	subs	r0, r0, r3
 800af2e:	2300      	movs	r3, #0
 800af30:	4602      	mov	r2, r0
 800af32:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800af34:	6a21      	ldr	r1, [r4, #32]
 800af36:	4628      	mov	r0, r5
 800af38:	47b0      	blx	r6
 800af3a:	1c43      	adds	r3, r0, #1
 800af3c:	89a3      	ldrh	r3, [r4, #12]
 800af3e:	d106      	bne.n	800af4e <__sflush_r+0x66>
 800af40:	6829      	ldr	r1, [r5, #0]
 800af42:	291d      	cmp	r1, #29
 800af44:	d82c      	bhi.n	800afa0 <__sflush_r+0xb8>
 800af46:	4a2a      	ldr	r2, [pc, #168]	; (800aff0 <__sflush_r+0x108>)
 800af48:	40ca      	lsrs	r2, r1
 800af4a:	07d6      	lsls	r6, r2, #31
 800af4c:	d528      	bpl.n	800afa0 <__sflush_r+0xb8>
 800af4e:	2200      	movs	r2, #0
 800af50:	6062      	str	r2, [r4, #4]
 800af52:	04d9      	lsls	r1, r3, #19
 800af54:	6922      	ldr	r2, [r4, #16]
 800af56:	6022      	str	r2, [r4, #0]
 800af58:	d504      	bpl.n	800af64 <__sflush_r+0x7c>
 800af5a:	1c42      	adds	r2, r0, #1
 800af5c:	d101      	bne.n	800af62 <__sflush_r+0x7a>
 800af5e:	682b      	ldr	r3, [r5, #0]
 800af60:	b903      	cbnz	r3, 800af64 <__sflush_r+0x7c>
 800af62:	6560      	str	r0, [r4, #84]	; 0x54
 800af64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800af66:	602f      	str	r7, [r5, #0]
 800af68:	2900      	cmp	r1, #0
 800af6a:	d0ca      	beq.n	800af02 <__sflush_r+0x1a>
 800af6c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800af70:	4299      	cmp	r1, r3
 800af72:	d002      	beq.n	800af7a <__sflush_r+0x92>
 800af74:	4628      	mov	r0, r5
 800af76:	f7ff fa83 	bl	800a480 <_free_r>
 800af7a:	2000      	movs	r0, #0
 800af7c:	6360      	str	r0, [r4, #52]	; 0x34
 800af7e:	e7c1      	b.n	800af04 <__sflush_r+0x1c>
 800af80:	6a21      	ldr	r1, [r4, #32]
 800af82:	2301      	movs	r3, #1
 800af84:	4628      	mov	r0, r5
 800af86:	47b0      	blx	r6
 800af88:	1c41      	adds	r1, r0, #1
 800af8a:	d1c7      	bne.n	800af1c <__sflush_r+0x34>
 800af8c:	682b      	ldr	r3, [r5, #0]
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d0c4      	beq.n	800af1c <__sflush_r+0x34>
 800af92:	2b1d      	cmp	r3, #29
 800af94:	d001      	beq.n	800af9a <__sflush_r+0xb2>
 800af96:	2b16      	cmp	r3, #22
 800af98:	d101      	bne.n	800af9e <__sflush_r+0xb6>
 800af9a:	602f      	str	r7, [r5, #0]
 800af9c:	e7b1      	b.n	800af02 <__sflush_r+0x1a>
 800af9e:	89a3      	ldrh	r3, [r4, #12]
 800afa0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800afa4:	81a3      	strh	r3, [r4, #12]
 800afa6:	e7ad      	b.n	800af04 <__sflush_r+0x1c>
 800afa8:	690f      	ldr	r7, [r1, #16]
 800afaa:	2f00      	cmp	r7, #0
 800afac:	d0a9      	beq.n	800af02 <__sflush_r+0x1a>
 800afae:	0793      	lsls	r3, r2, #30
 800afb0:	680e      	ldr	r6, [r1, #0]
 800afb2:	bf08      	it	eq
 800afb4:	694b      	ldreq	r3, [r1, #20]
 800afb6:	600f      	str	r7, [r1, #0]
 800afb8:	bf18      	it	ne
 800afba:	2300      	movne	r3, #0
 800afbc:	eba6 0807 	sub.w	r8, r6, r7
 800afc0:	608b      	str	r3, [r1, #8]
 800afc2:	f1b8 0f00 	cmp.w	r8, #0
 800afc6:	dd9c      	ble.n	800af02 <__sflush_r+0x1a>
 800afc8:	6a21      	ldr	r1, [r4, #32]
 800afca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800afcc:	4643      	mov	r3, r8
 800afce:	463a      	mov	r2, r7
 800afd0:	4628      	mov	r0, r5
 800afd2:	47b0      	blx	r6
 800afd4:	2800      	cmp	r0, #0
 800afd6:	dc06      	bgt.n	800afe6 <__sflush_r+0xfe>
 800afd8:	89a3      	ldrh	r3, [r4, #12]
 800afda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800afde:	81a3      	strh	r3, [r4, #12]
 800afe0:	f04f 30ff 	mov.w	r0, #4294967295
 800afe4:	e78e      	b.n	800af04 <__sflush_r+0x1c>
 800afe6:	4407      	add	r7, r0
 800afe8:	eba8 0800 	sub.w	r8, r8, r0
 800afec:	e7e9      	b.n	800afc2 <__sflush_r+0xda>
 800afee:	bf00      	nop
 800aff0:	20400001 	.word	0x20400001

0800aff4 <_fflush_r>:
 800aff4:	b538      	push	{r3, r4, r5, lr}
 800aff6:	690b      	ldr	r3, [r1, #16]
 800aff8:	4605      	mov	r5, r0
 800affa:	460c      	mov	r4, r1
 800affc:	b913      	cbnz	r3, 800b004 <_fflush_r+0x10>
 800affe:	2500      	movs	r5, #0
 800b000:	4628      	mov	r0, r5
 800b002:	bd38      	pop	{r3, r4, r5, pc}
 800b004:	b118      	cbz	r0, 800b00e <_fflush_r+0x1a>
 800b006:	6983      	ldr	r3, [r0, #24]
 800b008:	b90b      	cbnz	r3, 800b00e <_fflush_r+0x1a>
 800b00a:	f000 f887 	bl	800b11c <__sinit>
 800b00e:	4b14      	ldr	r3, [pc, #80]	; (800b060 <_fflush_r+0x6c>)
 800b010:	429c      	cmp	r4, r3
 800b012:	d11b      	bne.n	800b04c <_fflush_r+0x58>
 800b014:	686c      	ldr	r4, [r5, #4]
 800b016:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d0ef      	beq.n	800affe <_fflush_r+0xa>
 800b01e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b020:	07d0      	lsls	r0, r2, #31
 800b022:	d404      	bmi.n	800b02e <_fflush_r+0x3a>
 800b024:	0599      	lsls	r1, r3, #22
 800b026:	d402      	bmi.n	800b02e <_fflush_r+0x3a>
 800b028:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b02a:	f000 f915 	bl	800b258 <__retarget_lock_acquire_recursive>
 800b02e:	4628      	mov	r0, r5
 800b030:	4621      	mov	r1, r4
 800b032:	f7ff ff59 	bl	800aee8 <__sflush_r>
 800b036:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b038:	07da      	lsls	r2, r3, #31
 800b03a:	4605      	mov	r5, r0
 800b03c:	d4e0      	bmi.n	800b000 <_fflush_r+0xc>
 800b03e:	89a3      	ldrh	r3, [r4, #12]
 800b040:	059b      	lsls	r3, r3, #22
 800b042:	d4dd      	bmi.n	800b000 <_fflush_r+0xc>
 800b044:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b046:	f000 f908 	bl	800b25a <__retarget_lock_release_recursive>
 800b04a:	e7d9      	b.n	800b000 <_fflush_r+0xc>
 800b04c:	4b05      	ldr	r3, [pc, #20]	; (800b064 <_fflush_r+0x70>)
 800b04e:	429c      	cmp	r4, r3
 800b050:	d101      	bne.n	800b056 <_fflush_r+0x62>
 800b052:	68ac      	ldr	r4, [r5, #8]
 800b054:	e7df      	b.n	800b016 <_fflush_r+0x22>
 800b056:	4b04      	ldr	r3, [pc, #16]	; (800b068 <_fflush_r+0x74>)
 800b058:	429c      	cmp	r4, r3
 800b05a:	bf08      	it	eq
 800b05c:	68ec      	ldreq	r4, [r5, #12]
 800b05e:	e7da      	b.n	800b016 <_fflush_r+0x22>
 800b060:	0800ddb0 	.word	0x0800ddb0
 800b064:	0800ddd0 	.word	0x0800ddd0
 800b068:	0800dd90 	.word	0x0800dd90

0800b06c <std>:
 800b06c:	2300      	movs	r3, #0
 800b06e:	b510      	push	{r4, lr}
 800b070:	4604      	mov	r4, r0
 800b072:	e9c0 3300 	strd	r3, r3, [r0]
 800b076:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b07a:	6083      	str	r3, [r0, #8]
 800b07c:	8181      	strh	r1, [r0, #12]
 800b07e:	6643      	str	r3, [r0, #100]	; 0x64
 800b080:	81c2      	strh	r2, [r0, #14]
 800b082:	6183      	str	r3, [r0, #24]
 800b084:	4619      	mov	r1, r3
 800b086:	2208      	movs	r2, #8
 800b088:	305c      	adds	r0, #92	; 0x5c
 800b08a:	f7ff f9f1 	bl	800a470 <memset>
 800b08e:	4b05      	ldr	r3, [pc, #20]	; (800b0a4 <std+0x38>)
 800b090:	6263      	str	r3, [r4, #36]	; 0x24
 800b092:	4b05      	ldr	r3, [pc, #20]	; (800b0a8 <std+0x3c>)
 800b094:	62a3      	str	r3, [r4, #40]	; 0x28
 800b096:	4b05      	ldr	r3, [pc, #20]	; (800b0ac <std+0x40>)
 800b098:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b09a:	4b05      	ldr	r3, [pc, #20]	; (800b0b0 <std+0x44>)
 800b09c:	6224      	str	r4, [r4, #32]
 800b09e:	6323      	str	r3, [r4, #48]	; 0x30
 800b0a0:	bd10      	pop	{r4, pc}
 800b0a2:	bf00      	nop
 800b0a4:	0800b3c9 	.word	0x0800b3c9
 800b0a8:	0800b3eb 	.word	0x0800b3eb
 800b0ac:	0800b423 	.word	0x0800b423
 800b0b0:	0800b447 	.word	0x0800b447

0800b0b4 <_cleanup_r>:
 800b0b4:	4901      	ldr	r1, [pc, #4]	; (800b0bc <_cleanup_r+0x8>)
 800b0b6:	f000 b8af 	b.w	800b218 <_fwalk_reent>
 800b0ba:	bf00      	nop
 800b0bc:	0800aff5 	.word	0x0800aff5

0800b0c0 <__sfmoreglue>:
 800b0c0:	b570      	push	{r4, r5, r6, lr}
 800b0c2:	2268      	movs	r2, #104	; 0x68
 800b0c4:	1e4d      	subs	r5, r1, #1
 800b0c6:	4355      	muls	r5, r2
 800b0c8:	460e      	mov	r6, r1
 800b0ca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b0ce:	f7ff fa43 	bl	800a558 <_malloc_r>
 800b0d2:	4604      	mov	r4, r0
 800b0d4:	b140      	cbz	r0, 800b0e8 <__sfmoreglue+0x28>
 800b0d6:	2100      	movs	r1, #0
 800b0d8:	e9c0 1600 	strd	r1, r6, [r0]
 800b0dc:	300c      	adds	r0, #12
 800b0de:	60a0      	str	r0, [r4, #8]
 800b0e0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b0e4:	f7ff f9c4 	bl	800a470 <memset>
 800b0e8:	4620      	mov	r0, r4
 800b0ea:	bd70      	pop	{r4, r5, r6, pc}

0800b0ec <__sfp_lock_acquire>:
 800b0ec:	4801      	ldr	r0, [pc, #4]	; (800b0f4 <__sfp_lock_acquire+0x8>)
 800b0ee:	f000 b8b3 	b.w	800b258 <__retarget_lock_acquire_recursive>
 800b0f2:	bf00      	nop
 800b0f4:	2001c649 	.word	0x2001c649

0800b0f8 <__sfp_lock_release>:
 800b0f8:	4801      	ldr	r0, [pc, #4]	; (800b100 <__sfp_lock_release+0x8>)
 800b0fa:	f000 b8ae 	b.w	800b25a <__retarget_lock_release_recursive>
 800b0fe:	bf00      	nop
 800b100:	2001c649 	.word	0x2001c649

0800b104 <__sinit_lock_acquire>:
 800b104:	4801      	ldr	r0, [pc, #4]	; (800b10c <__sinit_lock_acquire+0x8>)
 800b106:	f000 b8a7 	b.w	800b258 <__retarget_lock_acquire_recursive>
 800b10a:	bf00      	nop
 800b10c:	2001c64a 	.word	0x2001c64a

0800b110 <__sinit_lock_release>:
 800b110:	4801      	ldr	r0, [pc, #4]	; (800b118 <__sinit_lock_release+0x8>)
 800b112:	f000 b8a2 	b.w	800b25a <__retarget_lock_release_recursive>
 800b116:	bf00      	nop
 800b118:	2001c64a 	.word	0x2001c64a

0800b11c <__sinit>:
 800b11c:	b510      	push	{r4, lr}
 800b11e:	4604      	mov	r4, r0
 800b120:	f7ff fff0 	bl	800b104 <__sinit_lock_acquire>
 800b124:	69a3      	ldr	r3, [r4, #24]
 800b126:	b11b      	cbz	r3, 800b130 <__sinit+0x14>
 800b128:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b12c:	f7ff bff0 	b.w	800b110 <__sinit_lock_release>
 800b130:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b134:	6523      	str	r3, [r4, #80]	; 0x50
 800b136:	4b13      	ldr	r3, [pc, #76]	; (800b184 <__sinit+0x68>)
 800b138:	4a13      	ldr	r2, [pc, #76]	; (800b188 <__sinit+0x6c>)
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	62a2      	str	r2, [r4, #40]	; 0x28
 800b13e:	42a3      	cmp	r3, r4
 800b140:	bf04      	itt	eq
 800b142:	2301      	moveq	r3, #1
 800b144:	61a3      	streq	r3, [r4, #24]
 800b146:	4620      	mov	r0, r4
 800b148:	f000 f820 	bl	800b18c <__sfp>
 800b14c:	6060      	str	r0, [r4, #4]
 800b14e:	4620      	mov	r0, r4
 800b150:	f000 f81c 	bl	800b18c <__sfp>
 800b154:	60a0      	str	r0, [r4, #8]
 800b156:	4620      	mov	r0, r4
 800b158:	f000 f818 	bl	800b18c <__sfp>
 800b15c:	2200      	movs	r2, #0
 800b15e:	60e0      	str	r0, [r4, #12]
 800b160:	2104      	movs	r1, #4
 800b162:	6860      	ldr	r0, [r4, #4]
 800b164:	f7ff ff82 	bl	800b06c <std>
 800b168:	68a0      	ldr	r0, [r4, #8]
 800b16a:	2201      	movs	r2, #1
 800b16c:	2109      	movs	r1, #9
 800b16e:	f7ff ff7d 	bl	800b06c <std>
 800b172:	68e0      	ldr	r0, [r4, #12]
 800b174:	2202      	movs	r2, #2
 800b176:	2112      	movs	r1, #18
 800b178:	f7ff ff78 	bl	800b06c <std>
 800b17c:	2301      	movs	r3, #1
 800b17e:	61a3      	str	r3, [r4, #24]
 800b180:	e7d2      	b.n	800b128 <__sinit+0xc>
 800b182:	bf00      	nop
 800b184:	0800dd58 	.word	0x0800dd58
 800b188:	0800b0b5 	.word	0x0800b0b5

0800b18c <__sfp>:
 800b18c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b18e:	4607      	mov	r7, r0
 800b190:	f7ff ffac 	bl	800b0ec <__sfp_lock_acquire>
 800b194:	4b1e      	ldr	r3, [pc, #120]	; (800b210 <__sfp+0x84>)
 800b196:	681e      	ldr	r6, [r3, #0]
 800b198:	69b3      	ldr	r3, [r6, #24]
 800b19a:	b913      	cbnz	r3, 800b1a2 <__sfp+0x16>
 800b19c:	4630      	mov	r0, r6
 800b19e:	f7ff ffbd 	bl	800b11c <__sinit>
 800b1a2:	3648      	adds	r6, #72	; 0x48
 800b1a4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b1a8:	3b01      	subs	r3, #1
 800b1aa:	d503      	bpl.n	800b1b4 <__sfp+0x28>
 800b1ac:	6833      	ldr	r3, [r6, #0]
 800b1ae:	b30b      	cbz	r3, 800b1f4 <__sfp+0x68>
 800b1b0:	6836      	ldr	r6, [r6, #0]
 800b1b2:	e7f7      	b.n	800b1a4 <__sfp+0x18>
 800b1b4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b1b8:	b9d5      	cbnz	r5, 800b1f0 <__sfp+0x64>
 800b1ba:	4b16      	ldr	r3, [pc, #88]	; (800b214 <__sfp+0x88>)
 800b1bc:	60e3      	str	r3, [r4, #12]
 800b1be:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b1c2:	6665      	str	r5, [r4, #100]	; 0x64
 800b1c4:	f000 f847 	bl	800b256 <__retarget_lock_init_recursive>
 800b1c8:	f7ff ff96 	bl	800b0f8 <__sfp_lock_release>
 800b1cc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b1d0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b1d4:	6025      	str	r5, [r4, #0]
 800b1d6:	61a5      	str	r5, [r4, #24]
 800b1d8:	2208      	movs	r2, #8
 800b1da:	4629      	mov	r1, r5
 800b1dc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b1e0:	f7ff f946 	bl	800a470 <memset>
 800b1e4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b1e8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b1ec:	4620      	mov	r0, r4
 800b1ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b1f0:	3468      	adds	r4, #104	; 0x68
 800b1f2:	e7d9      	b.n	800b1a8 <__sfp+0x1c>
 800b1f4:	2104      	movs	r1, #4
 800b1f6:	4638      	mov	r0, r7
 800b1f8:	f7ff ff62 	bl	800b0c0 <__sfmoreglue>
 800b1fc:	4604      	mov	r4, r0
 800b1fe:	6030      	str	r0, [r6, #0]
 800b200:	2800      	cmp	r0, #0
 800b202:	d1d5      	bne.n	800b1b0 <__sfp+0x24>
 800b204:	f7ff ff78 	bl	800b0f8 <__sfp_lock_release>
 800b208:	230c      	movs	r3, #12
 800b20a:	603b      	str	r3, [r7, #0]
 800b20c:	e7ee      	b.n	800b1ec <__sfp+0x60>
 800b20e:	bf00      	nop
 800b210:	0800dd58 	.word	0x0800dd58
 800b214:	ffff0001 	.word	0xffff0001

0800b218 <_fwalk_reent>:
 800b218:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b21c:	4606      	mov	r6, r0
 800b21e:	4688      	mov	r8, r1
 800b220:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b224:	2700      	movs	r7, #0
 800b226:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b22a:	f1b9 0901 	subs.w	r9, r9, #1
 800b22e:	d505      	bpl.n	800b23c <_fwalk_reent+0x24>
 800b230:	6824      	ldr	r4, [r4, #0]
 800b232:	2c00      	cmp	r4, #0
 800b234:	d1f7      	bne.n	800b226 <_fwalk_reent+0xe>
 800b236:	4638      	mov	r0, r7
 800b238:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b23c:	89ab      	ldrh	r3, [r5, #12]
 800b23e:	2b01      	cmp	r3, #1
 800b240:	d907      	bls.n	800b252 <_fwalk_reent+0x3a>
 800b242:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b246:	3301      	adds	r3, #1
 800b248:	d003      	beq.n	800b252 <_fwalk_reent+0x3a>
 800b24a:	4629      	mov	r1, r5
 800b24c:	4630      	mov	r0, r6
 800b24e:	47c0      	blx	r8
 800b250:	4307      	orrs	r7, r0
 800b252:	3568      	adds	r5, #104	; 0x68
 800b254:	e7e9      	b.n	800b22a <_fwalk_reent+0x12>

0800b256 <__retarget_lock_init_recursive>:
 800b256:	4770      	bx	lr

0800b258 <__retarget_lock_acquire_recursive>:
 800b258:	4770      	bx	lr

0800b25a <__retarget_lock_release_recursive>:
 800b25a:	4770      	bx	lr

0800b25c <__swhatbuf_r>:
 800b25c:	b570      	push	{r4, r5, r6, lr}
 800b25e:	460e      	mov	r6, r1
 800b260:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b264:	2900      	cmp	r1, #0
 800b266:	b096      	sub	sp, #88	; 0x58
 800b268:	4614      	mov	r4, r2
 800b26a:	461d      	mov	r5, r3
 800b26c:	da08      	bge.n	800b280 <__swhatbuf_r+0x24>
 800b26e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b272:	2200      	movs	r2, #0
 800b274:	602a      	str	r2, [r5, #0]
 800b276:	061a      	lsls	r2, r3, #24
 800b278:	d410      	bmi.n	800b29c <__swhatbuf_r+0x40>
 800b27a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b27e:	e00e      	b.n	800b29e <__swhatbuf_r+0x42>
 800b280:	466a      	mov	r2, sp
 800b282:	f000 f907 	bl	800b494 <_fstat_r>
 800b286:	2800      	cmp	r0, #0
 800b288:	dbf1      	blt.n	800b26e <__swhatbuf_r+0x12>
 800b28a:	9a01      	ldr	r2, [sp, #4]
 800b28c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b290:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b294:	425a      	negs	r2, r3
 800b296:	415a      	adcs	r2, r3
 800b298:	602a      	str	r2, [r5, #0]
 800b29a:	e7ee      	b.n	800b27a <__swhatbuf_r+0x1e>
 800b29c:	2340      	movs	r3, #64	; 0x40
 800b29e:	2000      	movs	r0, #0
 800b2a0:	6023      	str	r3, [r4, #0]
 800b2a2:	b016      	add	sp, #88	; 0x58
 800b2a4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b2a8 <__smakebuf_r>:
 800b2a8:	898b      	ldrh	r3, [r1, #12]
 800b2aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b2ac:	079d      	lsls	r5, r3, #30
 800b2ae:	4606      	mov	r6, r0
 800b2b0:	460c      	mov	r4, r1
 800b2b2:	d507      	bpl.n	800b2c4 <__smakebuf_r+0x1c>
 800b2b4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b2b8:	6023      	str	r3, [r4, #0]
 800b2ba:	6123      	str	r3, [r4, #16]
 800b2bc:	2301      	movs	r3, #1
 800b2be:	6163      	str	r3, [r4, #20]
 800b2c0:	b002      	add	sp, #8
 800b2c2:	bd70      	pop	{r4, r5, r6, pc}
 800b2c4:	ab01      	add	r3, sp, #4
 800b2c6:	466a      	mov	r2, sp
 800b2c8:	f7ff ffc8 	bl	800b25c <__swhatbuf_r>
 800b2cc:	9900      	ldr	r1, [sp, #0]
 800b2ce:	4605      	mov	r5, r0
 800b2d0:	4630      	mov	r0, r6
 800b2d2:	f7ff f941 	bl	800a558 <_malloc_r>
 800b2d6:	b948      	cbnz	r0, 800b2ec <__smakebuf_r+0x44>
 800b2d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2dc:	059a      	lsls	r2, r3, #22
 800b2de:	d4ef      	bmi.n	800b2c0 <__smakebuf_r+0x18>
 800b2e0:	f023 0303 	bic.w	r3, r3, #3
 800b2e4:	f043 0302 	orr.w	r3, r3, #2
 800b2e8:	81a3      	strh	r3, [r4, #12]
 800b2ea:	e7e3      	b.n	800b2b4 <__smakebuf_r+0xc>
 800b2ec:	4b0d      	ldr	r3, [pc, #52]	; (800b324 <__smakebuf_r+0x7c>)
 800b2ee:	62b3      	str	r3, [r6, #40]	; 0x28
 800b2f0:	89a3      	ldrh	r3, [r4, #12]
 800b2f2:	6020      	str	r0, [r4, #0]
 800b2f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b2f8:	81a3      	strh	r3, [r4, #12]
 800b2fa:	9b00      	ldr	r3, [sp, #0]
 800b2fc:	6163      	str	r3, [r4, #20]
 800b2fe:	9b01      	ldr	r3, [sp, #4]
 800b300:	6120      	str	r0, [r4, #16]
 800b302:	b15b      	cbz	r3, 800b31c <__smakebuf_r+0x74>
 800b304:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b308:	4630      	mov	r0, r6
 800b30a:	f000 f8d5 	bl	800b4b8 <_isatty_r>
 800b30e:	b128      	cbz	r0, 800b31c <__smakebuf_r+0x74>
 800b310:	89a3      	ldrh	r3, [r4, #12]
 800b312:	f023 0303 	bic.w	r3, r3, #3
 800b316:	f043 0301 	orr.w	r3, r3, #1
 800b31a:	81a3      	strh	r3, [r4, #12]
 800b31c:	89a0      	ldrh	r0, [r4, #12]
 800b31e:	4305      	orrs	r5, r0
 800b320:	81a5      	strh	r5, [r4, #12]
 800b322:	e7cd      	b.n	800b2c0 <__smakebuf_r+0x18>
 800b324:	0800b0b5 	.word	0x0800b0b5

0800b328 <__malloc_lock>:
 800b328:	4801      	ldr	r0, [pc, #4]	; (800b330 <__malloc_lock+0x8>)
 800b32a:	f7ff bf95 	b.w	800b258 <__retarget_lock_acquire_recursive>
 800b32e:	bf00      	nop
 800b330:	2001c648 	.word	0x2001c648

0800b334 <__malloc_unlock>:
 800b334:	4801      	ldr	r0, [pc, #4]	; (800b33c <__malloc_unlock+0x8>)
 800b336:	f7ff bf90 	b.w	800b25a <__retarget_lock_release_recursive>
 800b33a:	bf00      	nop
 800b33c:	2001c648 	.word	0x2001c648

0800b340 <_raise_r>:
 800b340:	291f      	cmp	r1, #31
 800b342:	b538      	push	{r3, r4, r5, lr}
 800b344:	4604      	mov	r4, r0
 800b346:	460d      	mov	r5, r1
 800b348:	d904      	bls.n	800b354 <_raise_r+0x14>
 800b34a:	2316      	movs	r3, #22
 800b34c:	6003      	str	r3, [r0, #0]
 800b34e:	f04f 30ff 	mov.w	r0, #4294967295
 800b352:	bd38      	pop	{r3, r4, r5, pc}
 800b354:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b356:	b112      	cbz	r2, 800b35e <_raise_r+0x1e>
 800b358:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b35c:	b94b      	cbnz	r3, 800b372 <_raise_r+0x32>
 800b35e:	4620      	mov	r0, r4
 800b360:	f000 f830 	bl	800b3c4 <_getpid_r>
 800b364:	462a      	mov	r2, r5
 800b366:	4601      	mov	r1, r0
 800b368:	4620      	mov	r0, r4
 800b36a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b36e:	f000 b817 	b.w	800b3a0 <_kill_r>
 800b372:	2b01      	cmp	r3, #1
 800b374:	d00a      	beq.n	800b38c <_raise_r+0x4c>
 800b376:	1c59      	adds	r1, r3, #1
 800b378:	d103      	bne.n	800b382 <_raise_r+0x42>
 800b37a:	2316      	movs	r3, #22
 800b37c:	6003      	str	r3, [r0, #0]
 800b37e:	2001      	movs	r0, #1
 800b380:	e7e7      	b.n	800b352 <_raise_r+0x12>
 800b382:	2400      	movs	r4, #0
 800b384:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b388:	4628      	mov	r0, r5
 800b38a:	4798      	blx	r3
 800b38c:	2000      	movs	r0, #0
 800b38e:	e7e0      	b.n	800b352 <_raise_r+0x12>

0800b390 <raise>:
 800b390:	4b02      	ldr	r3, [pc, #8]	; (800b39c <raise+0xc>)
 800b392:	4601      	mov	r1, r0
 800b394:	6818      	ldr	r0, [r3, #0]
 800b396:	f7ff bfd3 	b.w	800b340 <_raise_r>
 800b39a:	bf00      	nop
 800b39c:	200000fc 	.word	0x200000fc

0800b3a0 <_kill_r>:
 800b3a0:	b538      	push	{r3, r4, r5, lr}
 800b3a2:	4d07      	ldr	r5, [pc, #28]	; (800b3c0 <_kill_r+0x20>)
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	4604      	mov	r4, r0
 800b3a8:	4608      	mov	r0, r1
 800b3aa:	4611      	mov	r1, r2
 800b3ac:	602b      	str	r3, [r5, #0]
 800b3ae:	f7f9 fc19 	bl	8004be4 <_kill>
 800b3b2:	1c43      	adds	r3, r0, #1
 800b3b4:	d102      	bne.n	800b3bc <_kill_r+0x1c>
 800b3b6:	682b      	ldr	r3, [r5, #0]
 800b3b8:	b103      	cbz	r3, 800b3bc <_kill_r+0x1c>
 800b3ba:	6023      	str	r3, [r4, #0]
 800b3bc:	bd38      	pop	{r3, r4, r5, pc}
 800b3be:	bf00      	nop
 800b3c0:	2001c64c 	.word	0x2001c64c

0800b3c4 <_getpid_r>:
 800b3c4:	f7f9 bc06 	b.w	8004bd4 <_getpid>

0800b3c8 <__sread>:
 800b3c8:	b510      	push	{r4, lr}
 800b3ca:	460c      	mov	r4, r1
 800b3cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3d0:	f000 f894 	bl	800b4fc <_read_r>
 800b3d4:	2800      	cmp	r0, #0
 800b3d6:	bfab      	itete	ge
 800b3d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b3da:	89a3      	ldrhlt	r3, [r4, #12]
 800b3dc:	181b      	addge	r3, r3, r0
 800b3de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b3e2:	bfac      	ite	ge
 800b3e4:	6563      	strge	r3, [r4, #84]	; 0x54
 800b3e6:	81a3      	strhlt	r3, [r4, #12]
 800b3e8:	bd10      	pop	{r4, pc}

0800b3ea <__swrite>:
 800b3ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b3ee:	461f      	mov	r7, r3
 800b3f0:	898b      	ldrh	r3, [r1, #12]
 800b3f2:	05db      	lsls	r3, r3, #23
 800b3f4:	4605      	mov	r5, r0
 800b3f6:	460c      	mov	r4, r1
 800b3f8:	4616      	mov	r6, r2
 800b3fa:	d505      	bpl.n	800b408 <__swrite+0x1e>
 800b3fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b400:	2302      	movs	r3, #2
 800b402:	2200      	movs	r2, #0
 800b404:	f000 f868 	bl	800b4d8 <_lseek_r>
 800b408:	89a3      	ldrh	r3, [r4, #12]
 800b40a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b40e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b412:	81a3      	strh	r3, [r4, #12]
 800b414:	4632      	mov	r2, r6
 800b416:	463b      	mov	r3, r7
 800b418:	4628      	mov	r0, r5
 800b41a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b41e:	f000 b817 	b.w	800b450 <_write_r>

0800b422 <__sseek>:
 800b422:	b510      	push	{r4, lr}
 800b424:	460c      	mov	r4, r1
 800b426:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b42a:	f000 f855 	bl	800b4d8 <_lseek_r>
 800b42e:	1c43      	adds	r3, r0, #1
 800b430:	89a3      	ldrh	r3, [r4, #12]
 800b432:	bf15      	itete	ne
 800b434:	6560      	strne	r0, [r4, #84]	; 0x54
 800b436:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b43a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b43e:	81a3      	strheq	r3, [r4, #12]
 800b440:	bf18      	it	ne
 800b442:	81a3      	strhne	r3, [r4, #12]
 800b444:	bd10      	pop	{r4, pc}

0800b446 <__sclose>:
 800b446:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b44a:	f000 b813 	b.w	800b474 <_close_r>
	...

0800b450 <_write_r>:
 800b450:	b538      	push	{r3, r4, r5, lr}
 800b452:	4d07      	ldr	r5, [pc, #28]	; (800b470 <_write_r+0x20>)
 800b454:	4604      	mov	r4, r0
 800b456:	4608      	mov	r0, r1
 800b458:	4611      	mov	r1, r2
 800b45a:	2200      	movs	r2, #0
 800b45c:	602a      	str	r2, [r5, #0]
 800b45e:	461a      	mov	r2, r3
 800b460:	f7f7 fe30 	bl	80030c4 <_write>
 800b464:	1c43      	adds	r3, r0, #1
 800b466:	d102      	bne.n	800b46e <_write_r+0x1e>
 800b468:	682b      	ldr	r3, [r5, #0]
 800b46a:	b103      	cbz	r3, 800b46e <_write_r+0x1e>
 800b46c:	6023      	str	r3, [r4, #0]
 800b46e:	bd38      	pop	{r3, r4, r5, pc}
 800b470:	2001c64c 	.word	0x2001c64c

0800b474 <_close_r>:
 800b474:	b538      	push	{r3, r4, r5, lr}
 800b476:	4d06      	ldr	r5, [pc, #24]	; (800b490 <_close_r+0x1c>)
 800b478:	2300      	movs	r3, #0
 800b47a:	4604      	mov	r4, r0
 800b47c:	4608      	mov	r0, r1
 800b47e:	602b      	str	r3, [r5, #0]
 800b480:	f7f9 fbe7 	bl	8004c52 <_close>
 800b484:	1c43      	adds	r3, r0, #1
 800b486:	d102      	bne.n	800b48e <_close_r+0x1a>
 800b488:	682b      	ldr	r3, [r5, #0]
 800b48a:	b103      	cbz	r3, 800b48e <_close_r+0x1a>
 800b48c:	6023      	str	r3, [r4, #0]
 800b48e:	bd38      	pop	{r3, r4, r5, pc}
 800b490:	2001c64c 	.word	0x2001c64c

0800b494 <_fstat_r>:
 800b494:	b538      	push	{r3, r4, r5, lr}
 800b496:	4d07      	ldr	r5, [pc, #28]	; (800b4b4 <_fstat_r+0x20>)
 800b498:	2300      	movs	r3, #0
 800b49a:	4604      	mov	r4, r0
 800b49c:	4608      	mov	r0, r1
 800b49e:	4611      	mov	r1, r2
 800b4a0:	602b      	str	r3, [r5, #0]
 800b4a2:	f7f9 fbe2 	bl	8004c6a <_fstat>
 800b4a6:	1c43      	adds	r3, r0, #1
 800b4a8:	d102      	bne.n	800b4b0 <_fstat_r+0x1c>
 800b4aa:	682b      	ldr	r3, [r5, #0]
 800b4ac:	b103      	cbz	r3, 800b4b0 <_fstat_r+0x1c>
 800b4ae:	6023      	str	r3, [r4, #0]
 800b4b0:	bd38      	pop	{r3, r4, r5, pc}
 800b4b2:	bf00      	nop
 800b4b4:	2001c64c 	.word	0x2001c64c

0800b4b8 <_isatty_r>:
 800b4b8:	b538      	push	{r3, r4, r5, lr}
 800b4ba:	4d06      	ldr	r5, [pc, #24]	; (800b4d4 <_isatty_r+0x1c>)
 800b4bc:	2300      	movs	r3, #0
 800b4be:	4604      	mov	r4, r0
 800b4c0:	4608      	mov	r0, r1
 800b4c2:	602b      	str	r3, [r5, #0]
 800b4c4:	f7f9 fbe1 	bl	8004c8a <_isatty>
 800b4c8:	1c43      	adds	r3, r0, #1
 800b4ca:	d102      	bne.n	800b4d2 <_isatty_r+0x1a>
 800b4cc:	682b      	ldr	r3, [r5, #0]
 800b4ce:	b103      	cbz	r3, 800b4d2 <_isatty_r+0x1a>
 800b4d0:	6023      	str	r3, [r4, #0]
 800b4d2:	bd38      	pop	{r3, r4, r5, pc}
 800b4d4:	2001c64c 	.word	0x2001c64c

0800b4d8 <_lseek_r>:
 800b4d8:	b538      	push	{r3, r4, r5, lr}
 800b4da:	4d07      	ldr	r5, [pc, #28]	; (800b4f8 <_lseek_r+0x20>)
 800b4dc:	4604      	mov	r4, r0
 800b4de:	4608      	mov	r0, r1
 800b4e0:	4611      	mov	r1, r2
 800b4e2:	2200      	movs	r2, #0
 800b4e4:	602a      	str	r2, [r5, #0]
 800b4e6:	461a      	mov	r2, r3
 800b4e8:	f7f9 fbda 	bl	8004ca0 <_lseek>
 800b4ec:	1c43      	adds	r3, r0, #1
 800b4ee:	d102      	bne.n	800b4f6 <_lseek_r+0x1e>
 800b4f0:	682b      	ldr	r3, [r5, #0]
 800b4f2:	b103      	cbz	r3, 800b4f6 <_lseek_r+0x1e>
 800b4f4:	6023      	str	r3, [r4, #0]
 800b4f6:	bd38      	pop	{r3, r4, r5, pc}
 800b4f8:	2001c64c 	.word	0x2001c64c

0800b4fc <_read_r>:
 800b4fc:	b538      	push	{r3, r4, r5, lr}
 800b4fe:	4d07      	ldr	r5, [pc, #28]	; (800b51c <_read_r+0x20>)
 800b500:	4604      	mov	r4, r0
 800b502:	4608      	mov	r0, r1
 800b504:	4611      	mov	r1, r2
 800b506:	2200      	movs	r2, #0
 800b508:	602a      	str	r2, [r5, #0]
 800b50a:	461a      	mov	r2, r3
 800b50c:	f7f9 fb84 	bl	8004c18 <_read>
 800b510:	1c43      	adds	r3, r0, #1
 800b512:	d102      	bne.n	800b51a <_read_r+0x1e>
 800b514:	682b      	ldr	r3, [r5, #0]
 800b516:	b103      	cbz	r3, 800b51a <_read_r+0x1e>
 800b518:	6023      	str	r3, [r4, #0]
 800b51a:	bd38      	pop	{r3, r4, r5, pc}
 800b51c:	2001c64c 	.word	0x2001c64c

0800b520 <_init>:
 800b520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b522:	bf00      	nop
 800b524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b526:	bc08      	pop	{r3}
 800b528:	469e      	mov	lr, r3
 800b52a:	4770      	bx	lr

0800b52c <_fini>:
 800b52c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b52e:	bf00      	nop
 800b530:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b532:	bc08      	pop	{r3}
 800b534:	469e      	mov	lr, r3
 800b536:	4770      	bx	lr
