Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 13 19:50:45 2021
| Host         : DESKTOP-J7VM5Q4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: dc/clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dc/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.570        0.000                      0                   22        0.252        0.000                      0                   22        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             7.570        0.000                      0                   22        0.252        0.000                      0                   22        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        7.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.570ns  (required time - arrival time)
  Source:                 cnt/refresh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 1.809ns (74.530%)  route 0.618ns (25.470%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.721     5.324    cnt/ClkPort
    SLICE_X89Y68         FDRE                                         r  cnt/refresh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  cnt/refresh_reg[1]/Q
                         net (fo=1, routed)           0.618     6.398    cnt/refresh_reg_n_0_[1]
    SLICE_X89Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.072 r  cnt/refresh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.072    cnt/refresh_reg[0]_i_1_n_0
    SLICE_X89Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  cnt/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    cnt/refresh_reg[4]_i_1_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  cnt/refresh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    cnt/refresh_reg[8]_i_1_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  cnt/refresh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.414    cnt/refresh_reg[12]_i_1_n_0
    SLICE_X89Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.528 r  cnt/refresh_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.528    cnt/refresh_reg[16]_i_1_n_0
    SLICE_X89Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.751 r  cnt/refresh_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.751    cnt/refresh_reg[20]_i_1_n_7
    SLICE_X89Y73         FDRE                                         r  cnt/refresh_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.597    15.020    cnt/ClkPort
    SLICE_X89Y73         FDRE                                         r  cnt/refresh_reg[20]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X89Y73         FDRE (Setup_fdre_C_D)        0.062    15.321    cnt/refresh_reg[20]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                  7.570    

Slack (MET) :             7.574ns  (required time - arrival time)
  Source:                 cnt/refresh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 1.806ns (74.498%)  route 0.618ns (25.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.721     5.324    cnt/ClkPort
    SLICE_X89Y68         FDRE                                         r  cnt/refresh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  cnt/refresh_reg[1]/Q
                         net (fo=1, routed)           0.618     6.398    cnt/refresh_reg_n_0_[1]
    SLICE_X89Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.072 r  cnt/refresh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.072    cnt/refresh_reg[0]_i_1_n_0
    SLICE_X89Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  cnt/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    cnt/refresh_reg[4]_i_1_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  cnt/refresh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    cnt/refresh_reg[8]_i_1_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  cnt/refresh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.414    cnt/refresh_reg[12]_i_1_n_0
    SLICE_X89Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.748 r  cnt/refresh_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.748    cnt/refresh_reg[16]_i_1_n_6
    SLICE_X89Y72         FDRE                                         r  cnt/refresh_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.598    15.021    cnt/ClkPort
    SLICE_X89Y72         FDRE                                         r  cnt/refresh_reg[17]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X89Y72         FDRE (Setup_fdre_C_D)        0.062    15.322    cnt/refresh_reg[17]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  7.574    

Slack (MET) :             7.595ns  (required time - arrival time)
  Source:                 cnt/refresh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.785ns (74.275%)  route 0.618ns (25.725%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.721     5.324    cnt/ClkPort
    SLICE_X89Y68         FDRE                                         r  cnt/refresh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  cnt/refresh_reg[1]/Q
                         net (fo=1, routed)           0.618     6.398    cnt/refresh_reg_n_0_[1]
    SLICE_X89Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.072 r  cnt/refresh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.072    cnt/refresh_reg[0]_i_1_n_0
    SLICE_X89Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  cnt/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    cnt/refresh_reg[4]_i_1_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  cnt/refresh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    cnt/refresh_reg[8]_i_1_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  cnt/refresh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.414    cnt/refresh_reg[12]_i_1_n_0
    SLICE_X89Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.727 r  cnt/refresh_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.727    cnt/refresh_reg[16]_i_1_n_4
    SLICE_X89Y72         FDRE                                         r  cnt/refresh_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.598    15.021    cnt/ClkPort
    SLICE_X89Y72         FDRE                                         r  cnt/refresh_reg[19]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X89Y72         FDRE (Setup_fdre_C_D)        0.062    15.322    cnt/refresh_reg[19]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  7.595    

Slack (MET) :             7.669ns  (required time - arrival time)
  Source:                 cnt/refresh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 1.711ns (73.458%)  route 0.618ns (26.542%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.721     5.324    cnt/ClkPort
    SLICE_X89Y68         FDRE                                         r  cnt/refresh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  cnt/refresh_reg[1]/Q
                         net (fo=1, routed)           0.618     6.398    cnt/refresh_reg_n_0_[1]
    SLICE_X89Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.072 r  cnt/refresh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.072    cnt/refresh_reg[0]_i_1_n_0
    SLICE_X89Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  cnt/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    cnt/refresh_reg[4]_i_1_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  cnt/refresh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    cnt/refresh_reg[8]_i_1_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  cnt/refresh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.414    cnt/refresh_reg[12]_i_1_n_0
    SLICE_X89Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.653 r  cnt/refresh_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.653    cnt/refresh_reg[16]_i_1_n_5
    SLICE_X89Y72         FDRE                                         r  cnt/refresh_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.598    15.021    cnt/ClkPort
    SLICE_X89Y72         FDRE                                         r  cnt/refresh_reg[18]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X89Y72         FDRE (Setup_fdre_C_D)        0.062    15.322    cnt/refresh_reg[18]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -7.653    
  -------------------------------------------------------------------
                         slack                                  7.669    

Slack (MET) :             7.685ns  (required time - arrival time)
  Source:                 cnt/refresh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 1.695ns (73.275%)  route 0.618ns (26.725%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.721     5.324    cnt/ClkPort
    SLICE_X89Y68         FDRE                                         r  cnt/refresh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  cnt/refresh_reg[1]/Q
                         net (fo=1, routed)           0.618     6.398    cnt/refresh_reg_n_0_[1]
    SLICE_X89Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.072 r  cnt/refresh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.072    cnt/refresh_reg[0]_i_1_n_0
    SLICE_X89Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  cnt/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    cnt/refresh_reg[4]_i_1_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  cnt/refresh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    cnt/refresh_reg[8]_i_1_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  cnt/refresh_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.414    cnt/refresh_reg[12]_i_1_n_0
    SLICE_X89Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.637 r  cnt/refresh_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.637    cnt/refresh_reg[16]_i_1_n_7
    SLICE_X89Y72         FDRE                                         r  cnt/refresh_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.598    15.021    cnt/ClkPort
    SLICE_X89Y72         FDRE                                         r  cnt/refresh_reg[16]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X89Y72         FDRE (Setup_fdre_C_D)        0.062    15.322    cnt/refresh_reg[16]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -7.637    
  -------------------------------------------------------------------
                         slack                                  7.685    

Slack (MET) :             7.690ns  (required time - arrival time)
  Source:                 cnt/refresh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 1.692ns (73.240%)  route 0.618ns (26.760%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.721     5.324    cnt/ClkPort
    SLICE_X89Y68         FDRE                                         r  cnt/refresh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  cnt/refresh_reg[1]/Q
                         net (fo=1, routed)           0.618     6.398    cnt/refresh_reg_n_0_[1]
    SLICE_X89Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.072 r  cnt/refresh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.072    cnt/refresh_reg[0]_i_1_n_0
    SLICE_X89Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  cnt/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    cnt/refresh_reg[4]_i_1_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  cnt/refresh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    cnt/refresh_reg[8]_i_1_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.634 r  cnt/refresh_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.634    cnt/refresh_reg[12]_i_1_n_6
    SLICE_X89Y71         FDRE                                         r  cnt/refresh_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.600    15.023    cnt/ClkPort
    SLICE_X89Y71         FDRE                                         r  cnt/refresh_reg[13]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X89Y71         FDRE (Setup_fdre_C_D)        0.062    15.324    cnt/refresh_reg[13]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                  7.690    

Slack (MET) :             7.711ns  (required time - arrival time)
  Source:                 cnt/refresh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.671ns (72.994%)  route 0.618ns (27.006%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.721     5.324    cnt/ClkPort
    SLICE_X89Y68         FDRE                                         r  cnt/refresh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  cnt/refresh_reg[1]/Q
                         net (fo=1, routed)           0.618     6.398    cnt/refresh_reg_n_0_[1]
    SLICE_X89Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.072 r  cnt/refresh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.072    cnt/refresh_reg[0]_i_1_n_0
    SLICE_X89Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  cnt/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    cnt/refresh_reg[4]_i_1_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  cnt/refresh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    cnt/refresh_reg[8]_i_1_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.613 r  cnt/refresh_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.613    cnt/refresh_reg[12]_i_1_n_4
    SLICE_X89Y71         FDRE                                         r  cnt/refresh_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.600    15.023    cnt/ClkPort
    SLICE_X89Y71         FDRE                                         r  cnt/refresh_reg[15]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X89Y71         FDRE (Setup_fdre_C_D)        0.062    15.324    cnt/refresh_reg[15]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  7.711    

Slack (MET) :             7.785ns  (required time - arrival time)
  Source:                 cnt/refresh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 1.597ns (72.092%)  route 0.618ns (27.908%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.721     5.324    cnt/ClkPort
    SLICE_X89Y68         FDRE                                         r  cnt/refresh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  cnt/refresh_reg[1]/Q
                         net (fo=1, routed)           0.618     6.398    cnt/refresh_reg_n_0_[1]
    SLICE_X89Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.072 r  cnt/refresh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.072    cnt/refresh_reg[0]_i_1_n_0
    SLICE_X89Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  cnt/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    cnt/refresh_reg[4]_i_1_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  cnt/refresh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    cnt/refresh_reg[8]_i_1_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.539 r  cnt/refresh_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.539    cnt/refresh_reg[12]_i_1_n_5
    SLICE_X89Y71         FDRE                                         r  cnt/refresh_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.600    15.023    cnt/ClkPort
    SLICE_X89Y71         FDRE                                         r  cnt/refresh_reg[14]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X89Y71         FDRE (Setup_fdre_C_D)        0.062    15.324    cnt/refresh_reg[14]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                  7.785    

Slack (MET) :             7.801ns  (required time - arrival time)
  Source:                 cnt/refresh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 1.581ns (71.889%)  route 0.618ns (28.111%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.721     5.324    cnt/ClkPort
    SLICE_X89Y68         FDRE                                         r  cnt/refresh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  cnt/refresh_reg[1]/Q
                         net (fo=1, routed)           0.618     6.398    cnt/refresh_reg_n_0_[1]
    SLICE_X89Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.072 r  cnt/refresh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.072    cnt/refresh_reg[0]_i_1_n_0
    SLICE_X89Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  cnt/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    cnt/refresh_reg[4]_i_1_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  cnt/refresh_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    cnt/refresh_reg[8]_i_1_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.523 r  cnt/refresh_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.523    cnt/refresh_reg[12]_i_1_n_7
    SLICE_X89Y71         FDRE                                         r  cnt/refresh_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.600    15.023    cnt/ClkPort
    SLICE_X89Y71         FDRE                                         r  cnt/refresh_reg[12]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X89Y71         FDRE (Setup_fdre_C_D)        0.062    15.324    cnt/refresh_reg[12]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  7.801    

Slack (MET) :             7.805ns  (required time - arrival time)
  Source:                 cnt/refresh_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 1.578ns (71.851%)  route 0.618ns (28.149%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.721     5.324    cnt/ClkPort
    SLICE_X89Y68         FDRE                                         r  cnt/refresh_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDRE (Prop_fdre_C_Q)         0.456     5.780 r  cnt/refresh_reg[1]/Q
                         net (fo=1, routed)           0.618     6.398    cnt/refresh_reg_n_0_[1]
    SLICE_X89Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.072 r  cnt/refresh_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.072    cnt/refresh_reg[0]_i_1_n_0
    SLICE_X89Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  cnt/refresh_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    cnt/refresh_reg[4]_i_1_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.520 r  cnt/refresh_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.520    cnt/refresh_reg[8]_i_1_n_6
    SLICE_X89Y70         FDRE                                         r  cnt/refresh_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.601    15.024    cnt/ClkPort
    SLICE_X89Y70         FDRE                                         r  cnt/refresh_reg[9]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X89Y70         FDRE (Setup_fdre_C_D)        0.062    15.325    cnt/refresh_reg[9]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                  7.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.597     1.516    cnt/ClkPort
    SLICE_X89Y71         FDRE                                         r  cnt/refresh_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  cnt/refresh_reg[15]/Q
                         net (fo=1, routed)           0.108     1.766    cnt/refresh_reg_n_0_[15]
    SLICE_X89Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  cnt/refresh_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    cnt/refresh_reg[12]_i_1_n_4
    SLICE_X89Y71         FDRE                                         r  cnt/refresh_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.867     2.032    cnt/ClkPort
    SLICE_X89Y71         FDRE                                         r  cnt/refresh_reg[15]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X89Y71         FDRE (Hold_fdre_C_D)         0.105     1.621    cnt/refresh_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.519    cnt/ClkPort
    SLICE_X89Y68         FDRE                                         r  cnt/refresh_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  cnt/refresh_reg[3]/Q
                         net (fo=1, routed)           0.108     1.769    cnt/refresh_reg_n_0_[3]
    SLICE_X89Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  cnt/refresh_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    cnt/refresh_reg[0]_i_1_n_4
    SLICE_X89Y68         FDRE                                         r  cnt/refresh_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.870     2.035    cnt/ClkPort
    SLICE_X89Y68         FDRE                                         r  cnt/refresh_reg[3]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X89Y68         FDRE (Hold_fdre_C_D)         0.105     1.624    cnt/refresh_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.599     1.518    cnt/ClkPort
    SLICE_X89Y69         FDRE                                         r  cnt/refresh_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y69         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  cnt/refresh_reg[7]/Q
                         net (fo=1, routed)           0.108     1.768    cnt/refresh_reg_n_0_[7]
    SLICE_X89Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  cnt/refresh_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    cnt/refresh_reg[4]_i_1_n_4
    SLICE_X89Y69         FDRE                                         r  cnt/refresh_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.869     2.034    cnt/ClkPort
    SLICE_X89Y69         FDRE                                         r  cnt/refresh_reg[7]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X89Y69         FDRE (Hold_fdre_C_D)         0.105     1.623    cnt/refresh_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    cnt/ClkPort
    SLICE_X89Y70         FDRE                                         r  cnt/refresh_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y70         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  cnt/refresh_reg[11]/Q
                         net (fo=1, routed)           0.108     1.767    cnt/refresh_reg_n_0_[11]
    SLICE_X89Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  cnt/refresh_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    cnt/refresh_reg[8]_i_1_n_4
    SLICE_X89Y70         FDRE                                         r  cnt/refresh_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.868     2.033    cnt/ClkPort
    SLICE_X89Y70         FDRE                                         r  cnt/refresh_reg[11]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X89Y70         FDRE (Hold_fdre_C_D)         0.105     1.622    cnt/refresh_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.597     1.516    cnt/ClkPort
    SLICE_X89Y71         FDRE                                         r  cnt/refresh_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  cnt/refresh_reg[12]/Q
                         net (fo=1, routed)           0.105     1.763    cnt/refresh_reg_n_0_[12]
    SLICE_X89Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.878 r  cnt/refresh_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.878    cnt/refresh_reg[12]_i_1_n_7
    SLICE_X89Y71         FDRE                                         r  cnt/refresh_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.867     2.032    cnt/ClkPort
    SLICE_X89Y71         FDRE                                         r  cnt/refresh_reg[12]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X89Y71         FDRE (Hold_fdre_C_D)         0.105     1.621    cnt/refresh_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.597     1.516    cnt/ClkPort
    SLICE_X89Y72         FDRE                                         r  cnt/refresh_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  cnt/refresh_reg[16]/Q
                         net (fo=1, routed)           0.105     1.763    cnt/refresh_reg_n_0_[16]
    SLICE_X89Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.878 r  cnt/refresh_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.878    cnt/refresh_reg[16]_i_1_n_7
    SLICE_X89Y72         FDRE                                         r  cnt/refresh_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.866     2.031    cnt/ClkPort
    SLICE_X89Y72         FDRE                                         r  cnt/refresh_reg[16]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X89Y72         FDRE (Hold_fdre_C_D)         0.105     1.621    cnt/refresh_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.599     1.518    cnt/ClkPort
    SLICE_X89Y69         FDRE                                         r  cnt/refresh_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y69         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  cnt/refresh_reg[4]/Q
                         net (fo=1, routed)           0.105     1.765    cnt/refresh_reg_n_0_[4]
    SLICE_X89Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.880 r  cnt/refresh_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    cnt/refresh_reg[4]_i_1_n_7
    SLICE_X89Y69         FDRE                                         r  cnt/refresh_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.869     2.034    cnt/ClkPort
    SLICE_X89Y69         FDRE                                         r  cnt/refresh_reg[4]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X89Y69         FDRE (Hold_fdre_C_D)         0.105     1.623    cnt/refresh_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.598     1.517    cnt/ClkPort
    SLICE_X89Y70         FDRE                                         r  cnt/refresh_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y70         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  cnt/refresh_reg[8]/Q
                         net (fo=1, routed)           0.105     1.764    cnt/refresh_reg_n_0_[8]
    SLICE_X89Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  cnt/refresh_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    cnt/refresh_reg[8]_i_1_n_7
    SLICE_X89Y70         FDRE                                         r  cnt/refresh_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.868     2.033    cnt/ClkPort
    SLICE_X89Y70         FDRE                                         r  cnt/refresh_reg[8]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X89Y70         FDRE (Hold_fdre_C_D)         0.105     1.622    cnt/refresh_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.597     1.516    cnt/ClkPort
    SLICE_X89Y71         FDRE                                         r  cnt/refresh_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  cnt/refresh_reg[14]/Q
                         net (fo=1, routed)           0.109     1.767    cnt/refresh_reg_n_0_[14]
    SLICE_X89Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.878 r  cnt/refresh_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    cnt/refresh_reg[12]_i_1_n_5
    SLICE_X89Y71         FDRE                                         r  cnt/refresh_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.867     2.032    cnt/ClkPort
    SLICE_X89Y71         FDRE                                         r  cnt/refresh_reg[14]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X89Y71         FDRE (Hold_fdre_C_D)         0.105     1.621    cnt/refresh_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt/refresh_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/refresh_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.519    cnt/ClkPort
    SLICE_X89Y68         FDRE                                         r  cnt/refresh_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  cnt/refresh_reg[2]/Q
                         net (fo=1, routed)           0.109     1.770    cnt/refresh_reg_n_0_[2]
    SLICE_X89Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  cnt/refresh_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    cnt/refresh_reg[0]_i_1_n_5
    SLICE_X89Y68         FDRE                                         r  cnt/refresh_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.870     2.035    cnt/ClkPort
    SLICE_X89Y68         FDRE                                         r  cnt/refresh_reg[2]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X89Y68         FDRE (Hold_fdre_C_D)         0.105     1.624    cnt/refresh_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y68    cnt/refresh_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y70    cnt/refresh_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y70    cnt/refresh_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y71    cnt/refresh_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y71    cnt/refresh_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y71    cnt/refresh_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y71    cnt/refresh_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y72    cnt/refresh_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y72    cnt/refresh_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y70    cnt/refresh_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y70    cnt/refresh_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    cnt/refresh_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    cnt/refresh_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    cnt/refresh_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    cnt/refresh_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y72    cnt/refresh_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y72    cnt/refresh_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y72    cnt/refresh_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y72    cnt/refresh_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    cnt/refresh_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    cnt/refresh_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    cnt/refresh_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    cnt/refresh_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y68    cnt/refresh_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y68    cnt/refresh_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y70    cnt/refresh_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y70    cnt/refresh_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    cnt/refresh_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    cnt/refresh_reg[13]/C



