{
  "Top": "fft_streaming",
  "RtlTop": "fft_streaming",
  "RtlPrefix": "",
  "RtlSubPrefix": "fft_streaming_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu11p",
    "Package": "-flga2577",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "X_R": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "X_R_address0",
          "name": "X_R_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_R_ce0",
          "name": "X_R_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_R_d0",
          "name": "X_R_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_R_q0",
          "name": "X_R_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "X_R_we0",
          "name": "X_R_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_R_address1",
          "name": "X_R_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_R_ce1",
          "name": "X_R_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_R_d1",
          "name": "X_R_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_R_q1",
          "name": "X_R_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "X_R_we1",
          "name": "X_R_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "X_I": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "X_I_address0",
          "name": "X_I_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_I_ce0",
          "name": "X_I_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_I_d0",
          "name": "X_I_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_I_q0",
          "name": "X_I_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "X_I_we0",
          "name": "X_I_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_I_address1",
          "name": "X_I_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_I_ce1",
          "name": "X_I_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_I_d1",
          "name": "X_I_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_I_q1",
          "name": "X_I_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "X_I_we1",
          "name": "X_I_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "OUT_R": {
      "index": "2",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "OUT_R_address0",
          "name": "OUT_R_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_ce0",
          "name": "OUT_R_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_d0",
          "name": "OUT_R_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_q0",
          "name": "OUT_R_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "OUT_R_we0",
          "name": "OUT_R_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_address1",
          "name": "OUT_R_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_ce1",
          "name": "OUT_R_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_d1",
          "name": "OUT_R_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_q1",
          "name": "OUT_R_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "OUT_R_we1",
          "name": "OUT_R_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "OUT_I": {
      "index": "3",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "OUT_I_address0",
          "name": "OUT_I_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_ce0",
          "name": "OUT_I_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_d0",
          "name": "OUT_I_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_q0",
          "name": "OUT_I_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "OUT_I_we0",
          "name": "OUT_I_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_address1",
          "name": "OUT_I_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_ce1",
          "name": "OUT_I_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_d1",
          "name": "OUT_I_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_q1",
          "name": "OUT_I_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "OUT_I_we1",
          "name": "OUT_I_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top fft_streaming -name fft_streaming",
      "set_directive_top fft_streaming -name fft_streaming"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "fft_streaming"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "2051",
    "Latency": "7280"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fft_streaming",
    "Version": "1.0",
    "DisplayName": "Fft_streaming",
    "Revision": "2113097779",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_fft_streaming_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/fft_top.cpp",
      "..\/fft.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/fft_streaming_bit_reverse.vhd",
      "impl\/vhdl\/fft_streaming_fadd_32ns_32ns_32_3_full_dsp_1.vhd",
      "impl\/vhdl\/fft_streaming_fft_stage.vhd",
      "impl\/vhdl\/fft_streaming_fft_stage_1.vhd",
      "impl\/vhdl\/fft_streaming_fft_stage_1_W_imag_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/fft_streaming_fft_stage_1_W_real_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/fft_streaming_fft_stage_2.vhd",
      "impl\/vhdl\/fft_streaming_fft_stage_3.vhd",
      "impl\/vhdl\/fft_streaming_fft_stage_4.vhd",
      "impl\/vhdl\/fft_streaming_fft_stage_5.vhd",
      "impl\/vhdl\/fft_streaming_fft_stage_6.vhd",
      "impl\/vhdl\/fft_streaming_fft_stage_7.vhd",
      "impl\/vhdl\/fft_streaming_fft_stage_8.vhd",
      "impl\/vhdl\/fft_streaming_fft_stage_9.vhd",
      "impl\/vhdl\/fft_streaming_flow_control_loop_delay_pipe.vhd",
      "impl\/vhdl\/fft_streaming_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/fft_streaming_fmul_32ns_32ns_32_2_max_dsp_1.vhd",
      "impl\/vhdl\/fft_streaming_fsub_32ns_32ns_32_3_full_dsp_1.vhd",
      "impl\/vhdl\/fft_streaming_Stage_R_1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/fft_streaming_Stage_R_1_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/fft_streaming_Stage_R_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/fft_streaming_Stage_R_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/fft_streaming.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fft_streaming_bit_reverse.v",
      "impl\/verilog\/fft_streaming_fadd_32ns_32ns_32_3_full_dsp_1.v",
      "impl\/verilog\/fft_streaming_fft_stage.v",
      "impl\/verilog\/fft_streaming_fft_stage_1.v",
      "impl\/verilog\/fft_streaming_fft_stage_1_W_imag_ROM_AUTO_1R.dat",
      "impl\/verilog\/fft_streaming_fft_stage_1_W_imag_ROM_AUTO_1R.v",
      "impl\/verilog\/fft_streaming_fft_stage_1_W_real_ROM_AUTO_1R.dat",
      "impl\/verilog\/fft_streaming_fft_stage_1_W_real_ROM_AUTO_1R.v",
      "impl\/verilog\/fft_streaming_fft_stage_2.v",
      "impl\/verilog\/fft_streaming_fft_stage_3.v",
      "impl\/verilog\/fft_streaming_fft_stage_4.v",
      "impl\/verilog\/fft_streaming_fft_stage_5.v",
      "impl\/verilog\/fft_streaming_fft_stage_6.v",
      "impl\/verilog\/fft_streaming_fft_stage_7.v",
      "impl\/verilog\/fft_streaming_fft_stage_8.v",
      "impl\/verilog\/fft_streaming_fft_stage_9.v",
      "impl\/verilog\/fft_streaming_flow_control_loop_delay_pipe.v",
      "impl\/verilog\/fft_streaming_flow_control_loop_pipe.v",
      "impl\/verilog\/fft_streaming_fmul_32ns_32ns_32_2_max_dsp_1.v",
      "impl\/verilog\/fft_streaming_fsub_32ns_32ns_32_3_full_dsp_1.v",
      "impl\/verilog\/fft_streaming_Stage_R_1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/fft_streaming_Stage_R_1_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/fft_streaming_Stage_R_RAM_AUTO_1R1W.v",
      "impl\/verilog\/fft_streaming_Stage_R_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/fft_streaming.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/fft_streaming_fadd_32ns_32ns_32_3_full_dsp_1_ip.tcl",
      "impl\/misc\/fft_streaming_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl",
      "impl\/misc\/fft_streaming_fsub_32ns_32ns_32_3_full_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/fft_streaming.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "fft_streaming_fadd_32ns_32ns_32_3_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fft_streaming_fadd_32ns_32ns_32_3_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fft_streaming_fmul_32ns_32ns_32_2_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fft_streaming_fmul_32ns_32ns_32_2_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fft_streaming_fsub_32ns_32ns_32_3_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fft_streaming_fsub_32ns_32ns_32_3_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "X_R_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"X_R_address0": "DATA"},
      "ports": ["X_R_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_R"
        }]
    },
    "X_R_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"X_R_d0": "DATA"},
      "ports": ["X_R_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_R"
        }]
    },
    "X_R_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"X_R_q0": "DATA"},
      "ports": ["X_R_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_R"
        }]
    },
    "X_R_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"X_R_address1": "DATA"},
      "ports": ["X_R_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_R"
        }]
    },
    "X_R_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"X_R_d1": "DATA"},
      "ports": ["X_R_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_R"
        }]
    },
    "X_R_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"X_R_q1": "DATA"},
      "ports": ["X_R_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_R"
        }]
    },
    "X_I_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"X_I_address0": "DATA"},
      "ports": ["X_I_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_I"
        }]
    },
    "X_I_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"X_I_d0": "DATA"},
      "ports": ["X_I_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_I"
        }]
    },
    "X_I_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"X_I_q0": "DATA"},
      "ports": ["X_I_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_I"
        }]
    },
    "X_I_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"X_I_address1": "DATA"},
      "ports": ["X_I_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_I"
        }]
    },
    "X_I_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"X_I_d1": "DATA"},
      "ports": ["X_I_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_I"
        }]
    },
    "X_I_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"X_I_q1": "DATA"},
      "ports": ["X_I_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_I"
        }]
    },
    "OUT_R_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"OUT_R_address0": "DATA"},
      "ports": ["OUT_R_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_R"
        }]
    },
    "OUT_R_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"OUT_R_d0": "DATA"},
      "ports": ["OUT_R_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_R"
        }]
    },
    "OUT_R_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"OUT_R_q0": "DATA"},
      "ports": ["OUT_R_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_R"
        }]
    },
    "OUT_R_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"OUT_R_address1": "DATA"},
      "ports": ["OUT_R_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_R"
        }]
    },
    "OUT_R_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"OUT_R_d1": "DATA"},
      "ports": ["OUT_R_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_R"
        }]
    },
    "OUT_R_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"OUT_R_q1": "DATA"},
      "ports": ["OUT_R_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_R"
        }]
    },
    "OUT_I_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"OUT_I_address0": "DATA"},
      "ports": ["OUT_I_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_I"
        }]
    },
    "OUT_I_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"OUT_I_d0": "DATA"},
      "ports": ["OUT_I_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_I"
        }]
    },
    "OUT_I_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"OUT_I_q0": "DATA"},
      "ports": ["OUT_I_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_I"
        }]
    },
    "OUT_I_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"OUT_I_address1": "DATA"},
      "ports": ["OUT_I_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_I"
        }]
    },
    "OUT_I_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"OUT_I_d1": "DATA"},
      "ports": ["OUT_I_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_I"
        }]
    },
    "OUT_I_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"OUT_I_q1": "DATA"},
      "ports": ["OUT_I_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_I"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "X_R_address0": {
      "dir": "out",
      "width": "10"
    },
    "X_R_ce0": {
      "dir": "out",
      "width": "1"
    },
    "X_R_d0": {
      "dir": "out",
      "width": "32"
    },
    "X_R_q0": {
      "dir": "in",
      "width": "32"
    },
    "X_R_we0": {
      "dir": "out",
      "width": "1"
    },
    "X_R_address1": {
      "dir": "out",
      "width": "10"
    },
    "X_R_ce1": {
      "dir": "out",
      "width": "1"
    },
    "X_R_d1": {
      "dir": "out",
      "width": "32"
    },
    "X_R_q1": {
      "dir": "in",
      "width": "32"
    },
    "X_R_we1": {
      "dir": "out",
      "width": "1"
    },
    "X_I_address0": {
      "dir": "out",
      "width": "10"
    },
    "X_I_ce0": {
      "dir": "out",
      "width": "1"
    },
    "X_I_d0": {
      "dir": "out",
      "width": "32"
    },
    "X_I_q0": {
      "dir": "in",
      "width": "32"
    },
    "X_I_we0": {
      "dir": "out",
      "width": "1"
    },
    "X_I_address1": {
      "dir": "out",
      "width": "10"
    },
    "X_I_ce1": {
      "dir": "out",
      "width": "1"
    },
    "X_I_d1": {
      "dir": "out",
      "width": "32"
    },
    "X_I_q1": {
      "dir": "in",
      "width": "32"
    },
    "X_I_we1": {
      "dir": "out",
      "width": "1"
    },
    "OUT_R_address0": {
      "dir": "out",
      "width": "10"
    },
    "OUT_R_ce0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_R_d0": {
      "dir": "out",
      "width": "32"
    },
    "OUT_R_q0": {
      "dir": "in",
      "width": "32"
    },
    "OUT_R_we0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_R_address1": {
      "dir": "out",
      "width": "10"
    },
    "OUT_R_ce1": {
      "dir": "out",
      "width": "1"
    },
    "OUT_R_d1": {
      "dir": "out",
      "width": "32"
    },
    "OUT_R_q1": {
      "dir": "in",
      "width": "32"
    },
    "OUT_R_we1": {
      "dir": "out",
      "width": "1"
    },
    "OUT_I_address0": {
      "dir": "out",
      "width": "10"
    },
    "OUT_I_ce0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_I_d0": {
      "dir": "out",
      "width": "32"
    },
    "OUT_I_q0": {
      "dir": "in",
      "width": "32"
    },
    "OUT_I_we0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_I_address1": {
      "dir": "out",
      "width": "10"
    },
    "OUT_I_ce1": {
      "dir": "out",
      "width": "1"
    },
    "OUT_I_d1": {
      "dir": "out",
      "width": "32"
    },
    "OUT_I_q1": {
      "dir": "in",
      "width": "32"
    },
    "OUT_I_we1": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "fft_streaming",
      "Instances": [
        {
          "ModuleName": "bit_reverse",
          "InstanceName": "bit_reverse_U0"
        },
        {
          "ModuleName": "fft_stage",
          "InstanceName": "fft_stage_U0"
        },
        {
          "ModuleName": "fft_stage_1",
          "InstanceName": "fft_stage_1_U0"
        },
        {
          "ModuleName": "fft_stage_2",
          "InstanceName": "fft_stage_2_U0"
        },
        {
          "ModuleName": "fft_stage_3",
          "InstanceName": "fft_stage_3_U0"
        },
        {
          "ModuleName": "fft_stage_4",
          "InstanceName": "fft_stage_4_U0"
        },
        {
          "ModuleName": "fft_stage_5",
          "InstanceName": "fft_stage_5_U0"
        },
        {
          "ModuleName": "fft_stage_6",
          "InstanceName": "fft_stage_6_U0"
        },
        {
          "ModuleName": "fft_stage_7",
          "InstanceName": "fft_stage_7_U0"
        },
        {
          "ModuleName": "fft_stage_8",
          "InstanceName": "fft_stage_8_U0"
        },
        {
          "ModuleName": "fft_stage_9",
          "InstanceName": "fft_stage_9_U0"
        }
      ]
    },
    "Info": {
      "bit_reverse": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_streaming": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "bit_reverse": {
        "Latency": {
          "LatencyBest": "2050",
          "LatencyAvg": "2050",
          "LatencyWorst": "2050",
          "PipelineII": "2050",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.594"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_20_1",
            "TripCount": "1024",
            "Latency": "2048",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "103",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "171",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage": {
        "Latency": {
          "LatencyBest": "522",
          "LatencyAvg": "522",
          "LatencyWorst": "522",
          "PipelineII": "522",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Loops": [{
            "Name": "dft_loop",
            "TripCount": "512",
            "Latency": "520",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "DSP": "18",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "2081",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "1768",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_1": {
        "Latency": {
          "LatencyBest": "522",
          "LatencyAvg": "522",
          "LatencyWorst": "522",
          "PipelineII": "522",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Loops": [{
            "Name": "butterfly_loop_dft_loop",
            "TripCount": "512",
            "Latency": "520",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "24",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "2223",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "1957",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_2": {
        "Latency": {
          "LatencyBest": "522",
          "LatencyAvg": "522",
          "LatencyWorst": "522",
          "PipelineII": "522",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Loops": [{
            "Name": "butterfly_loop_dft_loop",
            "TripCount": "512",
            "Latency": "520",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "24",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "2223",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "1957",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_3": {
        "Latency": {
          "LatencyBest": "522",
          "LatencyAvg": "522",
          "LatencyWorst": "522",
          "PipelineII": "522",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Loops": [{
            "Name": "butterfly_loop_dft_loop",
            "TripCount": "512",
            "Latency": "520",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "24",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "2223",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "1958",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_4": {
        "Latency": {
          "LatencyBest": "522",
          "LatencyAvg": "522",
          "LatencyWorst": "522",
          "PipelineII": "522",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Loops": [{
            "Name": "butterfly_loop_dft_loop",
            "TripCount": "512",
            "Latency": "520",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "24",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "2223",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "1956",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_5": {
        "Latency": {
          "LatencyBest": "522",
          "LatencyAvg": "522",
          "LatencyWorst": "522",
          "PipelineII": "522",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Loops": [{
            "Name": "butterfly_loop_dft_loop",
            "TripCount": "512",
            "Latency": "520",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "24",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "2223",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "1956",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_6": {
        "Latency": {
          "LatencyBest": "522",
          "LatencyAvg": "522",
          "LatencyWorst": "522",
          "PipelineII": "522",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Loops": [{
            "Name": "butterfly_loop_dft_loop",
            "TripCount": "512",
            "Latency": "520",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "24",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "2223",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "1956",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_7": {
        "Latency": {
          "LatencyBest": "522",
          "LatencyAvg": "522",
          "LatencyWorst": "522",
          "PipelineII": "522",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Loops": [{
            "Name": "butterfly_loop_dft_loop",
            "TripCount": "512",
            "Latency": "520",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "24",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "2223",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "1955",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_8": {
        "Latency": {
          "LatencyBest": "522",
          "LatencyAvg": "522",
          "LatencyWorst": "522",
          "PipelineII": "522",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Loops": [{
            "Name": "butterfly_loop_dft_loop",
            "TripCount": "512",
            "Latency": "520",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "24",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "2223",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "1953",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_9": {
        "Latency": {
          "LatencyBest": "522",
          "LatencyAvg": "522",
          "LatencyWorst": "522",
          "PipelineII": "522",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Loops": [{
            "Name": "butterfly_loop",
            "TripCount": "512",
            "Latency": "520",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "24",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "~0",
          "FF": "2138",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "1827",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "fft_streaming": {
        "Latency": {
          "LatencyBest": "7280",
          "LatencyAvg": "7280",
          "LatencyWorst": "7280",
          "PipelineII": "2051",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.297"
        },
        "Area": {
          "BRAM_18K": "98",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "2",
          "DSP": "234",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "2",
          "FF": "22126",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "19716",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-06-30 11:19:50 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
