##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_I2C
		4.2::Critical Path Report for Clock_UART
		4.3::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_I2C:R vs. Clock_I2C:R)
		5.2::Critical Path Report for (Clock_UART:R vs. Clock_UART:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_I2C:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_UART:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock_I2C                         | Frequency: 35.15 MHz  | Target: 16.00 MHz  | 
Clock: Clock_UART                        | Frequency: 43.82 MHz  | Target: 0.08 MHz   | 
Clock: Clock_UsbSuspend                  | N/A                   | Target: 0.05 MHz   | 
Clock: Clock_UsbSuspend(fixed-function)  | N/A                   | Target: 0.05 MHz   | 
Clock: CyBUS_CLK                         | Frequency: 65.66 MHz  | Target: 64.00 MHz  | 
Clock: CyILO                             | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                             | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                      | N/A                   | Target: 64.00 MHz  | 
Clock: CyPLL_OUT                         | N/A                   | Target: 64.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_I2C     Clock_I2C      62500            34047       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_UART    Clock_UART     1.3e+007         12977179    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_I2C      15625            7717        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_UART     15625            396         N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name               Clock to Out  Clock Name:Phase  
----------------------  ------------  ----------------  
Pin_I2C_SCL(0)_PAD:out  24678         Clock_I2C:R       
Pin_I2C_SDA(0)_PAD:out  24364         Clock_I2C:R       
Pin_UART_Tx(0)_PAD      31364         Clock_UART:R      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_I2C
***************************************
Clock: Clock_I2C
Frequency: 35.15 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : \I2CHW:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2CHW:bI2C_UDB:Shifter:u0\/clock
Path slack     : 34047p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -6290
------------------------------------------------   ----- 
End-of-path required time (ps)                     56210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22163
-------------------------------------   ----- 
End-of-path arrival time (ps)           22163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q               macrocell15     1250   1250  34047  RISE       1
\I2CHW:bI2C_UDB:cnt_reset\/main_4          macrocell8      8701   9951  34047  RISE       1
\I2CHW:bI2C_UDB:cnt_reset\/q               macrocell8      3350  13301  34047  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell11     2607  15908  34047  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_0\/q       macrocell11     3350  19258  34047  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell2   2905  22163  34047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_UART
****************************************
Clock: Clock_UART
Frequency: 43.82 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_bitclk\/q
Path End       : \UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12977179p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                           -11520
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11301
-------------------------------------   ----- 
End-of-path arrival time (ps)           11301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_bitclk\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_bitclk\/q                       macrocell51     1250   1250  12977179  RISE       1
\UART_Bridge:BUART:counter_load_not\/main_3           macrocell35     4384   5634  12977179  RISE       1
\UART_Bridge:BUART:counter_load_not\/q                macrocell35     3350   8984  12977179  RISE       1
\UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2317  11301  12977179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 65.66 MHz | Target: 64.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_UART_Rx(0)_SYNC/out
Path End       : \UART_Bridge:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Bridge:BUART:sRX:RxShifter:u0\/clock
Path slack     : 396p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#832 vs. Clock_UART:R#2)   15625
- Setup time                                          -5210
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10415

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10019
-------------------------------------   ----- 
End-of-path arrival time (ps)           10019
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_UART_Rx(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_UART_Rx(0)_SYNC/out                        synccell        1480   1480    396  RISE       1
\UART_Bridge:BUART:rx_postpoll\/main_2         macrocell43     2880   4360    396  RISE       1
\UART_Bridge:BUART:rx_postpoll\/q              macrocell43     3350   7710    396  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  10019    396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_I2C:R vs. Clock_I2C:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : \I2CHW:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2CHW:bI2C_UDB:Shifter:u0\/clock
Path slack     : 34047p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -6290
------------------------------------------------   ----- 
End-of-path required time (ps)                     56210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22163
-------------------------------------   ----- 
End-of-path arrival time (ps)           22163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q               macrocell15     1250   1250  34047  RISE       1
\I2CHW:bI2C_UDB:cnt_reset\/main_4          macrocell8      8701   9951  34047  RISE       1
\I2CHW:bI2C_UDB:cnt_reset\/q               macrocell8      3350  13301  34047  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell11     2607  15908  34047  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_0\/q       macrocell11     3350  19258  34047  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell2   2905  22163  34047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1


5.2::Critical Path Report for (Clock_UART:R vs. Clock_UART:R)
*************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_bitclk\/q
Path End       : \UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12977179p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                           -11520
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11301
-------------------------------------   ----- 
End-of-path arrival time (ps)           11301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_bitclk\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_bitclk\/q                       macrocell51     1250   1250  12977179  RISE       1
\UART_Bridge:BUART:counter_load_not\/main_3           macrocell35     4384   5634  12977179  RISE       1
\UART_Bridge:BUART:counter_load_not\/q                macrocell35     3350   8984  12977179  RISE       1
\UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2317  11301  12977179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_I2C:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_I2C_SDA(0)_SYNC/out
Path End       : \I2CHW:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 7717p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_I2C:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4398
-------------------------------------   ---- 
End-of-path arrival time (ps)           4398
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_I2C_SDA(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_I2C_SDA(0)_SYNC/out             synccell      1480   1480   7717  RISE       1
\I2CHW:bI2C_UDB:sda_in_reg\/main_0  macrocell28   2918   4398   7717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:sda_in_reg\/clock_0                        macrocell28         0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_UART:R)
************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_UART_Rx(0)_SYNC/out
Path End       : \UART_Bridge:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Bridge:BUART:sRX:RxShifter:u0\/clock
Path slack     : 396p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#832 vs. Clock_UART:R#2)   15625
- Setup time                                          -5210
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10415

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10019
-------------------------------------   ----- 
End-of-path arrival time (ps)           10019
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_UART_Rx(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_UART_Rx(0)_SYNC/out                        synccell        1480   1480    396  RISE       1
\UART_Bridge:BUART:rx_postpoll\/main_2         macrocell43     2880   4360    396  RISE       1
\UART_Bridge:BUART:rx_postpoll\/q              macrocell43     3350   7710    396  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  10019    396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_UART_Rx(0)_SYNC/out
Path End       : \UART_Bridge:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Bridge:BUART:sRX:RxShifter:u0\/clock
Path slack     : 396p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#832 vs. Clock_UART:R#2)   15625
- Setup time                                          -5210
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10415

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10019
-------------------------------------   ----- 
End-of-path arrival time (ps)           10019
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_UART_Rx(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_UART_Rx(0)_SYNC/out                        synccell        1480   1480    396  RISE       1
\UART_Bridge:BUART:rx_postpoll\/main_2         macrocell43     2880   4360    396  RISE       1
\UART_Bridge:BUART:rx_postpoll\/q              macrocell43     3350   7710    396  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  10019    396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_UART_Rx(0)_SYNC/out
Path End       : \UART_Bridge:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Bridge:BUART:rx_status_3\/clock_0
Path slack     : 7563p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#832 vs. Clock_UART:R#2)   15625
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_UART_Rx(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Pin_UART_Rx(0)_SYNC/out                 synccell      1480   1480    396  RISE       1
\UART_Bridge:BUART:rx_status_3\/main_7  macrocell48   3072   4552   7563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_UART_Rx(0)_SYNC/out
Path End       : \UART_Bridge:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Bridge:BUART:rx_state_0\/clock_0
Path slack     : 7571p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#832 vs. Clock_UART:R#2)   15625
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_UART_Rx(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Pin_UART_Rx(0)_SYNC/out                 synccell      1480   1480    396  RISE       1
\UART_Bridge:BUART:rx_state_0\/main_10  macrocell44   3064   4544   7571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_UART_Rx(0)_SYNC/out
Path End       : \UART_Bridge:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Bridge:BUART:rx_state_2\/clock_0
Path slack     : 7571p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#832 vs. Clock_UART:R#2)   15625
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_UART_Rx(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Pin_UART_Rx(0)_SYNC/out                synccell      1480   1480    396  RISE       1
\UART_Bridge:BUART:rx_state_2\/main_9  macrocell45   3064   4544   7571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_I2C_SDA(0)_SYNC/out
Path End       : \I2CHW:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 7717p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_I2C:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4398
-------------------------------------   ---- 
End-of-path arrival time (ps)           4398
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_I2C_SDA(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_I2C_SDA(0)_SYNC/out             synccell      1480   1480   7717  RISE       1
\I2CHW:bI2C_UDB:sda_in_reg\/main_0  macrocell28   2918   4398   7717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:sda_in_reg\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_UART_Rx(0)_SYNC/out
Path End       : \UART_Bridge:BUART:pollcount_0\/main_3
Capture Clock  : \UART_Bridge:BUART:pollcount_0\/clock_0
Path slack     : 7755p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#832 vs. Clock_UART:R#2)   15625
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_UART_Rx(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Pin_UART_Rx(0)_SYNC/out                 synccell      1480   1480    396  RISE       1
\UART_Bridge:BUART:pollcount_0\/main_3  macrocell36   2880   4360   7755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_0\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_UART_Rx(0)_SYNC/out
Path End       : \UART_Bridge:BUART:pollcount_1\/main_4
Capture Clock  : \UART_Bridge:BUART:pollcount_1\/clock_0
Path slack     : 7755p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#832 vs. Clock_UART:R#2)   15625
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_UART_Rx(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Pin_UART_Rx(0)_SYNC/out                 synccell      1480   1480    396  RISE       1
\UART_Bridge:BUART:pollcount_1\/main_4  macrocell37   2880   4360   7755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_1\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_UART_Rx(0)_SYNC/out
Path End       : \UART_Bridge:BUART:rx_last\/main_0
Capture Clock  : \UART_Bridge:BUART:rx_last\/clock_0
Path slack     : 7755p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#832 vs. Clock_UART:R#2)   15625
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_UART_Rx(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_UART_Rx(0)_SYNC/out             synccell      1480   1480    396  RISE       1
\UART_Bridge:BUART:rx_last\/main_0  macrocell41   2880   4360   7755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_last\/clock_0                        macrocell41         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_I2C_SDA(0)_SYNC/out
Path End       : \I2CHW:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2CHW:bI2C_UDB:status_1\/clock_0
Path slack     : 7758p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_I2C:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_I2C_SDA(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Pin_I2C_SDA(0)_SYNC/out           synccell      1480   1480   7717  RISE       1
\I2CHW:bI2C_UDB:status_1\/main_8  macrocell30   2877   4357   7758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_I2C_SCL(0)_SYNC/out
Path End       : \I2CHW:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 8319p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_I2C:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_I2C_SCL(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_I2C_SCL(0)_SYNC/out             synccell      1480   1480   8319  RISE       1
\I2CHW:bI2C_UDB:clk_eq_reg\/main_1  macrocell5    2316   3796   8319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell5          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_I2C_SCL(0)_SYNC/out
Path End       : \I2CHW:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 8319p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#4 vs. Clock_I2C:R#2)   15625
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     12115

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_I2C_SCL(0)_SYNC/clock                                   synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Pin_I2C_SCL(0)_SYNC/out             synccell      1480   1480   8319  RISE       1
\I2CHW:bI2C_UDB:scl_in_reg\/main_0  macrocell25   2316   3796   8319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:scl_in_reg\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : \I2CHW:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2CHW:bI2C_UDB:Shifter:u0\/clock
Path slack     : 34047p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -6290
------------------------------------------------   ----- 
End-of-path required time (ps)                     56210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22163
-------------------------------------   ----- 
End-of-path arrival time (ps)           22163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q               macrocell15     1250   1250  34047  RISE       1
\I2CHW:bI2C_UDB:cnt_reset\/main_4          macrocell8      8701   9951  34047  RISE       1
\I2CHW:bI2C_UDB:cnt_reset\/q               macrocell8      3350  13301  34047  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell11     2607  15908  34047  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_0\/q       macrocell11     3350  19258  34047  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell2   2905  22163  34047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : \I2CHW:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2CHW:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 34280p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -5310
------------------------------------------------   ----- 
End-of-path required time (ps)                     57190

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22910
-------------------------------------   ----- 
End-of-path arrival time (ps)           22910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q                 macrocell15     1250   1250  34047  RISE       1
\I2CHW:bI2C_UDB:cnt_reset\/main_4            macrocell8      8701   9951  34047  RISE       1
\I2CHW:bI2C_UDB:cnt_reset\/q                 macrocell8      3350  13301  34047  RISE       1
\I2CHW:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell10     2607  15908  34280  RISE       1
\I2CHW:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell10     3350  19258  34280  RISE       1
\I2CHW:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell1   3652  22910  34280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : \I2CHW:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2CHW:bI2C_UDB:Shifter:u0\/clock
Path slack     : 37772p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -6290
------------------------------------------------   ----- 
End-of-path required time (ps)                     56210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18438
-------------------------------------   ----- 
End-of-path arrival time (ps)           18438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q               macrocell15     1250   1250  34047  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell12    11514  12764  37772  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_1\/q       macrocell12     3350  16114  37772  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell2   2323  18438  37772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : \I2CHW:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2CHW:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 37794p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -5310
------------------------------------------------   ----- 
End-of-path required time (ps)                     57190

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19396
-------------------------------------   ----- 
End-of-path arrival time (ps)           19396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q                 macrocell15     1250   1250  34047  RISE       1
\I2CHW:bI2C_UDB:cs_addr_clkgen_0\/main_5     macrocell9     12501  13751  37794  RISE       1
\I2CHW:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell9      3350  17101  37794  RISE       1
\I2CHW:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell1   2296  19396  37794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : \I2CHW:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 39640p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19350
-------------------------------------   ----- 
End-of-path arrival time (ps)           19350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q               macrocell15   1250   1250  34047  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell12  11514  12764  37772  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_1\/q       macrocell12   3350  16114  37772  RISE       1
\I2CHW:bI2C_UDB:lost_arb_reg\/main_0       macrocell13   3236  19350  39640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : \I2CHW:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:status_0\/clock_0
Path slack     : 39640p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19350
-------------------------------------   ----- 
End-of-path arrival time (ps)           19350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q               macrocell15   1250   1250  34047  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell12  11514  12764  37772  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_1\/q       macrocell12   3350  16114  37772  RISE       1
\I2CHW:bI2C_UDB:status_0\/main_1           macrocell29   3236  19350  39640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : \I2CHW:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:status_3\/clock_0
Path slack     : 39640p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19350
-------------------------------------   ----- 
End-of-path arrival time (ps)           19350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q               macrocell15   1250   1250  34047  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_1\/main_5  macrocell12  11514  12764  37772  RISE       1
\I2CHW:bI2C_UDB:cs_addr_shifter_1\/q       macrocell12   3350  16114  37772  RISE       1
\I2CHW:bI2C_UDB:status_3\/main_1           macrocell32   3236  19350  39640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_3\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : \I2CHW:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2CHW:bI2C_UDB:m_state_2\/clock_0
Path slack     : 40025p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18965
-------------------------------------   ----- 
End-of-path arrival time (ps)           18965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q             macrocell15   1250   1250  34047  RISE       1
\I2CHW:bI2C_UDB:m_state_2_split\/main_8  macrocell19  12067  13317  40025  RISE       1
\I2CHW:bI2C_UDB:m_state_2_split\/q       macrocell19   3350  16667  40025  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/main_5        macrocell18   2299  18965  40025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : \I2CHW:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2CHW:bI2C_UDB:m_state_4\/clock_0
Path slack     : 41390p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17600
-------------------------------------   ----- 
End-of-path arrival time (ps)           17600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q             macrocell15   1250   1250  34047  RISE       1
\I2CHW:bI2C_UDB:m_state_4_split\/main_8  macrocell22  10688  11938  41390  RISE       1
\I2CHW:bI2C_UDB:m_state_4_split\/q       macrocell22   3350  15288  41390  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/main_6        macrocell21   2312  17600  41390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : Net_834/main_8
Capture Clock  : Net_834/clock_0
Path slack     : 41540p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17450
-------------------------------------   ----- 
End-of-path arrival time (ps)           17450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  34047  RISE       1
\I2CHW:bI2C_UDB:cnt_reset\/main_4  macrocell8    8701   9951  34047  RISE       1
\I2CHW:bI2C_UDB:cnt_reset\/q       macrocell8    3350  13301  34047  RISE       1
Net_834/main_8                     macrocell2    4149  17450  41540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_834/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2CHW:bI2C_UDB:m_state_0\/clock_0
Path slack     : 42272p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16718
-------------------------------------   ----- 
End-of-path arrival time (ps)           16718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q               macrocell14   1250   1250  42272  RISE       1
\I2CHW:bI2C_UDB:m_state_0_split\/main_9  macrocell16   9814  11064  42272  RISE       1
\I2CHW:bI2C_UDB:m_state_0_split\/q       macrocell16   3350  14414  42272  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/main_8        macrocell15   2303  16718  42272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 43082p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15908
-------------------------------------   ----- 
End-of-path arrival time (ps)           15908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q            macrocell15   1250   1250  34047  RISE       1
\I2CHW:bI2C_UDB:cnt_reset\/main_4       macrocell8    8701   9951  34047  RISE       1
\I2CHW:bI2C_UDB:cnt_reset\/q            macrocell8    3350  13301  34047  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell6    2607  15908  43082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell6          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : Net_835/main_6
Capture Clock  : Net_835/clock_0
Path slack     : 43942p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15048
-------------------------------------   ----- 
End-of-path arrival time (ps)           15048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q  macrocell15   1250   1250  34047  RISE       1
Net_835/main_6                macrocell3   13798  15048  43942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_835/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : \I2CHW:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2CHW:bI2C_UDB:status_3\/clock_0
Path slack     : 44685p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14305
-------------------------------------   ----- 
End-of-path arrival time (ps)           14305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q      macrocell15   1250   1250  34047  RISE       1
\I2CHW:bI2C_UDB:status_3\/main_6  macrocell32  13055  14305  44685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_3\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : Net_834/main_5
Capture Clock  : Net_834/clock_0
Path slack     : 45239p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13751
-------------------------------------   ----- 
End-of-path arrival time (ps)           13751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q  macrocell15   1250   1250  34047  RISE       1
Net_834/main_5                macrocell2   12501  13751  45239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_834/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_4\/q
Path End       : Net_835/main_2
Capture Clock  : Net_835/clock_0
Path slack     : 45246p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13744
-------------------------------------   ----- 
End-of-path arrival time (ps)           13744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_4\/q  macrocell21   1250   1250  36458  RISE       1
Net_835/main_2                macrocell3   12494  13744  45246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_835/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : \I2CHW:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2CHW:bI2C_UDB:m_state_1\/clock_0
Path slack     : 45920p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13070
-------------------------------------   ----- 
End-of-path arrival time (ps)           13070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  34047  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/main_5  macrocell17  11820  13070  45920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2CHW:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2CHW:bI2C_UDB:m_state_3\/clock_0
Path slack     : 46077p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12913
-------------------------------------   ----- 
End-of-path arrival time (ps)           12913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  41675  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/main_3             macrocell20     7633  12913  46077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2CHW:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:m_state_0\/clock_0
Path slack     : 46088p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12902
-------------------------------------   ----- 
End-of-path arrival time (ps)           12902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  41675  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/main_0             macrocell15     7622  12902  46088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_4\/q
Path End       : \I2CHW:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2CHW:bI2C_UDB:status_0\/clock_0
Path slack     : 46127p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12863
-------------------------------------   ----- 
End-of-path arrival time (ps)           12863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_4\/q      macrocell21   1250   1250  36458  RISE       1
\I2CHW:bI2C_UDB:status_0\/main_2  macrocell29  11613  12863  46127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_4\/q
Path End       : \I2CHW:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2CHW:bI2C_UDB:status_3\/clock_0
Path slack     : 46127p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12863
-------------------------------------   ----- 
End-of-path arrival time (ps)           12863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_4\/q      macrocell21   1250   1250  36458  RISE       1
\I2CHW:bI2C_UDB:status_3\/main_2  macrocell32  11613  12863  46127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_3\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2CHW:bI2C_UDB:m_state_0\/clock_0
Path slack     : 46205p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12785
-------------------------------------   ----- 
End-of-path arrival time (ps)           12785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q         macrocell14   1250   1250  42272  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/main_6  macrocell15  11535  12785  46205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2CHW:bI2C_UDB:status_1\/clock_0
Path slack     : 46205p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12785
-------------------------------------   ----- 
End-of-path arrival time (ps)           12785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q        macrocell14   1250   1250  42272  RISE       1
\I2CHW:bI2C_UDB:status_1\/main_6  macrocell30  11535  12785  46205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2CHW:bI2C_UDB:m_state_3\/clock_0
Path slack     : 46226p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12764
-------------------------------------   ----- 
End-of-path arrival time (ps)           12764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q         macrocell14   1250   1250  42272  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/main_9  macrocell20  11514  12764  46226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:scl_in_reg\/q
Path End       : \I2CHW:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2CHW:bI2C_UDB:StsReg\/clock
Path slack     : 46494p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     60930

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14436
-------------------------------------   ----- 
End-of-path arrival time (ps)           14436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:scl_in_reg\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:scl_in_reg\/q     macrocell25    1250   1250  39100  RISE       1
\I2CHW:bI2C_UDB:status_5\/main_0  macrocell34    4557   5807  46494  RISE       1
\I2CHW:bI2C_UDB:status_5\/q       macrocell34    3350   9157  46494  RISE       1
\I2CHW:bI2C_UDB:StsReg\/status_5  statusicell1   5279  14436  46494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:StsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_4\/q
Path End       : Net_834/main_1
Capture Clock  : Net_834/clock_0
Path slack     : 46705p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12285
-------------------------------------   ----- 
End-of-path arrival time (ps)           12285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_4\/q  macrocell21   1250   1250  36458  RISE       1
Net_834/main_1                macrocell2   11035  12285  46705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_834/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_4\/q
Path End       : \I2CHW:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:m_state_1\/clock_0
Path slack     : 47109p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11881
-------------------------------------   ----- 
End-of-path arrival time (ps)           11881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_4\/q       macrocell21   1250   1250  36458  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/main_1  macrocell17  10631  11881  47109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2CHW:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 47367p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11623
-------------------------------------   ----- 
End-of-path arrival time (ps)           11623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q            macrocell14   1250   1250  42272  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/main_5  macrocell4   10373  11623  47367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_3\/q
Path End       : Net_835/main_3
Capture Clock  : Net_835/clock_0
Path slack     : 48000p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10990
-------------------------------------   ----- 
End-of-path arrival time (ps)           10990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_3\/q  macrocell20   1250   1250  36827  RISE       1
Net_835/main_3                macrocell3    9740  10990  48000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_835/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_4\/q
Path End       : \I2CHW:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:m_state_0\/clock_0
Path slack     : 48483p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10507
-------------------------------------   ----- 
End-of-path arrival time (ps)           10507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_4\/q       macrocell21   1250   1250  36458  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/main_1  macrocell15   9257  10507  48483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_4\/q
Path End       : \I2CHW:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:status_1\/clock_0
Path slack     : 48483p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10507
-------------------------------------   ----- 
End-of-path arrival time (ps)           10507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_4\/q      macrocell21   1250   1250  36458  RISE       1
\I2CHW:bI2C_UDB:status_1\/main_1  macrocell30   9257  10507  48483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_4\/q
Path End       : \I2CHW:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:m_state_2\/clock_0
Path slack     : 48747p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10243
-------------------------------------   ----- 
End-of-path arrival time (ps)           10243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_4\/q       macrocell21   1250   1250  36458  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/main_0  macrocell18   8993  10243  48747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_3\/q
Path End       : \I2CHW:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2CHW:bI2C_UDB:status_0\/clock_0
Path slack     : 48878p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10112
-------------------------------------   ----- 
End-of-path arrival time (ps)           10112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_3\/q      macrocell20   1250   1250  36827  RISE       1
\I2CHW:bI2C_UDB:status_0\/main_3  macrocell29   8862  10112  48878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_3\/q
Path End       : \I2CHW:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2CHW:bI2C_UDB:status_3\/clock_0
Path slack     : 48878p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10112
-------------------------------------   ----- 
End-of-path arrival time (ps)           10112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_3\/q      macrocell20   1250   1250  36827  RISE       1
\I2CHW:bI2C_UDB:status_3\/main_3  macrocell32   8862  10112  48878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_3\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_3\/q
Path End       : Net_834/main_2
Capture Clock  : Net_834/clock_0
Path slack     : 48884p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10106
-------------------------------------   ----- 
End-of-path arrival time (ps)           10106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_3\/q  macrocell20   1250   1250  36827  RISE       1
Net_834/main_2                macrocell2    8856  10106  48884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_834/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_3\/q
Path End       : \I2CHW:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2CHW:bI2C_UDB:m_state_1\/clock_0
Path slack     : 48893p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10097
-------------------------------------   ----- 
End-of-path arrival time (ps)           10097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_3\/q       macrocell20   1250   1250  36827  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/main_2  macrocell17   8847  10097  48893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : \I2CHW:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2CHW:bI2C_UDB:m_state_0\/clock_0
Path slack     : 48965p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10025
-------------------------------------   ----- 
End-of-path arrival time (ps)           10025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q       macrocell18   1250   1250  38457  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/main_3  macrocell15   8775  10025  48965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : \I2CHW:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2CHW:bI2C_UDB:status_1\/clock_0
Path slack     : 48965p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10025
-------------------------------------   ----- 
End-of-path arrival time (ps)           10025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q      macrocell18   1250   1250  38457  RISE       1
\I2CHW:bI2C_UDB:status_1\/main_3  macrocell30   8775  10025  48965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : Net_835/main_4
Capture Clock  : Net_835/clock_0
Path slack     : 49360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9630
-------------------------------------   ---- 
End-of-path arrival time (ps)           9630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q  macrocell18   1250   1250  38457  RISE       1
Net_835/main_4                macrocell3    8380   9630  49360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_835/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_4\/q
Path End       : \I2CHW:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2CHW:bI2C_UDB:m_state_3\/clock_0
Path slack     : 49458p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9532
-------------------------------------   ---- 
End-of-path arrival time (ps)           9532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_4\/q       macrocell21   1250   1250  36458  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/main_4  macrocell20   8282   9532  49458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_1\/q
Path End       : \I2CHW:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2CHW:bI2C_UDB:m_state_3\/clock_0
Path slack     : 49462p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9528
-------------------------------------   ---- 
End-of-path arrival time (ps)           9528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_1\/q       macrocell17   1250   1250  36410  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/main_7  macrocell20   8278   9528  49462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_1\/q
Path End       : \I2CHW:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2CHW:bI2C_UDB:m_state_0\/clock_0
Path slack     : 49483p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9507
-------------------------------------   ---- 
End-of-path arrival time (ps)           9507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_1\/q       macrocell17   1250   1250  36410  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/main_4  macrocell15   8257   9507  49483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_1\/q
Path End       : \I2CHW:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2CHW:bI2C_UDB:status_1\/clock_0
Path slack     : 49483p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9507
-------------------------------------   ---- 
End-of-path arrival time (ps)           9507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_1\/q      macrocell17   1250   1250  36410  RISE       1
\I2CHW:bI2C_UDB:status_1\/main_4  macrocell30   8257   9507  49483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2CHW:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:m_state_1\/clock_0
Path slack     : 49528p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9462
-------------------------------------   ---- 
End-of-path arrival time (ps)           9462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  41675  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/main_0             macrocell17     4182   9462  49528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : \I2CHW:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2CHW:bI2C_UDB:m_state_3\/clock_0
Path slack     : 49684p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9306
-------------------------------------   ---- 
End-of-path arrival time (ps)           9306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q       macrocell18   1250   1250  38457  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/main_6  macrocell20   8056   9306  49684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_3\/q
Path End       : \I2CHW:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:m_state_2\/clock_0
Path slack     : 50164p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_3\/q       macrocell20   1250   1250  36827  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/main_1  macrocell18   7576   8826  50164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : \I2CHW:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2CHW:bI2C_UDB:m_state_4\/clock_0
Path slack     : 50234p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8756
-------------------------------------   ---- 
End-of-path arrival time (ps)           8756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  34047  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/main_4  macrocell21   7506   8756  50234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : \I2CHW:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2CHW:bI2C_UDB:status_2\/clock_0
Path slack     : 50234p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8756
-------------------------------------   ---- 
End-of-path arrival time (ps)           8756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q      macrocell15   1250   1250  34047  RISE       1
\I2CHW:bI2C_UDB:status_2\/main_5  macrocell31   7506   8756  50234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_2\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : \I2CHW:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2CHW:bI2C_UDB:m_state_1\/clock_0
Path slack     : 50244p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8746
-------------------------------------   ---- 
End-of-path arrival time (ps)           8746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q       macrocell18   1250   1250  38457  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/main_3  macrocell17   7496   8746  50244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_4\/q
Path End       : \I2CHW:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:m_state_4\/clock_0
Path slack     : 50309p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8681
-------------------------------------   ---- 
End-of-path arrival time (ps)           8681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_4\/q       macrocell21   1250   1250  36458  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/main_1  macrocell21   7431   8681  50309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_4\/q
Path End       : \I2CHW:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:status_2\/clock_0
Path slack     : 50309p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8681
-------------------------------------   ---- 
End-of-path arrival time (ps)           8681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_4\/q      macrocell21   1250   1250  36458  RISE       1
\I2CHW:bI2C_UDB:status_2\/main_1  macrocell31   7431   8681  50309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_2\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : Net_835/main_0
Capture Clock  : Net_835/clock_0
Path slack     : 50622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8368
-------------------------------------   ---- 
End-of-path arrival time (ps)           8368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   2580   2580  46602  RISE       1
Net_835/main_0                              macrocell3     5788   8368  50622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_835/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 50673p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8317
-------------------------------------   ---- 
End-of-path arrival time (ps)           8317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q              macrocell14   1250   1250  42272  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell6    7067   8317  50673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell6          0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_1\/q
Path End       : \I2CHW:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2CHW:bI2C_UDB:m_state_4\/clock_0
Path slack     : 50711p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8279
-------------------------------------   ---- 
End-of-path arrival time (ps)           8279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_1\/q       macrocell17   1250   1250  36410  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/main_3  macrocell21   7029   8279  50711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_1\/q
Path End       : \I2CHW:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2CHW:bI2C_UDB:status_2\/clock_0
Path slack     : 50711p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8279
-------------------------------------   ---- 
End-of-path arrival time (ps)           8279
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_1\/q      macrocell17   1250   1250  36410  RISE       1
\I2CHW:bI2C_UDB:status_2\/main_4  macrocell31   7029   8279  50711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_2\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:Shifter:u0\/so_comb
Path End       : Net_835/main_1
Capture Clock  : Net_835/clock_0
Path slack     : 50798p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8192
-------------------------------------   ---- 
End-of-path arrival time (ps)           8192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:Shifter:u0\/so_comb  datapathcell2   4550   4550  50798  RISE       1
Net_835/main_1                       macrocell3      3642   8192  50798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_835/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2CHW:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2CHW:bI2C_UDB:m_state_3\/clock_0
Path slack     : 50877p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8113
-------------------------------------   ---- 
End-of-path arrival time (ps)           8113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:lost_arb_reg\/q     macrocell13   1250   1250  45774  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/main_11  macrocell20   6863   8113  50877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2CHW:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 51009p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7981
-------------------------------------   ---- 
End-of-path arrival time (ps)           7981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/q       macrocell6    1250   1250  39985  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell7    6731   7981  51009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell7          0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_3\/q
Path End       : \I2CHW:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2CHW:bI2C_UDB:status_2\/clock_0
Path slack     : 51251p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7739
-------------------------------------   ---- 
End-of-path arrival time (ps)           7739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_3\/q      macrocell20   1250   1250  36827  RISE       1
\I2CHW:bI2C_UDB:status_2\/main_2  macrocell31   6489   7739  51251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_2\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : \I2CHW:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2CHW:bI2C_UDB:m_state_4\/clock_0
Path slack     : 51285p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7705
-------------------------------------   ---- 
End-of-path arrival time (ps)           7705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q       macrocell18   1250   1250  38457  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/main_2  macrocell21   6455   7705  51285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : \I2CHW:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2CHW:bI2C_UDB:status_2\/clock_0
Path slack     : 51285p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7705
-------------------------------------   ---- 
End-of-path arrival time (ps)           7705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q      macrocell18   1250   1250  38457  RISE       1
\I2CHW:bI2C_UDB:status_2\/main_3  macrocell31   6455   7705  51285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_2\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:status_3\/q
Path End       : \I2CHW:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:status_3\/clock_0
Path slack     : 51441p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7549
-------------------------------------   ---- 
End-of-path arrival time (ps)           7549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_3\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:status_3\/q       macrocell32   1250   1250  51441  RISE       1
\I2CHW:bI2C_UDB:status_3\/main_0  macrocell32   6299   7549  51441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_3\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 51491p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7499
-------------------------------------   ---- 
End-of-path arrival time (ps)           7499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Master:ClkGen:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell1   3850   3850  42456  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell6      3649   7499  51491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell6          0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : \I2CHW:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2CHW:bI2C_UDB:status_0\/clock_0
Path slack     : 51609p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7381
-------------------------------------   ---- 
End-of-path arrival time (ps)           7381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q      macrocell18   1250   1250  38457  RISE       1
\I2CHW:bI2C_UDB:status_0\/main_4  macrocell29   6131   7381  51609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : \I2CHW:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2CHW:bI2C_UDB:status_3\/clock_0
Path slack     : 51609p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7381
-------------------------------------   ---- 
End-of-path arrival time (ps)           7381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q      macrocell18   1250   1250  38457  RISE       1
\I2CHW:bI2C_UDB:status_3\/main_4  macrocell32   6131   7381  51609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_3\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2CHW:bI2C_UDB:m_state_4\/clock_0
Path slack     : 51629p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7361
-------------------------------------   ---- 
End-of-path arrival time (ps)           7361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q         macrocell14   1250   1250  42272  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/main_5  macrocell21   6111   7361  51629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2CHW:bI2C_UDB:status_2\/clock_0
Path slack     : 51629p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7361
-------------------------------------   ---- 
End-of-path arrival time (ps)           7361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q        macrocell14   1250   1250  42272  RISE       1
\I2CHW:bI2C_UDB:status_2\/main_6  macrocell31   6111   7361  51629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_2\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : Net_834/main_7
Capture Clock  : Net_834/clock_0
Path slack     : 51893p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7097
-------------------------------------   ---- 
End-of-path arrival time (ps)           7097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/q  macrocell6    1250   1250  39985  RISE       1
Net_834/main_7                     macrocell2    5847   7097  51893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_834/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2CHW:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2CHW:bI2C_UDB:m_state_1\/clock_0
Path slack     : 51897p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7093
-------------------------------------   ---- 
End-of-path arrival time (ps)           7093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/q  macrocell6    1250   1250  39985  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/main_7  macrocell17   5843   7093  51897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2CHW:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:m_reset\/clock_0
Path slack     : 51978p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7012
-------------------------------------   ---- 
End-of-path arrival time (ps)           7012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell1   2580   2580  51978  RISE       1
\I2CHW:bI2C_UDB:m_reset\/main_0             macrocell14    4432   7012  51978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : \I2CHW:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2CHW:bI2C_UDB:m_state_0\/clock_0
Path slack     : 52091p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6899
-------------------------------------   ---- 
End-of-path arrival time (ps)           6899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  34047  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/main_5  macrocell15   5649   6899  52091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : \I2CHW:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2CHW:bI2C_UDB:status_1\/clock_0
Path slack     : 52091p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6899
-------------------------------------   ---- 
End-of-path arrival time (ps)           6899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q      macrocell15   1250   1250  34047  RISE       1
\I2CHW:bI2C_UDB:status_1\/main_5  macrocell30   5649   6899  52091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:sda_in_reg\/q
Path End       : \I2CHW:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2CHW:bI2C_UDB:Shifter:u0\/clock
Path slack     : 52176p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -6770
------------------------------------------------   ----- 
End-of-path required time (ps)                     55730

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:sda_in_reg\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:sda_in_reg\/q         macrocell28     1250   1250  52176  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/route_si  datapathcell2   2304   3554  52176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:Shifter:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_0\/q
Path End       : \I2CHW:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2CHW:bI2C_UDB:m_state_3\/clock_0
Path slack     : 52653p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6337
-------------------------------------   ---- 
End-of-path arrival time (ps)           6337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_0\/q       macrocell15   1250   1250  34047  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/main_8  macrocell20   5087   6337  52653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2CHW:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2CHW:bI2C_UDB:m_state_3\/clock_0
Path slack     : 52826p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6164
-------------------------------------   ---- 
End-of-path arrival time (ps)           6164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell1   2580   2580  44396  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/main_2           macrocell20    3584   6164  52826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2CHW:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:m_state_4\/clock_0
Path slack     : 53179p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5811
-------------------------------------   ---- 
End-of-path arrival time (ps)           5811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   2580   2580  46602  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/main_0           macrocell21    3231   5811  53179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_4\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:scl_in_reg\/q
Path End       : \I2CHW:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 53183p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5807
-------------------------------------   ---- 
End-of-path arrival time (ps)           5807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:scl_in_reg\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:scl_in_reg\/q         macrocell25   1250   1250  39100  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/main_0  macrocell4    4557   5807  53183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2CHW:bI2C_UDB:m_state_2\/clock_0
Path slack     : 53198p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q         macrocell14   1250   1250  42272  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/main_3  macrocell18   4542   5792  53198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : Net_835/main_7
Capture Clock  : Net_835/clock_0
Path slack     : 53389p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q  macrocell14   1250   1250  42272  RISE       1
Net_835/main_7              macrocell3    4351   5601  53389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_835/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 53389p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q              macrocell14   1250   1250  42272  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell7    4351   5601  53389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell7          0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2CHW:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:m_state_3\/clock_0
Path slack     : 53599p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5391
-------------------------------------   ---- 
End-of-path arrival time (ps)           5391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell1   2580   2580  46093  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/main_0           macrocell20    2811   5391  53599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2CHW:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:m_state_3\/clock_0
Path slack     : 53604p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5386
-------------------------------------   ---- 
End-of-path arrival time (ps)           5386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell1   2580   2580  46097  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/main_1           macrocell20    2806   5386  53604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2CHW:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2CHW:bI2C_UDB:m_state_3\/clock_0
Path slack     : 53718p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/q   macrocell6    1250   1250  39985  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/main_10  macrocell20   4022   5272  53718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : Net_834/main_3
Capture Clock  : Net_834/clock_0
Path slack     : 53741p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5249
-------------------------------------   ---- 
End-of-path arrival time (ps)           5249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q  macrocell18   1250   1250  38457  RISE       1
Net_834/main_3                macrocell2    3999   5249  53741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_834/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2CHW:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2CHW:bI2C_UDB:m_state_0\/clock_0
Path slack     : 53746p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/q  macrocell6    1250   1250  39985  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/main_7  macrocell15   3994   5244  53746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2CHW:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2CHW:bI2C_UDB:status_1\/clock_0
Path slack     : 53746p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/q  macrocell6    1250   1250  39985  RISE       1
\I2CHW:bI2C_UDB:status_1\/main_7   macrocell30   3994   5244  53746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : Net_834/main_6
Capture Clock  : Net_834/clock_0
Path slack     : 54010p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4980
-------------------------------------   ---- 
End-of-path arrival time (ps)           4980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q  macrocell14   1250   1250  42272  RISE       1
Net_834/main_6              macrocell2    3730   4980  54010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_834/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2CHW:bI2C_UDB:m_state_1\/clock_0
Path slack     : 54011p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4979
-------------------------------------   ---- 
End-of-path arrival time (ps)           4979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q         macrocell14   1250   1250  42272  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/main_6  macrocell17   3729   4979  54011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_835/q
Path End       : Net_835/main_10
Capture Clock  : Net_835/clock_0
Path slack     : 54022p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_835/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_835/q        macrocell3    1250   1250  54022  RISE       1
Net_835/main_10  macrocell3    3718   4968  54022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_835/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2CHW:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2CHW:bI2C_UDB:m_state_2\/clock_0
Path slack     : 54056p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4934
-------------------------------------   ---- 
End-of-path arrival time (ps)           4934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/clock_0                    macrocell6          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:clkgen_tc1_reg\/q  macrocell6    1250   1250  39985  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/main_4  macrocell18   3684   4934  54056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:lost_arb_reg\/q
Path End       : Net_835/main_8
Capture Clock  : Net_835/clock_0
Path slack     : 54063p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:lost_arb_reg\/q  macrocell13   1250   1250  45774  RISE       1
Net_835/main_8                   macrocell3    3677   4927  54063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_835/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_1\/q
Path End       : Net_835/main_5
Capture Clock  : Net_835/clock_0
Path slack     : 54063p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_1\/q  macrocell17   1250   1250  36410  RISE       1
Net_835/main_5                macrocell3    3677   4927  54063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_835/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_2\/q
Path End       : \I2CHW:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2CHW:bI2C_UDB:m_state_2\/clock_0
Path slack     : 54076p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_2\/q       macrocell18   1250   1250  38457  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/main_2  macrocell18   3664   4914  54076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_2\/clock_0                         macrocell18         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:scl_in_reg\/q
Path End       : \I2CHW:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 54092p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:scl_in_reg\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:scl_in_reg\/q            macrocell25   1250   1250  39100  RISE       1
\I2CHW:bI2C_UDB:scl_in_last_reg\/main_0  macrocell24   3648   4898  54092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 54177p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q            macrocell14   1250   1250  42272  RISE       1
\I2CHW:bI2C_UDB:lost_arb_reg\/main_1  macrocell13   3563   4813  54177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2CHW:bI2C_UDB:status_0\/clock_0
Path slack     : 54177p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q        macrocell14   1250   1250  42272  RISE       1
\I2CHW:bI2C_UDB:status_0\/main_6  macrocell29   3563   4813  54177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_reset\/q
Path End       : \I2CHW:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2CHW:bI2C_UDB:status_3\/clock_0
Path slack     : 54177p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_reset\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_reset\/q        macrocell14   1250   1250  42272  RISE       1
\I2CHW:bI2C_UDB:status_3\/main_7  macrocell32   3563   4813  54177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_3\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_1\/q
Path End       : \I2CHW:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2CHW:bI2C_UDB:m_state_1\/clock_0
Path slack     : 54492p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_1\/q       macrocell17   1250   1250  36410  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/main_4  macrocell17   3248   4498  54492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_1\/q
Path End       : Net_834/main_4
Capture Clock  : Net_834/clock_0
Path slack     : 54496p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_1\/q  macrocell17   1250   1250  36410  RISE       1
Net_834/main_4                macrocell2    3244   4494  54496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_834/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_1\/q
Path End       : \I2CHW:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2CHW:bI2C_UDB:status_0\/clock_0
Path slack     : 54498p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_1\/q      macrocell17   1250   1250  36410  RISE       1
\I2CHW:bI2C_UDB:status_0\/main_5  macrocell29   3242   4492  54498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_1\/q
Path End       : \I2CHW:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2CHW:bI2C_UDB:status_3\/clock_0
Path slack     : 54498p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_1\/clock_0                         macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_1\/q      macrocell17   1250   1250  36410  RISE       1
\I2CHW:bI2C_UDB:status_3\/main_5  macrocell32   3242   4492  54498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_3\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:status_2\/q
Path End       : \I2CHW:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:status_2\/clock_0
Path slack     : 54534p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_2\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:status_2\/q       macrocell31   1250   1250  54534  RISE       1
\I2CHW:bI2C_UDB:status_2\/main_0  macrocell31   3206   4456  54534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_2\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:sda_in_reg\/q
Path End       : \I2CHW:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 54534p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:sda_in_reg\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:sda_in_reg\/q            macrocell28   1250   1250  52176  RISE       1
\I2CHW:bI2C_UDB:sda_in_last_reg\/main_0  macrocell27   3206   4456  54534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2CHW:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2CHW:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 54545p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:scl_in_last_reg\/q    macrocell24   1250   1250  40453  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/main_1  macrocell4    3195   4445  54545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2CHW:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 54545p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:scl_in_last_reg\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:scl_in_last_reg\/q        macrocell24   1250   1250  40453  RISE       1
\I2CHW:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell23   3195   4445  54545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:status_0\/q
Path End       : \I2CHW:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:status_0\/clock_0
Path slack     : 54554p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_0\/clock_0                          macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:status_0\/q       macrocell29   1250   1250  54554  RISE       1
\I2CHW:bI2C_UDB:status_0\/main_0  macrocell29   3186   4436  54554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_0\/clock_0                          macrocell29         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_3\/q
Path End       : \I2CHW:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2CHW:bI2C_UDB:m_state_0\/clock_0
Path slack     : 54658p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_3\/q       macrocell20   1250   1250  36827  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/main_2  macrocell15   3082   4332  54658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_0\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_3\/q
Path End       : \I2CHW:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2CHW:bI2C_UDB:status_1\/clock_0
Path slack     : 54658p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_3\/q      macrocell20   1250   1250  36827  RISE       1
\I2CHW:bI2C_UDB:status_1\/main_2  macrocell30   3082   4332  54658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2CHW:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2CHW:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 54777p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4213
-------------------------------------   ---- 
End-of-path arrival time (ps)           4213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:lost_arb_reg\/q       macrocell13   1250   1250  45774  RISE       1
\I2CHW:bI2C_UDB:lost_arb_reg\/main_2  macrocell13   2963   4213  54777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:lost_arb_reg\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:m_state_3\/q
Path End       : \I2CHW:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2CHW:bI2C_UDB:m_state_3\/clock_0
Path slack     : 54811p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:m_state_3\/q       macrocell20   1250   1250  36827  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/main_5  macrocell20   2929   4179  54811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:m_state_3\/clock_0                         macrocell20         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2CHW:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2CHW:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 54836p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:sda_in_last_reg\/q    macrocell27   1250   1250  48147  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/main_3  macrocell4    2904   4154  54836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2CHW:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 54836p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:sda_in_last_reg\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:sda_in_last_reg\/q        macrocell27   1250   1250  48147  RISE       1
\I2CHW:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell26   2904   4154  54836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:status_1\/q
Path End       : \I2CHW:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:status_1\/clock_0
Path slack     : 55095p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3895
-------------------------------------   ---- 
End-of-path arrival time (ps)           3895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_1\/clock_0                          macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:status_1\/q       macrocell30   1250   1250  55095  RISE       1
\I2CHW:bI2C_UDB:status_1\/main_0  macrocell30   2645   3895  55095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:status_1\/clock_0                          macrocell30         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2CHW:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2CHW:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 55419p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:scl_in_last2_reg\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:scl_in_last2_reg\/q   macrocell23   1250   1250  48730  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/main_2  macrocell4    2321   3571  55419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_834/q
Path End       : \I2CHW:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2CHW:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 55419p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_834/clock_0                                            macrocell2          0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_834/q                           macrocell2    1250   1250  38156  RISE       1
\I2CHW:bI2C_UDB:clk_eq_reg\/main_0  macrocell5    2321   3571  55419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clk_eq_reg\/clock_0                        macrocell5          0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2CHW:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2CHW:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 55425p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:sda_in_last2_reg\/clock_0                  macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:sda_in_last2_reg\/q   macrocell26   1250   1250  48736  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/main_4  macrocell4    2315   3565  55425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2CHW:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2CHW:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 55428p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell4          0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:bus_busy_reg\/q       macrocell4    1250   1250  55428  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/main_6  macrocell4    2312   3562  55428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:bus_busy_reg\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2CHW:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : Net_835/main_9
Capture Clock  : Net_835/clock_0
Path slack     : 55497p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_I2C:R#1 vs. Clock_I2C:R#2)   62500
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     58990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2CHW:bI2C_UDB:clkgen_tc2_reg\/clock_0                    macrocell7          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\I2CHW:bI2C_UDB:clkgen_tc2_reg\/q  macrocell7    1250   1250  55497  RISE       1
Net_835/main_9                     macrocell3    2243   3493  55497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_835/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_bitclk\/q
Path End       : \UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12977179p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                           -11520
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11301
-------------------------------------   ----- 
End-of-path arrival time (ps)           11301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_bitclk\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_bitclk\/q                       macrocell51     1250   1250  12977179  RISE       1
\UART_Bridge:BUART:counter_load_not\/main_3           macrocell35     4384   5634  12977179  RISE       1
\UART_Bridge:BUART:counter_load_not\/q                macrocell35     3350   8984  12977179  RISE       1
\UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2317  11301  12977179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_Bridge:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Bridge:BUART:sTX:TxShifter:u0\/clock
Path slack     : 12980087p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -6290
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12993710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13623
-------------------------------------   ----- 
End-of-path arrival time (ps)           13623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   5680   5680  12980087  RISE       1
\UART_Bridge:BUART:tx_bitclk_enable_pre\/main_0      macrocell52     2293   7973  12980087  RISE       1
\UART_Bridge:BUART:tx_bitclk_enable_pre\/q           macrocell52     3350  11323  12980087  RISE       1
\UART_Bridge:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell4   2299  13623  12980087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Bridge:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Bridge:BUART:sTX:TxSts\/clock
Path slack     : 12983544p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -1570
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14886
-------------------------------------   ----- 
End-of-path arrival time (ps)           14886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  12983544  RISE       1
\UART_Bridge:BUART:tx_status_0\/main_2                 macrocell56     3931   9211  12983544  RISE       1
\UART_Bridge:BUART:tx_status_0\/q                      macrocell56     3350  12561  12983544  RISE       1
\UART_Bridge:BUART:sTX:TxSts\/status_0                 statusicell3    2326  14886  12983544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sTX:TxSts\/clock                        statusicell3        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Bridge:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Bridge:BUART:sRX:RxSts\/clock
Path slack     : 12984603p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -1570
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13827
-------------------------------------   ----- 
End-of-path arrival time (ps)           13827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  12984603  RISE       1
\UART_Bridge:BUART:rx_status_4\/main_1                 macrocell49     2887   8167  12984603  RISE       1
\UART_Bridge:BUART:rx_status_4\/q                      macrocell49     3350  11517  12984603  RISE       1
\UART_Bridge:BUART:sRX:RxSts\/status_4                 statusicell2    2311  13827  12984603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_0\/q
Path End       : \UART_Bridge:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Bridge:BUART:sRX:RxBitCounter\/clock
Path slack     : 12985469p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -4220
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12995780

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10311
-------------------------------------   ----- 
End-of-path arrival time (ps)           10311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_0\/q            macrocell44   1250   1250  12985469  RISE       1
\UART_Bridge:BUART:rx_counter_load\/main_1  macrocell40   3458   4708  12985469  RISE       1
\UART_Bridge:BUART:rx_counter_load\/q       macrocell40   3350   8058  12985469  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/load   count7cell    2253  10311  12985469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Bridge:BUART:txn\/main_3
Capture Clock  : \UART_Bridge:BUART:txn\/clock_0
Path slack     : 12986918p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9572
-------------------------------------   ---- 
End-of-path arrival time (ps)           9572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   7280   7280  12986918  RISE       1
\UART_Bridge:BUART:txn\/main_3                macrocell58     2292   9572  12986918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:txn\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:pollcount_0\/q
Path End       : \UART_Bridge:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Bridge:BUART:rx_state_0\/clock_0
Path slack     : 12987616p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8874
-------------------------------------   ---- 
End-of-path arrival time (ps)           8874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_0\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:pollcount_0\/q      macrocell36   1250   1250  12984693  RISE       1
\UART_Bridge:BUART:rx_state_0\/main_9  macrocell44   7624   8874  12987616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Bridge:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Bridge:BUART:tx_state_0\/clock_0
Path slack     : 12987713p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8777
-------------------------------------   ---- 
End-of-path arrival time (ps)           8777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  12983544  RISE       1
\UART_Bridge:BUART:tx_state_0\/main_2                  macrocell53     3497   8777  12987713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_0\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_0\/q
Path End       : \UART_Bridge:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Bridge:BUART:sRX:RxShifter:u0\/clock
Path slack     : 12987718p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -6300
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12993700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_0\/q                macrocell44     1250   1250  12985469  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4732   5982  12987718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_address_detected\/q
Path End       : \UART_Bridge:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Bridge:BUART:sRX:RxShifter:u0\/clock
Path slack     : 12988086p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -6300
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12993700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5614
-------------------------------------   ---- 
End-of-path arrival time (ps)           5614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_address_detected\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_address_detected\/q       macrocell38     1250   1250  12986251  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4364   5614  12988086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_Bridge:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Bridge:BUART:tx_bitclk\/clock_0
Path slack     : 12988517p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7973
-------------------------------------   ---- 
End-of-path arrival time (ps)           7973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   5680   5680  12980087  RISE       1
\UART_Bridge:BUART:tx_bitclk\/main_0                 macrocell51     2293   7973  12988517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_bitclk\/clock_0                      macrocell51         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_0\/q
Path End       : \UART_Bridge:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Bridge:BUART:sTX:TxShifter:u0\/clock
Path slack     : 12988583p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -6290
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12993710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5127
-------------------------------------   ---- 
End-of-path arrival time (ps)           5127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_0\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_0\/q                macrocell53     1250   1250  12977981  RISE       1
\UART_Bridge:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   3877   5127  12988583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_bitclk_enable\/q
Path End       : \UART_Bridge:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Bridge:BUART:rx_load_fifo\/clock_0
Path slack     : 12988888p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7602
-------------------------------------   ---- 
End-of-path arrival time (ps)           7602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_bitclk_enable\/clock_0               macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_bitclk_enable\/q   macrocell39   1250   1250  12988888  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/main_2  macrocell42   6352   7602  12988888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_bitclk_enable\/q
Path End       : \UART_Bridge:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Bridge:BUART:rx_status_3\/clock_0
Path slack     : 12988888p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7602
-------------------------------------   ---- 
End-of-path arrival time (ps)           7602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_bitclk_enable\/clock_0               macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_bitclk_enable\/q  macrocell39   1250   1250  12988888  RISE       1
\UART_Bridge:BUART:rx_status_3\/main_2  macrocell48   6352   7602  12988888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:pollcount_0\/q
Path End       : \UART_Bridge:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Bridge:BUART:rx_status_3\/clock_0
Path slack     : 12988916p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7574
-------------------------------------   ---- 
End-of-path arrival time (ps)           7574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_0\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:pollcount_0\/q       macrocell36   1250   1250  12984693  RISE       1
\UART_Bridge:BUART:rx_status_3\/main_6  macrocell48   6324   7574  12988916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_1\/q
Path End       : \UART_Bridge:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Bridge:BUART:sTX:TxShifter:u0\/clock
Path slack     : 12988924p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -6290
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12993710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_1\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_1\/q                macrocell54     1250   1250  12978037  RISE       1
\UART_Bridge:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3536   4786  12988924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Bridge:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Bridge:BUART:rx_bitclk_enable\/clock_0
Path slack     : 12989326p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7164
-------------------------------------   ---- 
End-of-path arrival time (ps)           7164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  12989326  RISE       1
\UART_Bridge:BUART:rx_bitclk_enable\/main_1   macrocell39   5054   7164  12989326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_bitclk_enable\/clock_0               macrocell39         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Bridge:BUART:pollcount_0\/main_1
Capture Clock  : \UART_Bridge:BUART:pollcount_0\/clock_0
Path slack     : 12989886p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6604
-------------------------------------   ---- 
End-of-path arrival time (ps)           6604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  12989326  RISE       1
\UART_Bridge:BUART:pollcount_0\/main_1        macrocell36   4494   6604  12989886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_0\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Bridge:BUART:pollcount_1\/main_1
Capture Clock  : \UART_Bridge:BUART:pollcount_1\/clock_0
Path slack     : 12989886p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6604
-------------------------------------   ---- 
End-of-path arrival time (ps)           6604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  12989326  RISE       1
\UART_Bridge:BUART:pollcount_1\/main_1        macrocell37   4494   6604  12989886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_1\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_bitclk_enable\/q
Path End       : \UART_Bridge:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Bridge:BUART:sRX:RxShifter:u0\/clock
Path slack     : 12990139p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -6300
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12993700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_bitclk_enable\/clock_0               macrocell39         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_bitclk_enable\/q          macrocell39     1250   1250  12988888  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2311   3561  12990139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_bitclk_enable\/q
Path End       : \UART_Bridge:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Bridge:BUART:rx_state_0\/clock_0
Path slack     : 12990220p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6270
-------------------------------------   ---- 
End-of-path arrival time (ps)           6270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_bitclk_enable\/clock_0               macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_bitclk_enable\/q  macrocell39   1250   1250  12988888  RISE       1
\UART_Bridge:BUART:rx_state_0\/main_2   macrocell44   5020   6270  12990220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_bitclk_enable\/q
Path End       : \UART_Bridge:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Bridge:BUART:rx_state_2\/clock_0
Path slack     : 12990220p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6270
-------------------------------------   ---- 
End-of-path arrival time (ps)           6270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_bitclk_enable\/clock_0               macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_bitclk_enable\/q  macrocell39   1250   1250  12988888  RISE       1
\UART_Bridge:BUART:rx_state_2\/main_2   macrocell45   5020   6270  12990220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_bitclk_enable\/q
Path End       : \UART_Bridge:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Bridge:BUART:rx_state_3\/clock_0
Path slack     : 12990220p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6270
-------------------------------------   ---- 
End-of-path arrival time (ps)           6270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_bitclk_enable\/clock_0               macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_bitclk_enable\/q  macrocell39   1250   1250  12988888  RISE       1
\UART_Bridge:BUART:rx_state_3\/main_2   macrocell46   5020   6270  12990220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_bitclk\/q
Path End       : \UART_Bridge:BUART:txn\/main_5
Capture Clock  : \UART_Bridge:BUART:txn\/clock_0
Path slack     : 12990286p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6204
-------------------------------------   ---- 
End-of-path arrival time (ps)           6204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_bitclk\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_bitclk\/q  macrocell51   1250   1250  12977179  RISE       1
\UART_Bridge:BUART:txn\/main_5   macrocell58   4954   6204  12990286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:txn\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_status_3\/q
Path End       : \UART_Bridge:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Bridge:BUART:sRX:RxSts\/clock
Path slack     : 12990322p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -1570
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8108
-------------------------------------   ---- 
End-of-path arrival time (ps)           8108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_status_3\/q       macrocell48    1250   1250  12990322  RISE       1
\UART_Bridge:BUART:sRX:RxSts\/status_3  statusicell2   6858   8108  12990322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Bridge:BUART:pollcount_0\/main_0
Capture Clock  : \UART_Bridge:BUART:pollcount_0\/clock_0
Path slack     : 12990509p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  12990509  RISE       1
\UART_Bridge:BUART:pollcount_0\/main_0        macrocell36   3871   5981  12990509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_0\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Bridge:BUART:pollcount_1\/main_0
Capture Clock  : \UART_Bridge:BUART:pollcount_1\/clock_0
Path slack     : 12990509p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  12990509  RISE       1
\UART_Bridge:BUART:pollcount_1\/main_0        macrocell37   3871   5981  12990509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_1\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Bridge:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Bridge:BUART:rx_bitclk_enable\/clock_0
Path slack     : 12990512p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5978
-------------------------------------   ---- 
End-of-path arrival time (ps)           5978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  12990509  RISE       1
\UART_Bridge:BUART:rx_bitclk_enable\/main_0   macrocell39   3868   5978  12990512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_bitclk_enable\/clock_0               macrocell39         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Bridge:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Bridge:BUART:rx_bitclk_enable\/clock_0
Path slack     : 12990779p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  12990779  RISE       1
\UART_Bridge:BUART:rx_bitclk_enable\/main_2   macrocell39   3601   5711  12990779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_bitclk_enable\/clock_0               macrocell39         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_bitclk\/q
Path End       : \UART_Bridge:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Bridge:BUART:tx_state_1\/clock_0
Path slack     : 12990856p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_bitclk\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_bitclk\/q        macrocell51   1250   1250  12977179  RISE       1
\UART_Bridge:BUART:tx_state_1\/main_3  macrocell54   4384   5634  12990856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_1\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_bitclk\/q
Path End       : \UART_Bridge:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Bridge:BUART:tx_state_2\/clock_0
Path slack     : 12990856p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5634
-------------------------------------   ---- 
End-of-path arrival time (ps)           5634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_bitclk\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_bitclk\/q        macrocell51   1250   1250  12977179  RISE       1
\UART_Bridge:BUART:tx_state_2\/main_3  macrocell55   4384   5634  12990856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_3\/q
Path End       : \UART_Bridge:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Bridge:BUART:rx_state_0\/clock_0
Path slack     : 12990898p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5592
-------------------------------------   ---- 
End-of-path arrival time (ps)           5592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_3\/q       macrocell46   1250   1250  12985516  RISE       1
\UART_Bridge:BUART:rx_state_0\/main_3  macrocell44   4342   5592  12990898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_3\/q
Path End       : \UART_Bridge:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Bridge:BUART:rx_state_2\/clock_0
Path slack     : 12990898p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5592
-------------------------------------   ---- 
End-of-path arrival time (ps)           5592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_3\/q       macrocell46   1250   1250  12985516  RISE       1
\UART_Bridge:BUART:rx_state_2\/main_3  macrocell45   4342   5592  12990898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_3\/q
Path End       : \UART_Bridge:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Bridge:BUART:rx_state_3\/clock_0
Path slack     : 12990898p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5592
-------------------------------------   ---- 
End-of-path arrival time (ps)           5592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_3\/q       macrocell46   1250   1250  12985516  RISE       1
\UART_Bridge:BUART:rx_state_3\/main_3  macrocell46   4342   5592  12990898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:pollcount_1\/q
Path End       : \UART_Bridge:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Bridge:BUART:rx_status_3\/clock_0
Path slack     : 12991132p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_1\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:pollcount_1\/q       macrocell37   1250   1250  12985583  RISE       1
\UART_Bridge:BUART:rx_status_3\/main_5  macrocell48   4108   5358  12991132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:pollcount_1\/q
Path End       : \UART_Bridge:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Bridge:BUART:rx_state_0\/clock_0
Path slack     : 12991139p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5351
-------------------------------------   ---- 
End-of-path arrival time (ps)           5351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_1\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:pollcount_1\/q      macrocell37   1250   1250  12985583  RISE       1
\UART_Bridge:BUART:rx_state_0\/main_8  macrocell44   4101   5351  12991139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_0\/q
Path End       : \UART_Bridge:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Bridge:BUART:rx_state_0\/clock_0
Path slack     : 12991236p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_0\/q       macrocell44   1250   1250  12985469  RISE       1
\UART_Bridge:BUART:rx_state_0\/main_1  macrocell44   4004   5254  12991236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_0\/q
Path End       : \UART_Bridge:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Bridge:BUART:rx_state_2\/clock_0
Path slack     : 12991236p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_0\/q       macrocell44   1250   1250  12985469  RISE       1
\UART_Bridge:BUART:rx_state_2\/main_1  macrocell45   4004   5254  12991236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_0\/q
Path End       : \UART_Bridge:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Bridge:BUART:rx_state_3\/clock_0
Path slack     : 12991236p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_0\/q       macrocell44   1250   1250  12985469  RISE       1
\UART_Bridge:BUART:rx_state_3\/main_1  macrocell46   4004   5254  12991236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_2\/q
Path End       : \UART_Bridge:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Bridge:BUART:rx_state_0\/clock_0
Path slack     : 12991237p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_2\/q       macrocell45   1250   1250  12985470  RISE       1
\UART_Bridge:BUART:rx_state_0\/main_4  macrocell44   4003   5253  12991237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_2\/q
Path End       : \UART_Bridge:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Bridge:BUART:rx_state_2\/clock_0
Path slack     : 12991237p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_2\/q       macrocell45   1250   1250  12985470  RISE       1
\UART_Bridge:BUART:rx_state_2\/main_4  macrocell45   4003   5253  12991237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_2\/q
Path End       : \UART_Bridge:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Bridge:BUART:rx_state_3\/clock_0
Path slack     : 12991237p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_2\/q       macrocell45   1250   1250  12985470  RISE       1
\UART_Bridge:BUART:rx_state_3\/main_4  macrocell46   4003   5253  12991237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_0\/q
Path End       : \UART_Bridge:BUART:txn\/main_2
Capture Clock  : \UART_Bridge:BUART:txn\/clock_0
Path slack     : 12991369p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5121
-------------------------------------   ---- 
End-of-path arrival time (ps)           5121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_0\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_0\/q  macrocell53   1250   1250  12977981  RISE       1
\UART_Bridge:BUART:txn\/main_2    macrocell58   3871   5121  12991369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:txn\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_0\/q
Path End       : \UART_Bridge:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Bridge:BUART:tx_state_0\/clock_0
Path slack     : 12991369p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5121
-------------------------------------   ---- 
End-of-path arrival time (ps)           5121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_0\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_0\/q       macrocell53   1250   1250  12977981  RISE       1
\UART_Bridge:BUART:tx_state_0\/main_1  macrocell53   3871   5121  12991369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_0\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_last\/q
Path End       : \UART_Bridge:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Bridge:BUART:rx_state_2\/clock_0
Path slack     : 12991607p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4883
-------------------------------------   ---- 
End-of-path arrival time (ps)           4883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_last\/clock_0                        macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_last\/q          macrocell41   1250   1250  12991607  RISE       1
\UART_Bridge:BUART:rx_state_2\/main_8  macrocell45   3633   4883  12991607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_0\/q
Path End       : \UART_Bridge:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Bridge:BUART:tx_state_1\/clock_0
Path slack     : 12991658p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_0\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_0\/q       macrocell53   1250   1250  12977981  RISE       1
\UART_Bridge:BUART:tx_state_1\/main_1  macrocell54   3582   4832  12991658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_1\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_0\/q
Path End       : \UART_Bridge:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Bridge:BUART:tx_state_2\/clock_0
Path slack     : 12991658p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_0\/clock_0                     macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_0\/q       macrocell53   1250   1250  12977981  RISE       1
\UART_Bridge:BUART:tx_state_2\/main_1  macrocell55   3582   4832  12991658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_1\/q
Path End       : \UART_Bridge:BUART:txn\/main_1
Capture Clock  : \UART_Bridge:BUART:txn\/clock_0
Path slack     : 12991702p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4788
-------------------------------------   ---- 
End-of-path arrival time (ps)           4788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_1\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_1\/q  macrocell54   1250   1250  12978037  RISE       1
\UART_Bridge:BUART:txn\/main_1    macrocell58   3538   4788  12991702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:txn\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_1\/q
Path End       : \UART_Bridge:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Bridge:BUART:tx_state_0\/clock_0
Path slack     : 12991706p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_1\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_1\/q       macrocell54   1250   1250  12978037  RISE       1
\UART_Bridge:BUART:tx_state_0\/main_0  macrocell53   3534   4784  12991706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_0\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_load_fifo\/q
Path End       : \UART_Bridge:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Bridge:BUART:sRX:RxShifter:u0\/clock
Path slack     : 12991712p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -1930
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12998070

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6358
-------------------------------------   ---- 
End-of-path arrival time (ps)           6358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_load_fifo\/q            macrocell42     1250   1250  12986483  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   5108   6358  12991712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_1\/q
Path End       : \UART_Bridge:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Bridge:BUART:tx_state_1\/clock_0
Path slack     : 12991714p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           4776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_1\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_1\/q       macrocell54   1250   1250  12978037  RISE       1
\UART_Bridge:BUART:tx_state_1\/main_0  macrocell54   3526   4776  12991714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_1\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_1\/q
Path End       : \UART_Bridge:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Bridge:BUART:tx_state_2\/clock_0
Path slack     : 12991714p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           4776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_1\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_1\/q       macrocell54   1250   1250  12978037  RISE       1
\UART_Bridge:BUART:tx_state_2\/main_0  macrocell55   3526   4776  12991714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_0\/q
Path End       : \UART_Bridge:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Bridge:BUART:rx_load_fifo\/clock_0
Path slack     : 12991782p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4708
-------------------------------------   ---- 
End-of-path arrival time (ps)           4708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_0\/q         macrocell44   1250   1250  12985469  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/main_1  macrocell42   3458   4708  12991782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_0\/q
Path End       : \UART_Bridge:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Bridge:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 12991782p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4708
-------------------------------------   ---- 
End-of-path arrival time (ps)           4708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_0\/q               macrocell44   1250   1250  12985469  RISE       1
\UART_Bridge:BUART:rx_state_stop1_reg\/main_1  macrocell47   3458   4708  12991782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_stop1_reg\/clock_0             macrocell47         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_0\/q
Path End       : \UART_Bridge:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Bridge:BUART:rx_status_3\/clock_0
Path slack     : 12991782p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4708
-------------------------------------   ---- 
End-of-path arrival time (ps)           4708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_0\/q        macrocell44   1250   1250  12985469  RISE       1
\UART_Bridge:BUART:rx_status_3\/main_1  macrocell48   3458   4708  12991782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_2\/q
Path End       : \UART_Bridge:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Bridge:BUART:rx_load_fifo\/clock_0
Path slack     : 12991783p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4707
-------------------------------------   ---- 
End-of-path arrival time (ps)           4707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_2\/q         macrocell45   1250   1250  12985470  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/main_4  macrocell42   3457   4707  12991783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_2\/q
Path End       : \UART_Bridge:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Bridge:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 12991783p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4707
-------------------------------------   ---- 
End-of-path arrival time (ps)           4707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_2\/q               macrocell45   1250   1250  12985470  RISE       1
\UART_Bridge:BUART:rx_state_stop1_reg\/main_3  macrocell47   3457   4707  12991783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_stop1_reg\/clock_0             macrocell47         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_2\/q
Path End       : \UART_Bridge:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Bridge:BUART:rx_status_3\/clock_0
Path slack     : 12991783p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4707
-------------------------------------   ---- 
End-of-path arrival time (ps)           4707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_2\/q        macrocell45   1250   1250  12985470  RISE       1
\UART_Bridge:BUART:rx_status_3\/main_4  macrocell48   3457   4707  12991783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Bridge:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Bridge:BUART:rx_load_fifo\/clock_0
Path slack     : 12991821p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  12991821  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/main_7       macrocell42   2559   4669  12991821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_bitclk\/q
Path End       : \UART_Bridge:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Bridge:BUART:tx_state_0\/clock_0
Path slack     : 12991821p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_bitclk\/clock_0                      macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_bitclk\/q        macrocell51   1250   1250  12977179  RISE       1
\UART_Bridge:BUART:tx_state_0\/main_4  macrocell53   3419   4669  12991821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_0\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Bridge:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Bridge:BUART:rx_load_fifo\/clock_0
Path slack     : 12991822p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  12991822  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/main_6       macrocell42   2558   4668  12991822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Bridge:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Bridge:BUART:rx_load_fifo\/clock_0
Path slack     : 12991823p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  12991823  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/main_5       macrocell42   2557   4667  12991823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_3\/q
Path End       : \UART_Bridge:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Bridge:BUART:rx_load_fifo\/clock_0
Path slack     : 12991829p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_3\/q         macrocell46   1250   1250  12985516  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/main_3  macrocell42   3411   4661  12991829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_3\/q
Path End       : \UART_Bridge:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Bridge:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 12991829p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_3\/q               macrocell46   1250   1250  12985516  RISE       1
\UART_Bridge:BUART:rx_state_stop1_reg\/main_2  macrocell47   3411   4661  12991829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_stop1_reg\/clock_0             macrocell47         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_state_3\/q
Path End       : \UART_Bridge:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Bridge:BUART:rx_status_3\/clock_0
Path slack     : 12991829p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_state_3\/q        macrocell46   1250   1250  12985516  RISE       1
\UART_Bridge:BUART:rx_status_3\/main_3  macrocell48   3411   4661  12991829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Bridge:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Bridge:BUART:rx_state_0\/clock_0
Path slack     : 12991830p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  12991823  RISE       1
\UART_Bridge:BUART:rx_state_0\/main_5         macrocell44   2550   4660  12991830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Bridge:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Bridge:BUART:rx_state_2\/clock_0
Path slack     : 12991830p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  12991823  RISE       1
\UART_Bridge:BUART:rx_state_2\/main_5         macrocell45   2550   4660  12991830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Bridge:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Bridge:BUART:rx_state_3\/clock_0
Path slack     : 12991830p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  12991823  RISE       1
\UART_Bridge:BUART:rx_state_3\/main_5         macrocell46   2550   4660  12991830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Bridge:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Bridge:BUART:rx_state_0\/clock_0
Path slack     : 12991830p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  12991821  RISE       1
\UART_Bridge:BUART:rx_state_0\/main_7         macrocell44   2550   4660  12991830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Bridge:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Bridge:BUART:rx_state_2\/clock_0
Path slack     : 12991830p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  12991821  RISE       1
\UART_Bridge:BUART:rx_state_2\/main_7         macrocell45   2550   4660  12991830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Bridge:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Bridge:BUART:rx_state_3\/clock_0
Path slack     : 12991830p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4660
-------------------------------------   ---- 
End-of-path arrival time (ps)           4660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  12991821  RISE       1
\UART_Bridge:BUART:rx_state_3\/main_7         macrocell46   2550   4660  12991830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Bridge:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Bridge:BUART:rx_state_0\/clock_0
Path slack     : 12991831p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  12991822  RISE       1
\UART_Bridge:BUART:rx_state_0\/main_6         macrocell44   2549   4659  12991831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Bridge:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Bridge:BUART:rx_state_2\/clock_0
Path slack     : 12991831p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  12991822  RISE       1
\UART_Bridge:BUART:rx_state_2\/main_6         macrocell45   2549   4659  12991831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Bridge:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Bridge:BUART:rx_state_3\/clock_0
Path slack     : 12991831p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  12991822  RISE       1
\UART_Bridge:BUART:rx_state_3\/main_6         macrocell46   2549   4659  12991831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_2\/q
Path End       : \UART_Bridge:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Bridge:BUART:tx_state_1\/clock_0
Path slack     : 12991866p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_2\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_2\/q       macrocell55   1250   1250  12978189  RISE       1
\UART_Bridge:BUART:tx_state_1\/main_2  macrocell54   3374   4624  12991866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_1\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_2\/q
Path End       : \UART_Bridge:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Bridge:BUART:tx_state_2\/clock_0
Path slack     : 12991866p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_2\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_2\/q       macrocell55   1250   1250  12978189  RISE       1
\UART_Bridge:BUART:tx_state_2\/main_2  macrocell55   3374   4624  12991866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_2\/q
Path End       : \UART_Bridge:BUART:txn\/main_4
Capture Clock  : \UART_Bridge:BUART:txn\/clock_0
Path slack     : 12991866p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_2\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_2\/q  macrocell55   1250   1250  12978189  RISE       1
\UART_Bridge:BUART:txn\/main_4    macrocell58   3374   4624  12991866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:txn\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:pollcount_0\/q
Path End       : \UART_Bridge:BUART:pollcount_0\/main_2
Capture Clock  : \UART_Bridge:BUART:pollcount_0\/clock_0
Path slack     : 12992052p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_0\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:pollcount_0\/q       macrocell36   1250   1250  12984693  RISE       1
\UART_Bridge:BUART:pollcount_0\/main_2  macrocell36   3188   4438  12992052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_0\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:pollcount_0\/q
Path End       : \UART_Bridge:BUART:pollcount_1\/main_3
Capture Clock  : \UART_Bridge:BUART:pollcount_1\/clock_0
Path slack     : 12992052p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_0\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:pollcount_0\/q       macrocell36   1250   1250  12984693  RISE       1
\UART_Bridge:BUART:pollcount_1\/main_3  macrocell37   3188   4438  12992052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_1\/clock_0                    macrocell37         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:tx_state_2\/q
Path End       : \UART_Bridge:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Bridge:BUART:tx_state_0\/clock_0
Path slack     : 12992154p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_2\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:tx_state_2\/q       macrocell55   1250   1250  12978189  RISE       1
\UART_Bridge:BUART:tx_state_0\/main_3  macrocell53   3086   4336  12992154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:tx_state_0\/clock_0                     macrocell53         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:txn\/q
Path End       : \UART_Bridge:BUART:txn\/main_0
Capture Clock  : \UART_Bridge:BUART:txn\/clock_0
Path slack     : 12992461p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:txn\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:txn\/q       macrocell58   1250   1250  12992461  RISE       1
\UART_Bridge:BUART:txn\/main_0  macrocell58   2779   4029  12992461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:txn\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_address_detected\/q
Path End       : \UART_Bridge:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Bridge:BUART:rx_state_0\/clock_0
Path slack     : 12992543p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_address_detected\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_address_detected\/q  macrocell38   1250   1250  12986251  RISE       1
\UART_Bridge:BUART:rx_state_0\/main_0      macrocell44   2697   3947  12992543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_0\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_address_detected\/q
Path End       : \UART_Bridge:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Bridge:BUART:rx_state_2\/clock_0
Path slack     : 12992543p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_address_detected\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_address_detected\/q  macrocell38   1250   1250  12986251  RISE       1
\UART_Bridge:BUART:rx_state_2\/main_0      macrocell45   2697   3947  12992543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_2\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_address_detected\/q
Path End       : \UART_Bridge:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Bridge:BUART:rx_state_3\/clock_0
Path slack     : 12992543p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_address_detected\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_address_detected\/q  macrocell38   1250   1250  12986251  RISE       1
\UART_Bridge:BUART:rx_state_3\/main_0      macrocell46   2697   3947  12992543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_3\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_address_detected\/q
Path End       : \UART_Bridge:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Bridge:BUART:rx_load_fifo\/clock_0
Path slack     : 12992565p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_address_detected\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_address_detected\/q  macrocell38   1250   1250  12986251  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/main_0    macrocell42   2675   3925  12992565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_load_fifo\/clock_0                   macrocell42         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_address_detected\/q
Path End       : \UART_Bridge:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Bridge:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 12992565p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_address_detected\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_address_detected\/q      macrocell38   1250   1250  12986251  RISE       1
\UART_Bridge:BUART:rx_state_stop1_reg\/main_0  macrocell47   2675   3925  12992565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_state_stop1_reg\/clock_0             macrocell47         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:rx_address_detected\/q
Path End       : \UART_Bridge:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Bridge:BUART:rx_status_3\/clock_0
Path slack     : 12992565p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_address_detected\/clock_0            macrocell38         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:rx_address_detected\/q  macrocell38   1250   1250  12986251  RISE       1
\UART_Bridge:BUART:rx_status_3\/main_0     macrocell48   2675   3925  12992565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:rx_status_3\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Bridge:BUART:pollcount_1\/q
Path End       : \UART_Bridge:BUART:pollcount_1\/main_2
Capture Clock  : \UART_Bridge:BUART:pollcount_1\/clock_0
Path slack     : 12992942p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_UART:R#1 vs. Clock_UART:R#2)   13000000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       12996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_1\/clock_0                    macrocell37         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Bridge:BUART:pollcount_1\/q       macrocell37   1250   1250  12985583  RISE       1
\UART_Bridge:BUART:pollcount_1\/main_2  macrocell37   2298   3548  12992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Bridge:BUART:pollcount_1\/clock_0                    macrocell37         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

