# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab02_Part2_Full_adder.srcs/sources_1/new/Lab02_part2_full_adder.vhd" \
"../../../../Lab02_Part2_Full_adder.srcs/sim_1/new/Lab02_Part2_Full_Adder_TB.vhd" \

# Do not sort compile order
nosort
