{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639167463659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639167463659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 11 03:17:43 2021 " "Processing started: Sat Dec 11 03:17:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639167463659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1639167463659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rotary_encoder -c rotary_encoder --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off rotary_encoder -c rotary_encoder --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1639167463660 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1639167464047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1639167464047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotary_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotary_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotary_encoder-logic " "Found design unit 1: rotary_encoder-logic" {  } { { "rotary_encoder.vhd" "" { Text "D:/intelFPGA_lite/20.1/saves/rotary_encoder/rotary_encoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639167473101 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotary_encoder " "Found entity 1: rotary_encoder" {  } { { "rotary_encoder.vhd" "" { Text "D:/intelFPGA_lite/20.1/saves/rotary_encoder/rotary_encoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639167473101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1639167473101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rotary_encoder " "Elaborating entity \"rotary_encoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1639167473133 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aprev rotary_encoder.vhd(31) " "VHDL Process Statement warning at rotary_encoder.vhd(31): signal \"aprev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rotary_encoder.vhd" "" { Text "D:/intelFPGA_lite/20.1/saves/rotary_encoder/rotary_encoder.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1639167473134 "|rotary_encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter rotary_encoder.vhd(33) " "VHDL Process Statement warning at rotary_encoder.vhd(33): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rotary_encoder.vhd" "" { Text "D:/intelFPGA_lite/20.1/saves/rotary_encoder/rotary_encoder.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1639167473134 "|rotary_encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter rotary_encoder.vhd(34) " "VHDL Process Statement warning at rotary_encoder.vhd(34): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rotary_encoder.vhd" "" { Text "D:/intelFPGA_lite/20.1/saves/rotary_encoder/rotary_encoder.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1639167473135 "|rotary_encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter rotary_encoder.vhd(39) " "VHDL Process Statement warning at rotary_encoder.vhd(39): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rotary_encoder.vhd" "" { Text "D:/intelFPGA_lite/20.1/saves/rotary_encoder/rotary_encoder.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1639167473135 "|rotary_encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter rotary_encoder.vhd(40) " "VHDL Process Statement warning at rotary_encoder.vhd(40): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rotary_encoder.vhd" "" { Text "D:/intelFPGA_lite/20.1/saves/rotary_encoder/rotary_encoder.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1639167473135 "|rotary_encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter rotary_encoder.vhd(48) " "VHDL Process Statement warning at rotary_encoder.vhd(48): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rotary_encoder.vhd" "" { Text "D:/intelFPGA_lite/20.1/saves/rotary_encoder/rotary_encoder.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1639167473135 "|rotary_encoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter rotary_encoder.vhd(23) " "VHDL Process Statement warning at rotary_encoder.vhd(23): inferring latch(es) for signal or variable \"counter\", which holds its previous value in one or more paths through the process" {  } { { "rotary_encoder.vhd" "" { Text "D:/intelFPGA_lite/20.1/saves/rotary_encoder/rotary_encoder.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1639167473137 "|rotary_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] rotary_encoder.vhd(23) " "Inferred latch for \"counter\[0\]\" at rotary_encoder.vhd(23)" {  } { { "rotary_encoder.vhd" "" { Text "D:/intelFPGA_lite/20.1/saves/rotary_encoder/rotary_encoder.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639167473141 "|rotary_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] rotary_encoder.vhd(23) " "Inferred latch for \"counter\[1\]\" at rotary_encoder.vhd(23)" {  } { { "rotary_encoder.vhd" "" { Text "D:/intelFPGA_lite/20.1/saves/rotary_encoder/rotary_encoder.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639167473141 "|rotary_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] rotary_encoder.vhd(23) " "Inferred latch for \"counter\[2\]\" at rotary_encoder.vhd(23)" {  } { { "rotary_encoder.vhd" "" { Text "D:/intelFPGA_lite/20.1/saves/rotary_encoder/rotary_encoder.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639167473141 "|rotary_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] rotary_encoder.vhd(23) " "Inferred latch for \"counter\[3\]\" at rotary_encoder.vhd(23)" {  } { { "rotary_encoder.vhd" "" { Text "D:/intelFPGA_lite/20.1/saves/rotary_encoder/rotary_encoder.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639167473141 "|rotary_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] rotary_encoder.vhd(23) " "Inferred latch for \"counter\[4\]\" at rotary_encoder.vhd(23)" {  } { { "rotary_encoder.vhd" "" { Text "D:/intelFPGA_lite/20.1/saves/rotary_encoder/rotary_encoder.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639167473141 "|rotary_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] rotary_encoder.vhd(23) " "Inferred latch for \"counter\[5\]\" at rotary_encoder.vhd(23)" {  } { { "rotary_encoder.vhd" "" { Text "D:/intelFPGA_lite/20.1/saves/rotary_encoder/rotary_encoder.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639167473141 "|rotary_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] rotary_encoder.vhd(23) " "Inferred latch for \"counter\[6\]\" at rotary_encoder.vhd(23)" {  } { { "rotary_encoder.vhd" "" { Text "D:/intelFPGA_lite/20.1/saves/rotary_encoder/rotary_encoder.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639167473141 "|rotary_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] rotary_encoder.vhd(23) " "Inferred latch for \"counter\[7\]\" at rotary_encoder.vhd(23)" {  } { { "rotary_encoder.vhd" "" { Text "D:/intelFPGA_lite/20.1/saves/rotary_encoder/rotary_encoder.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639167473142 "|rotary_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] rotary_encoder.vhd(23) " "Inferred latch for \"counter\[8\]\" at rotary_encoder.vhd(23)" {  } { { "rotary_encoder.vhd" "" { Text "D:/intelFPGA_lite/20.1/saves/rotary_encoder/rotary_encoder.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639167473142 "|rotary_encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] rotary_encoder.vhd(23) " "Inferred latch for \"counter\[9\]\" at rotary_encoder.vhd(23)" {  } { { "rotary_encoder.vhd" "" { Text "D:/intelFPGA_lite/20.1/saves/rotary_encoder/rotary_encoder.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1639167473142 "|rotary_encoder"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639167473262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 11 03:17:53 2021 " "Processing ended: Sat Dec 11 03:17:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639167473262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639167473262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639167473262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1639167473262 ""}
