/dts-v1/;

/ {
	compatible = "fsl,hv-config";

	hv: hv-config {
		compatible = "hv-config";
		stdout = <&uart0>;
		
		memory {
			compatible = "hv-memory";
			phys-mem = <&pma0>;
		};

		uart0: uart0 {
			device = "serial0";
		};

		uart1: uart1 {
			device = "serial1";
		};

		mpic {
			device = "/soc/pic";
		};

		iommu {
			device = "/soc/iommu";
		};

		L3_0:L3_0 {
			device ="/soc/l3-cache-controller@10000";
		};

		L3_1:L3_1 {
			device ="/soc/l3-cache-controller@11000";
		};

		corenet-law {
			device = "/soc/corenet-law";
		};

		corenet-cf {
			device = "/soc/corenet-cf";
		};
	};

	phys-mem {
		pma0: pma0 {
			compatible = "phys-mem-area";
			addr = <0 0>;
			size = <0 0x2000000>;
			allocate-cpc-ways = <0 1 2 3 4 5 6 7 8>;
		};

		pma1: pma1 {
			compatible = "phys-mem-area";
			addr = <0 0x2000000>;
			size = <0 0x2000000>;
			allocate-cpc-ways = <9 10 11 12 13 14 15 16>;
		};
	};

	uartmux: uartmux {
		compatible = "byte-channel-mux";
		endpoint = <&uart1>;
	};

	partitions {
		part1 {
			compatible = "partition";
			cpus = <0 1>;
			guest-image = <0 0xe8200000 0 0 0 0x200000>;
			dtb-window = <0 0x01000000 0 0x10000>;

			gpma {
				compatible = "guest-phys-mem-area";
				phys-mem = <&pma1>;
				guest-addr = <0 0>;
			};

			bc0: byte-channel0 {
				compatible = "byte-channel";
				endpoint = <&uartmux>;
				mux-channel = <0>;
			};

			aliases {
			};
		};
	};

	chosen {
	};
};
