
State Machine - fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|csr|stat_upd_state
Name stat_upd_state.STAT_UPDATE1 stat_upd_state.STAT_UPDATE0 stat_upd_state.STAT_PROCESS_VEC stat_upd_state.STAT_IDLE stat_upd_state.STAT_WRITEBACK 
stat_upd_state.STAT_IDLE 0 0 0 0 0 
stat_upd_state.STAT_PROCESS_VEC 0 0 1 1 0 
stat_upd_state.STAT_UPDATE0 0 1 0 1 0 
stat_upd_state.STAT_UPDATE1 1 0 0 1 0 
stat_upd_state.STAT_WRITEBACK 0 0 0 1 1 

State Machine - fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|v_to_p.vtp|tlb4kb|fill_state
Name fill_state.STATE_TLB_FILL_INSERT fill_state.STATE_TLB_FILL_RECV_WAY fill_state.STATE_TLB_FILL_REQ_WAY fill_state.STATE_TLB_FILL_IDLE fill_state.STATE_TLB_FILL_BUBBLE 
fill_state.STATE_TLB_FILL_IDLE 0 0 0 0 0 
fill_state.STATE_TLB_FILL_REQ_WAY 0 0 1 1 0 
fill_state.STATE_TLB_FILL_RECV_WAY 0 1 0 1 0 
fill_state.STATE_TLB_FILL_INSERT 1 0 0 1 0 
fill_state.STATE_TLB_FILL_BUBBLE 0 0 0 1 1 

State Machine - fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|v_to_p.vtp|tlb2mb|fill_state
Name fill_state.STATE_TLB_FILL_INSERT fill_state.STATE_TLB_FILL_RECV_WAY fill_state.STATE_TLB_FILL_REQ_WAY fill_state.STATE_TLB_FILL_IDLE fill_state.STATE_TLB_FILL_BUBBLE 
fill_state.STATE_TLB_FILL_IDLE 0 0 0 0 0 
fill_state.STATE_TLB_FILL_REQ_WAY 0 0 1 1 0 
fill_state.STATE_TLB_FILL_RECV_WAY 0 1 0 1 0 
fill_state.STATE_TLB_FILL_INSERT 1 0 0 1 0 
fill_state.STATE_TLB_FILL_BUBBLE 0 0 0 1 1 

State Machine - fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|mpf|v_to_p.vtp|walker|state
Name state.STATE_PT_WALK_HALT state.STATE_PT_WALK_ERROR state.STATE_PT_WALK_DONE state.STATE_PT_WALK_READ_WAIT_RSP state.STATE_PT_WALK_READ_RSP state.STATE_PT_WALK_READ_REQ state.STATE_PT_WALK_READ_CACHE_RETRY state.STATE_PT_WALK_READ_CACHE_RSP state.STATE_PT_WALK_READ_CACHE_REQ state.STATE_PT_WALK_IDLE 
state.STATE_PT_WALK_IDLE 0 0 0 0 0 0 0 0 0 0 
state.STATE_PT_WALK_READ_CACHE_REQ 0 0 0 0 0 0 0 0 1 1 
state.STATE_PT_WALK_READ_CACHE_RSP 0 0 0 0 0 0 0 1 0 1 
state.STATE_PT_WALK_READ_CACHE_RETRY 0 0 0 0 0 0 1 0 0 1 
state.STATE_PT_WALK_READ_REQ 0 0 0 0 0 1 0 0 0 1 
state.STATE_PT_WALK_READ_RSP 0 0 0 0 1 0 0 0 0 1 
state.STATE_PT_WALK_READ_WAIT_RSP 0 0 0 1 0 0 0 0 0 1 
state.STATE_PT_WALK_DONE 0 0 1 0 0 0 0 0 0 1 
state.STATE_PT_WALK_ERROR 0 1 0 0 0 0 0 0 0 1 
state.STATE_PT_WALK_HALT 1 0 0 0 0 0 0 0 0 1 

State Machine - fpga_top|inst_green_bs|platform_shim_ccip_std_afu|ccip_std_afu|hal|afu|dma_fsm|state
Name state.WRITE state.WRITE_WAIT state.READ state.IDLE 
state.IDLE 0 0 0 0 
state.READ 0 0 1 1 
state.WRITE_WAIT 0 1 0 1 
state.WRITE 1 0 0 1 

State Machine - Summary
