v 20110115 2
C 0 200 0 0 0 A3-sheet.sym
{
T 9500 300 5 10 1 1 0 0 1
page=01
T 11000 300 5 10 1 1 0 0 1
pages=01
T 9500 600 5 10 1 1 0 0 1
file=75.003.00.02.01.sch
T 9500 900 5 10 1 1 0 0 1
device=SCALAR_NETWORK_ANALYSER
T 9500 1100 5 10 1 1 0 0 1
comment=schematic
T 9500 1300 5 10 1 1 0 0 1
description=Scalar Network Analyser - Output stage (for simulation)
T 13400 600 5 10 1 1 0 0 1
revision=20190407
T 13400 300 5 10 1 1 0 0 1
author=Bert Timmerman
}
N 12500 6900 14000 6900 4
C 12900 5800 1 90 0 capacitor-1.sym
{
T 12200 6000 5 10 0 0 90 0 1
device=CAPACITOR
T 12400 6000 5 10 1 1 90 0 1
refdes=C6
T 12000 6000 5 10 0 0 90 0 1
symversion=0.1
T 13100 6100 5 10 1 1 90 0 1
value=68pF
}
N 12700 5500 12700 5800 4
C 11800 7500 1 0 0 capacitor-1.sym
{
T 12000 8200 5 10 0 0 0 0 1
device=CAPACITOR
T 12000 8000 5 10 1 1 0 0 1
refdes=C9
T 12000 8400 5 10 0 0 0 0 1
symversion=0.1
T 12100 7300 5 10 1 1 0 0 1
value=5.6pF
}
C 11500 6900 1 0 0 coil-1.sym
{
T 11700 7300 5 10 0 0 0 0 1
device=COIL
T 11700 7100 5 10 1 1 0 0 1
refdes=L3
T 11700 7500 5 10 0 0 0 0 1
symversion=0.1
T 11700 6700 5 10 1 1 0 0 1
value=390nH
}
N 12700 7700 12900 7700 4
N 12900 7700 12900 6900 4
N 12700 6700 12700 6900 4
C 11300 5800 1 90 0 capacitor-1.sym
{
T 10600 6000 5 10 0 0 90 0 1
device=CAPACITOR
T 10800 6000 5 10 1 1 90 0 1
refdes=C5
T 10400 6000 5 10 0 0 90 0 1
symversion=0.1
T 11500 6100 5 10 1 1 90 0 1
value=100pF
}
N 11100 5500 11100 5800 4
N 11500 6900 9900 6900 4
N 11100 6900 11100 6700 4
N 11800 7700 11300 7700 4
N 11300 7700 11300 6900 4
C 10300 5800 1 90 0 capacitor-1.sym
{
T 9600 6000 5 10 0 0 90 0 1
device=CAPACITOR
T 9800 6000 5 10 1 1 90 0 1
refdes=C4
T 9400 6000 5 10 0 0 90 0 1
symversion=0.1
T 10500 6100 5 10 1 1 90 0 1
value=82pF
}
N 10100 5500 10100 5800 4
C 9200 7500 1 0 0 capacitor-1.sym
{
T 9400 8200 5 10 0 0 0 0 1
device=CAPACITOR
T 9400 8000 5 10 1 1 0 0 1
refdes=C8
T 9400 8400 5 10 0 0 0 0 1
symversion=0.1
T 9500 7300 5 10 1 1 0 0 1
value=4.7pF
}
C 8900 6900 1 0 0 coil-1.sym
{
T 9100 7300 5 10 0 0 0 0 1
device=COIL
T 9100 7100 5 10 1 1 0 0 1
refdes=L2
T 9100 7500 5 10 0 0 0 0 1
symversion=0.1
T 9100 6700 5 10 1 1 0 0 1
value=470nH
}
N 10100 7700 10300 7700 4
N 10300 7700 10300 6900 4
N 10100 6700 10100 6900 4
C 8700 5800 1 90 0 capacitor-1.sym
{
T 8000 6000 5 10 0 0 90 0 1
device=CAPACITOR
T 8200 6000 5 10 1 1 90 0 1
refdes=C3
T 7800 6000 5 10 0 0 90 0 1
symversion=0.1
T 8900 6100 5 10 1 1 90 0 1
value=100pF
}
N 8500 5500 8500 5800 4
N 8900 6900 7400 6900 4
N 8500 6900 8500 6700 4
N 9200 7700 8700 7700 4
N 8700 7700 8700 6900 4
C 7800 5800 1 90 0 capacitor-1.sym
{
T 7100 6000 5 10 0 0 90 0 1
device=CAPACITOR
T 7300 6000 5 10 1 1 90 0 1
refdes=C2
T 6900 6000 5 10 0 0 90 0 1
symversion=0.1
T 8000 6100 5 10 1 1 90 0 1
value=82pF
}
N 7600 5500 7600 5800 4
C 6700 7500 1 0 0 capacitor-1.sym
{
T 6900 8200 5 10 0 0 0 0 1
device=CAPACITOR
T 6900 8000 5 10 1 1 0 0 1
refdes=C7
T 6900 8400 5 10 0 0 0 0 1
symversion=0.1
T 7000 7300 5 10 1 1 0 0 1
value=5.6pF
}
C 6400 6900 1 0 0 coil-1.sym
{
T 6600 7300 5 10 0 0 0 0 1
device=COIL
T 6600 7100 5 10 1 1 0 0 1
refdes=L1
T 6600 7500 5 10 0 0 0 0 1
symversion=0.1
T 6600 6700 5 10 1 1 0 0 1
value=390nH
}
N 7600 7700 7800 7700 4
N 7800 7700 7800 6900 4
N 7600 6700 7600 6900 4
C 6200 5800 1 90 0 capacitor-1.sym
{
T 5500 6000 5 10 0 0 90 0 1
device=CAPACITOR
T 5700 6000 5 10 1 1 90 0 1
refdes=C1
T 5300 6000 5 10 0 0 90 0 1
symversion=0.1
T 6400 6100 5 10 1 1 90 0 1
value=68pF
}
N 6000 5500 6000 5800 4
N 6000 6900 6000 6700 4
N 6700 7700 6200 7700 4
N 6200 7700 6200 6900 4
C 5200 5800 1 90 0 resistor-2.sym
{
T 4850 6200 5 10 0 0 90 0 1
device=RESISTOR
T 4900 6000 5 10 1 1 90 0 1
refdes=R2
T 5400 6000 5 10 1 1 90 0 1
value=200
}
N 5100 6900 5100 6700 4
N 5100 5500 5100 5800 4
N 6400 6900 3900 6900 4
N 2700 5500 14000 5500 4
C 14100 5800 1 90 0 resistor-2.sym
{
T 13750 6200 5 10 0 0 90 0 1
device=RESISTOR
T 13800 6000 5 10 1 1 90 0 1
refdes=R1
T 14300 6000 5 10 1 1 90 0 1
value=50
}
N 14000 6900 14000 6700 4
N 14000 5800 14000 5500 4
L 3100 5500 3000 5600 3 0 0 0 -1 -1
L 3000 5600 3100 5700 3 0 0 0 -1 -1
L 3100 5700 3200 5600 3 0 0 0 -1 -1
L 3200 5600 3100 5500 3 0 0 0 -1 -1
T 3100 5600 9 6 1 0 0 4 1
0
C 2400 5600 1 0 0 vac-1.sym
{
T 400 6650 5 10 1 1 0 0 1
refdes=VS
T 3100 6450 5 10 0 0 0 0 1
device=vac
T 3100 6650 5 10 0 0 0 0 1
footprint=none
}
N 2700 6900 2700 6800 4
L 14000 6900 14100 7100 3 0 0 0 -1 -1
B 14100 7100 600 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 14200 7200 9 10 1 0 0 0 1
Vout
L 4200 6900 4100 7000 3 0 0 0 -1 -1
L 4100 7000 4200 7100 3 0 0 0 -1 -1
L 4200 7100 4300 7000 3 0 0 0 -1 -1
L 4300 7000 4200 6900 3 0 0 0 -1 -1
T 4200 7000 5 6 1 1 0 4 1
netname=2
L 2800 6900 2700 7000 3 0 0 0 -1 -1
L 2700 7000 2800 7100 3 0 0 0 -1 -1
L 2800 7100 2900 7000 3 0 0 0 -1 -1
L 2900 7000 2800 6900 3 0 0 0 -1 -1
T 2800 7000 5 6 1 1 0 4 1
netname=1
L 8000 7000 8100 6900 3 0 0 0 -1 -1
L 8100 6900 8200 7000 3 0 0 0 -1 -1
L 8200 7000 8100 7100 3 0 0 0 -1 -1
L 8100 7100 8000 7000 3 0 0 0 -1 -1
T 8100 7000 5 6 1 1 0 4 1
netname=3
L 10600 7000 10700 7100 3 0 0 0 -1 -1
L 10700 7100 10800 7000 3 0 0 0 -1 -1
L 10800 7000 10700 6900 3 0 0 0 -1 -1
L 10700 6900 10600 7000 3 0 0 0 -1 -1
T 10700 7000 5 6 1 1 0 4 1
netname=4
C 2600 5100 1 0 0 gnd-1.sym
N 2700 5400 2700 5600 4
T 400 6500 9 10 1 0 0 2 4
SINE(0 1 100)
AC 1 0
Rser=200
.ac dec 100 100 1e9
C 3000 6800 1 0 0 resistor-2.sym
{
T 3400 7150 5 10 0 0 0 0 1
device=RESISTOR
T 3200 7100 5 10 1 1 0 0 1
refdes=Rser
T 3200 6600 5 10 1 1 0 0 1
value=200
}
N 3000 6900 2700 6900 4
L 13300 7000 13400 7100 3 0 0 0 -1 -1
L 13400 7100 13500 7000 3 0 0 0 -1 -1
L 13500 7000 13400 6900 3 0 0 0 -1 -1
L 13400 6900 13300 7000 3 0 0 0 -1 -1
T 13400 7000 5 6 1 1 0 4 1
netname=5
L 4500 6900 4600 7100 3 0 0 0 -1 -1
B 4600 7100 600 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 4700 7200 9 10 1 0 0 0 1
Vin
B 2200 5000 1800 2500 3 0 0 4 100 100 0 -1 -1 -1 -1 -1
B 13600 5300 1600 2400 3 0 0 4 100 100 0 -1 -1 -1 -1 -1
T 13700 5000 9 10 1 0 0 0 1
Filter output Z=50
T 2200 4900 9 10 1 0 0 2 4
DDS clock = 100 MHz
DDS output Z=200
Cut off frequency = 30 MHz
Null at DDS clk freq (100 MHz)
