// Seed: 2351415827
module module_0 (
    input  wor  id_0,
    output wire id_1
);
  wire id_3;
  module_2();
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    output tri1 id_0
    , id_3,
    inout  wand id_1
);
  module_0(
      id_1, id_1
  );
  always
    repeat ((1)) begin
      fork
        for (id_1 = 1; ~1 == 1; id_3 = 1) @(negedge id_3 == 1);
        $display;
      join
    end
endmodule
module module_2;
  always disable id_1;
  reg id_2;
  assign id_2 = id_1 ? 1 : id_2;
  assign id_2 = id_1;
  initial begin
    id_2 <= 1;
  end
endmodule
