module adder (input signed [7:0] a, b, output signed [7:0] sum);
wire signed [7:0] carry = 0;
assign sum = a + b + carry;
assign carry = ((a + b)[8] || a[8] && b[8]) ? 1 : 0;
endmodule