
*** Running vivado
    with args -log Testaufbau.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Testaufbau.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Testaufbau.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1237.414 ; gain = 0.000
Command: synth_design -top Testaufbau -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24848
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1237.414 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Testaufbau' [D:/Privat/EDS/Projects/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:38]
	Parameter length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Zufallsgenerator_galois' declared at 'D:/Privat/EDS/Projects/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:34' bound to instance 'PRNG' of component 'Zufallsgenerator_galois' [D:/Privat/EDS/Projects/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Zufallsgenerator_galois' [D:/Privat/EDS/Projects/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:40]
	Parameter length bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'coefficientmodules' declared at 'D:/Privat/EDS/Projects/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:34' bound to instance 'PRNGs' of component 'coefficientmodules' [D:/Privat/EDS/Projects/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:65]
INFO: [Synth 8-638] synthesizing module 'coefficientmodules' [D:/Privat/EDS/Projects/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:43]
WARNING: [Synth 8-2897] clock signal used as data [D:/Privat/EDS/Projects/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'coefficientmodules' (1#1) [D:/Privat/EDS/Projects/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:43]
INFO: [Synth 8-3491] module 'coefficientmodules' declared at 'D:/Privat/EDS/Projects/Labor3/Labor3.srcs/sources_1/new/coefficientmodules.vhd:34' bound to instance 'PRNGs' of component 'coefficientmodules' [D:/Privat/EDS/Projects/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:65]
WARNING: [Synth 8-3848] Net X_out in module/entity Zufallsgenerator_galois does not have driver. [D:/Privat/EDS/Projects/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:36]
WARNING: [Synth 8-3848] Net reset_s in module/entity Zufallsgenerator_galois does not have driver. [D:/Privat/EDS/Projects/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Zufallsgenerator_galois' (2#1) [D:/Privat/EDS/Projects/Labor3/Labor3.srcs/sources_1/new/Zufallsgenerator Galois.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Testaufbau' (3#1) [D:/Privat/EDS/Projects/Labor3/Labor3.srcs/sources_1/new/Testaufbau.vhd:38]
WARNING: [Synth 8-7129] Port clk in module coefficientmodules is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module coefficientmodules is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_out[3] in module Zufallsgenerator_galois is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_out[2] in module Zufallsgenerator_galois is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_out[1] in module Zufallsgenerator_galois is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1237.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1237.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1237.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1237.414 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1237.414 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1237.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1237.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1237.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1237.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1237.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1237.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1237.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1237.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1237.414 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1237.414 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1237.414 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1237.414 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1237.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d1d75efe
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1237.414 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Privat/EDS/Projects/Labor3/Labor3.runs/synth_1/Testaufbau.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Testaufbau_utilization_synth.rpt -pb Testaufbau_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 12 15:51:35 2022...
