// Seed: 903395758
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wand id_4;
  assign id_4 = 1;
  assign id_3 = 1;
  wire id_5;
  assign id_1 = 1;
  assign id_2 = 1 * 1 + id_4;
  wire id_6 = id_6;
endmodule
module module_1;
  wand id_1;
  tri  id_2 = (id_1);
  module_0(
      id_2, id_1, id_1
  );
  supply0 id_3;
  always @(negedge id_1 or posedge id_3)
    if (id_2)
      if (id_1 ^ 1) begin
        if (id_3) begin
          wait (id_3);
        end else id_3 = 1;
      end
endmodule
