ARM GAS  /tmp/ccm2rL7c.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB140:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2026 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "cmsis_os.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  /tmp/ccm2rL7c.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** UART_HandleTypeDef huart2;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Definitions for defaultTask */
  47:Core/Src/main.c **** osThreadId_t defaultTaskHandle;
  48:Core/Src/main.c **** const osThreadAttr_t defaultTask_attributes = {
  49:Core/Src/main.c ****   .name = "defaultTask",
  50:Core/Src/main.c ****   .stack_size = 128 * 4,
  51:Core/Src/main.c ****   .priority = (osPriority_t) osPriorityNormal,
  52:Core/Src/main.c **** };
  53:Core/Src/main.c **** /* Definitions for sender */
  54:Core/Src/main.c **** osThreadId_t senderHandle;
  55:Core/Src/main.c **** const osThreadAttr_t sender_attributes = {
  56:Core/Src/main.c ****   .name = "sender",
  57:Core/Src/main.c ****   .stack_size = 128 * 4,
  58:Core/Src/main.c ****   .priority = (osPriority_t) osPriorityRealtime,
  59:Core/Src/main.c **** };
  60:Core/Src/main.c **** /* Definitions for receiver */
  61:Core/Src/main.c **** osThreadId_t receiverHandle;
  62:Core/Src/main.c **** const osThreadAttr_t receiver_attributes = {
  63:Core/Src/main.c ****   .name = "receiver",
  64:Core/Src/main.c ****   .stack_size = 128 * 4,
  65:Core/Src/main.c ****   .priority = (osPriority_t) osPriorityRealtime,
  66:Core/Src/main.c **** };
  67:Core/Src/main.c **** /* USER CODE BEGIN PV */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* USER CODE END PV */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  72:Core/Src/main.c **** void SystemClock_Config(void);
  73:Core/Src/main.c **** static void MX_GPIO_Init(void);
  74:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  75:Core/Src/main.c **** void StartDefaultTask(void *argument);
  76:Core/Src/main.c **** void senderTask(void *argument);
  77:Core/Src/main.c **** void receiverTask(void *argument);
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /* USER CODE END PFP */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  84:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  85:Core/Src/main.c **** #include"queue.h"
  86:Core/Src/main.c **** #include<stdio.h>
  87:Core/Src/main.c **** QueueHandle_t q;
  88:Core/Src/main.c **** /* USER CODE END 0 */
ARM GAS  /tmp/ccm2rL7c.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c **** /**
  91:Core/Src/main.c ****   * @brief  The application entry point.
  92:Core/Src/main.c ****   * @retval int
  93:Core/Src/main.c ****   */
  94:Core/Src/main.c **** int main(void)
  95:Core/Src/main.c **** {
  96:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  97:Core/Src/main.c ****   q = xQueueCreate(10, sizeof(float));
  98:Core/Src/main.c ****   /* USER CODE END 1 */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 103:Core/Src/main.c ****   HAL_Init();
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* USER CODE END Init */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* Configure the system clock */
 110:Core/Src/main.c ****   SystemClock_Config();
 111:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /* USER CODE END SysInit */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* Initialize all configured peripherals */
 116:Core/Src/main.c ****   MX_GPIO_Init();
 117:Core/Src/main.c ****   MX_USART2_UART_Init();
 118:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   /* USER CODE END 2 */
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /* Init scheduler */
 123:Core/Src/main.c ****   osKernelInitialize();
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_MUTEX */
 126:Core/Src/main.c ****   /* add mutexes, ... */
 127:Core/Src/main.c ****   /* USER CODE END RTOS_MUTEX */
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_SEMAPHORES */
 130:Core/Src/main.c ****   /* add semaphores, ... */
 131:Core/Src/main.c ****   /* USER CODE END RTOS_SEMAPHORES */
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_TIMERS */
 134:Core/Src/main.c ****   /* start timers, add new ones, ... */
 135:Core/Src/main.c ****   /* USER CODE END RTOS_TIMERS */
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 138:Core/Src/main.c ****   /* add queues, ... */
 139:Core/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /* Create the thread(s) */
 142:Core/Src/main.c ****   /* creation of defaultTask */
 143:Core/Src/main.c ****   defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /* creation of sender */
ARM GAS  /tmp/ccm2rL7c.s 			page 4


 146:Core/Src/main.c ****   senderHandle = osThreadNew(senderTask, NULL, &sender_attributes);
 147:Core/Src/main.c **** 
 148:Core/Src/main.c ****   /* creation of receiver */
 149:Core/Src/main.c ****   receiverHandle = osThreadNew(receiverTask, NULL, &receiver_attributes);
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */
 152:Core/Src/main.c ****   /* add threads, ... */
 153:Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 154:Core/Src/main.c **** 
 155:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_EVENTS */
 156:Core/Src/main.c ****   /* add events, ... */
 157:Core/Src/main.c ****   /* USER CODE END RTOS_EVENTS */
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   /* Start scheduler */
 160:Core/Src/main.c ****   osKernelStart();
 161:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 162:Core/Src/main.c ****   /* Infinite loop */
 163:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 164:Core/Src/main.c ****   while (1)
 165:Core/Src/main.c ****   {
 166:Core/Src/main.c ****     /* USER CODE END WHILE */
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 169:Core/Src/main.c ****   }
 170:Core/Src/main.c ****   /* USER CODE END 3 */
 171:Core/Src/main.c **** }
 172:Core/Src/main.c **** 
 173:Core/Src/main.c **** /**
 174:Core/Src/main.c ****   * @brief System Clock Configuration
 175:Core/Src/main.c ****   * @retval None
 176:Core/Src/main.c ****   */
 177:Core/Src/main.c **** void SystemClock_Config(void)
 178:Core/Src/main.c **** {
 179:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 180:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 183:Core/Src/main.c ****   */
 184:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 185:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 188:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 189:Core/Src/main.c ****   */
 190:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 191:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 192:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 193:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 194:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 195:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 197:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 198:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 199:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 200:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 201:Core/Src/main.c ****   {
 202:Core/Src/main.c ****     Error_Handler();
ARM GAS  /tmp/ccm2rL7c.s 			page 5


 203:Core/Src/main.c ****   }
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 206:Core/Src/main.c ****   */
 207:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 208:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 209:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 210:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 211:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 212:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 215:Core/Src/main.c ****   {
 216:Core/Src/main.c ****     Error_Handler();
 217:Core/Src/main.c ****   }
 218:Core/Src/main.c **** }
 219:Core/Src/main.c **** 
 220:Core/Src/main.c **** /**
 221:Core/Src/main.c ****   * @brief USART2 Initialization Function
 222:Core/Src/main.c ****   * @param None
 223:Core/Src/main.c ****   * @retval None
 224:Core/Src/main.c ****   */
 225:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 226:Core/Src/main.c **** {
 227:Core/Src/main.c **** 
 228:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 229:Core/Src/main.c **** 
 230:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 235:Core/Src/main.c ****   huart2.Instance = USART2;
 236:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 237:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 238:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 239:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 240:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 241:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 242:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 243:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 244:Core/Src/main.c ****   {
 245:Core/Src/main.c ****     Error_Handler();
 246:Core/Src/main.c ****   }
 247:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 248:Core/Src/main.c **** 
 249:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 250:Core/Src/main.c **** 
 251:Core/Src/main.c **** }
 252:Core/Src/main.c **** 
 253:Core/Src/main.c **** /**
 254:Core/Src/main.c ****   * @brief GPIO Initialization Function
 255:Core/Src/main.c ****   * @param None
 256:Core/Src/main.c ****   * @retval None
 257:Core/Src/main.c ****   */
 258:Core/Src/main.c **** static void MX_GPIO_Init(void)
 259:Core/Src/main.c **** {
ARM GAS  /tmp/ccm2rL7c.s 			page 6


  28              		.loc 1 259 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 70B5     		push	{r4, r5, r6, lr}
  33              		.cfi_def_cfa_offset 16
  34              		.cfi_offset 4, -16
  35              		.cfi_offset 5, -12
  36              		.cfi_offset 6, -8
  37              		.cfi_offset 14, -4
  38 0002 8AB0     		sub	sp, sp, #40
  39              		.cfi_def_cfa_offset 56
 260:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 260 3 view .LVU1
  41              		.loc 1 260 20 is_stmt 0 view .LVU2
  42 0004 05AD     		add	r5, sp, #20
  43 0006 0024     		movs	r4, #0
  44 0008 0594     		str	r4, [sp, #20]
  45 000a 0694     		str	r4, [sp, #24]
  46 000c 0794     		str	r4, [sp, #28]
  47 000e 0894     		str	r4, [sp, #32]
  48 0010 0994     		str	r4, [sp, #36]
 261:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 262:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 265:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  49              		.loc 1 265 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 265 3 view .LVU4
  52 0012 0194     		str	r4, [sp, #4]
  53              		.loc 1 265 3 view .LVU5
  54 0014 224B     		ldr	r3, .L3
  55 0016 1A6B     		ldr	r2, [r3, #48]
  56 0018 42F00402 		orr	r2, r2, #4
  57 001c 1A63     		str	r2, [r3, #48]
  58              		.loc 1 265 3 view .LVU6
  59 001e 1A6B     		ldr	r2, [r3, #48]
  60 0020 02F00402 		and	r2, r2, #4
  61 0024 0192     		str	r2, [sp, #4]
  62              		.loc 1 265 3 view .LVU7
  63 0026 019A     		ldr	r2, [sp, #4]
  64              	.LBE4:
  65              		.loc 1 265 3 view .LVU8
 266:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  66              		.loc 1 266 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 266 3 view .LVU10
  69 0028 0294     		str	r4, [sp, #8]
  70              		.loc 1 266 3 view .LVU11
  71 002a 1A6B     		ldr	r2, [r3, #48]
  72 002c 42F08002 		orr	r2, r2, #128
  73 0030 1A63     		str	r2, [r3, #48]
  74              		.loc 1 266 3 view .LVU12
  75 0032 1A6B     		ldr	r2, [r3, #48]
  76 0034 02F08002 		and	r2, r2, #128
  77 0038 0292     		str	r2, [sp, #8]
ARM GAS  /tmp/ccm2rL7c.s 			page 7


  78              		.loc 1 266 3 view .LVU13
  79 003a 029A     		ldr	r2, [sp, #8]
  80              	.LBE5:
  81              		.loc 1 266 3 view .LVU14
 267:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  82              		.loc 1 267 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 267 3 view .LVU16
  85 003c 0394     		str	r4, [sp, #12]
  86              		.loc 1 267 3 view .LVU17
  87 003e 1A6B     		ldr	r2, [r3, #48]
  88 0040 42F00102 		orr	r2, r2, #1
  89 0044 1A63     		str	r2, [r3, #48]
  90              		.loc 1 267 3 view .LVU18
  91 0046 1A6B     		ldr	r2, [r3, #48]
  92 0048 02F00102 		and	r2, r2, #1
  93 004c 0392     		str	r2, [sp, #12]
  94              		.loc 1 267 3 view .LVU19
  95 004e 039A     		ldr	r2, [sp, #12]
  96              	.LBE6:
  97              		.loc 1 267 3 view .LVU20
 268:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  98              		.loc 1 268 3 view .LVU21
  99              	.LBB7:
 100              		.loc 1 268 3 view .LVU22
 101 0050 0494     		str	r4, [sp, #16]
 102              		.loc 1 268 3 view .LVU23
 103 0052 1A6B     		ldr	r2, [r3, #48]
 104 0054 42F00202 		orr	r2, r2, #2
 105 0058 1A63     		str	r2, [r3, #48]
 106              		.loc 1 268 3 view .LVU24
 107 005a 1B6B     		ldr	r3, [r3, #48]
 108 005c 03F00203 		and	r3, r3, #2
 109 0060 0493     		str	r3, [sp, #16]
 110              		.loc 1 268 3 view .LVU25
 111 0062 049B     		ldr	r3, [sp, #16]
 112              	.LBE7:
 113              		.loc 1 268 3 view .LVU26
 269:Core/Src/main.c **** 
 270:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 271:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 114              		.loc 1 271 3 view .LVU27
 115 0064 0F4E     		ldr	r6, .L3+4
 116 0066 2246     		mov	r2, r4
 117 0068 2021     		movs	r1, #32
 118 006a 3046     		mov	r0, r6
 119 006c FFF7FEFF 		bl	HAL_GPIO_WritePin
 120              	.LVL0:
 272:Core/Src/main.c **** 
 273:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 274:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 121              		.loc 1 274 3 view .LVU28
 122              		.loc 1 274 23 is_stmt 0 view .LVU29
 123 0070 4FF40053 		mov	r3, #8192
 124 0074 0593     		str	r3, [sp, #20]
 275:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 125              		.loc 1 275 3 is_stmt 1 view .LVU30
ARM GAS  /tmp/ccm2rL7c.s 			page 8


 126              		.loc 1 275 24 is_stmt 0 view .LVU31
 127 0076 4FF40413 		mov	r3, #2162688
 128 007a 0693     		str	r3, [sp, #24]
 276:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 129              		.loc 1 276 3 is_stmt 1 view .LVU32
 130              		.loc 1 276 24 is_stmt 0 view .LVU33
 131 007c 0794     		str	r4, [sp, #28]
 277:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 132              		.loc 1 277 3 is_stmt 1 view .LVU34
 133 007e 2946     		mov	r1, r5
 134 0080 0948     		ldr	r0, .L3+8
 135 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 136              	.LVL1:
 278:Core/Src/main.c **** 
 279:Core/Src/main.c ****   /*Configure GPIO pin : LD2_Pin */
 280:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 137              		.loc 1 280 3 view .LVU35
 138              		.loc 1 280 23 is_stmt 0 view .LVU36
 139 0086 2023     		movs	r3, #32
 140 0088 0593     		str	r3, [sp, #20]
 281:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 141              		.loc 1 281 3 is_stmt 1 view .LVU37
 142              		.loc 1 281 24 is_stmt 0 view .LVU38
 143 008a 0123     		movs	r3, #1
 144 008c 0693     		str	r3, [sp, #24]
 282:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 145              		.loc 1 282 3 is_stmt 1 view .LVU39
 146              		.loc 1 282 24 is_stmt 0 view .LVU40
 147 008e 0794     		str	r4, [sp, #28]
 283:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 148              		.loc 1 283 3 is_stmt 1 view .LVU41
 149              		.loc 1 283 25 is_stmt 0 view .LVU42
 150 0090 0894     		str	r4, [sp, #32]
 284:Core/Src/main.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 151              		.loc 1 284 3 is_stmt 1 view .LVU43
 152 0092 2946     		mov	r1, r5
 153 0094 3046     		mov	r0, r6
 154 0096 FFF7FEFF 		bl	HAL_GPIO_Init
 155              	.LVL2:
 285:Core/Src/main.c **** 
 286:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 287:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 288:Core/Src/main.c **** }
 156              		.loc 1 288 1 is_stmt 0 view .LVU44
 157 009a 0AB0     		add	sp, sp, #40
 158              		.cfi_def_cfa_offset 16
 159              		@ sp needed
 160 009c 70BD     		pop	{r4, r5, r6, pc}
 161              	.L4:
 162 009e 00BF     		.align	2
 163              	.L3:
 164 00a0 00380240 		.word	1073887232
 165 00a4 00000240 		.word	1073872896
 166 00a8 00080240 		.word	1073874944
 167              		.cfi_endproc
 168              	.LFE140:
 170              		.section	.text.StartDefaultTask,"ax",%progbits
ARM GAS  /tmp/ccm2rL7c.s 			page 9


 171              		.align	1
 172              		.global	StartDefaultTask
 173              		.syntax unified
 174              		.thumb
 175              		.thumb_func
 177              	StartDefaultTask:
 178              	.LFB141:
 289:Core/Src/main.c **** 
 290:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 291:Core/Src/main.c **** 
 292:Core/Src/main.c **** /* USER CODE END 4 */
 293:Core/Src/main.c **** 
 294:Core/Src/main.c **** /* USER CODE BEGIN Header_StartDefaultTask */
 295:Core/Src/main.c **** /**
 296:Core/Src/main.c ****   * @brief  Function implementing the defaultTask thread.
 297:Core/Src/main.c ****   * @param  argument: Not used
 298:Core/Src/main.c ****   * @retval None
 299:Core/Src/main.c ****   */
 300:Core/Src/main.c **** /* USER CODE END Header_StartDefaultTask */
 301:Core/Src/main.c **** void StartDefaultTask(void *argument)
 302:Core/Src/main.c **** {
 179              		.loc 1 302 1 is_stmt 1 view -0
 180              		.cfi_startproc
 181              		@ Volatile: function does not return.
 182              		@ args = 0, pretend = 0, frame = 0
 183              		@ frame_needed = 0, uses_anonymous_args = 0
 184              	.LVL3:
 185              		.loc 1 302 1 is_stmt 0 view .LVU46
 186 0000 08B5     		push	{r3, lr}
 187              		.cfi_def_cfa_offset 8
 188              		.cfi_offset 3, -8
 189              		.cfi_offset 14, -4
 190              	.LVL4:
 191              	.L6:
 303:Core/Src/main.c ****   /* USER CODE BEGIN 5 */
 304:Core/Src/main.c ****   /* Infinite loop */
 305:Core/Src/main.c ****   for(;;)
 192              		.loc 1 305 3 is_stmt 1 view .LVU47
 306:Core/Src/main.c ****   {
 307:Core/Src/main.c ****     osDelay(1);
 193              		.loc 1 307 5 discriminator 1 view .LVU48
 194 0002 0120     		movs	r0, #1
 195 0004 FFF7FEFF 		bl	osDelay
 196              	.LVL5:
 305:Core/Src/main.c ****   {
 197              		.loc 1 305 3 view .LVU49
 198 0008 FBE7     		b	.L6
 199              		.cfi_endproc
 200              	.LFE141:
 202              		.section	.text.senderTask,"ax",%progbits
 203              		.align	1
 204              		.weak	senderTask
 205              		.syntax unified
 206              		.thumb
 207              		.thumb_func
 209              	senderTask:
 210              	.LFB142:
ARM GAS  /tmp/ccm2rL7c.s 			page 10


 308:Core/Src/main.c ****   }
 309:Core/Src/main.c ****   /* USER CODE END 5 */
 310:Core/Src/main.c **** }
 311:Core/Src/main.c **** 
 312:Core/Src/main.c **** /* USER CODE BEGIN Header_senderTask */
 313:Core/Src/main.c **** /**
 314:Core/Src/main.c **** * @brief Function implementing the sender thread.
 315:Core/Src/main.c **** * @param argument: Not used
 316:Core/Src/main.c **** * @retval None
 317:Core/Src/main.c **** */
 318:Core/Src/main.c **** /* USER CODE END Header_senderTask */
 319:Core/Src/main.c **** __weak void senderTask(void *argument)
 320:Core/Src/main.c **** {
 211              		.loc 1 320 1 view -0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 0
 214              		@ frame_needed = 0, uses_anonymous_args = 0
 215              	.LVL6:
 216              		.loc 1 320 1 is_stmt 0 view .LVU51
 217 0000 08B5     		push	{r3, lr}
 218              		.cfi_def_cfa_offset 8
 219              		.cfi_offset 3, -8
 220              		.cfi_offset 14, -4
 221              	.LVL7:
 222              	.L9:
 321:Core/Src/main.c ****   /* USER CODE BEGIN senderTask */
 322:Core/Src/main.c ****   /* Infinite loop */
 323:Core/Src/main.c ****   for(;;)
 223              		.loc 1 323 3 is_stmt 1 view .LVU52
 324:Core/Src/main.c ****   {
 325:Core/Src/main.c ****     osDelay(1);
 224              		.loc 1 325 5 discriminator 1 view .LVU53
 225 0002 0120     		movs	r0, #1
 226 0004 FFF7FEFF 		bl	osDelay
 227              	.LVL8:
 323:Core/Src/main.c ****   {
 228              		.loc 1 323 3 view .LVU54
 229 0008 FBE7     		b	.L9
 230              		.cfi_endproc
 231              	.LFE142:
 233              		.section	.text.receiverTask,"ax",%progbits
 234              		.align	1
 235              		.weak	receiverTask
 236              		.syntax unified
 237              		.thumb
 238              		.thumb_func
 240              	receiverTask:
 241              	.LFB143:
 326:Core/Src/main.c ****   }
 327:Core/Src/main.c ****   /* USER CODE END senderTask */
 328:Core/Src/main.c **** }
 329:Core/Src/main.c **** 
 330:Core/Src/main.c **** /* USER CODE BEGIN Header_receiverTask */
 331:Core/Src/main.c **** /**
 332:Core/Src/main.c **** * @brief Function implementing the receiver thread.
 333:Core/Src/main.c **** * @param argument: Not used
 334:Core/Src/main.c **** * @retval None
ARM GAS  /tmp/ccm2rL7c.s 			page 11


 335:Core/Src/main.c **** */
 336:Core/Src/main.c **** /* USER CODE END Header_receiverTask */
 337:Core/Src/main.c **** __weak void receiverTask(void *argument)
 338:Core/Src/main.c **** {
 242              		.loc 1 338 1 view -0
 243              		.cfi_startproc
 244              		@ args = 0, pretend = 0, frame = 0
 245              		@ frame_needed = 0, uses_anonymous_args = 0
 246              	.LVL9:
 247              		.loc 1 338 1 is_stmt 0 view .LVU56
 248 0000 08B5     		push	{r3, lr}
 249              		.cfi_def_cfa_offset 8
 250              		.cfi_offset 3, -8
 251              		.cfi_offset 14, -4
 252              	.LVL10:
 253              	.L12:
 339:Core/Src/main.c ****   /* USER CODE BEGIN receiverTask */
 340:Core/Src/main.c ****   /* Infinite loop */
 341:Core/Src/main.c ****   for(;;)
 254              		.loc 1 341 3 is_stmt 1 view .LVU57
 342:Core/Src/main.c ****   {
 343:Core/Src/main.c ****     osDelay(1);
 255              		.loc 1 343 5 discriminator 1 view .LVU58
 256 0002 0120     		movs	r0, #1
 257 0004 FFF7FEFF 		bl	osDelay
 258              	.LVL11:
 341:Core/Src/main.c ****   {
 259              		.loc 1 341 3 view .LVU59
 260 0008 FBE7     		b	.L12
 261              		.cfi_endproc
 262              	.LFE143:
 264              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 265              		.align	1
 266              		.global	HAL_TIM_PeriodElapsedCallback
 267              		.syntax unified
 268              		.thumb
 269              		.thumb_func
 271              	HAL_TIM_PeriodElapsedCallback:
 272              	.LVL12:
 273              	.LFB144:
 344:Core/Src/main.c ****   }
 345:Core/Src/main.c ****   /* USER CODE END receiverTask */
 346:Core/Src/main.c **** }
 347:Core/Src/main.c **** 
 348:Core/Src/main.c **** /**
 349:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 350:Core/Src/main.c ****   * @note   This function is called  when TIM1 interrupt took place, inside
 351:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 352:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 353:Core/Src/main.c ****   * @param  htim : TIM handle
 354:Core/Src/main.c ****   * @retval None
 355:Core/Src/main.c ****   */
 356:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 357:Core/Src/main.c **** {
 274              		.loc 1 357 1 view -0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccm2rL7c.s 			page 12


 277              		@ frame_needed = 0, uses_anonymous_args = 0
 278              		.loc 1 357 1 is_stmt 0 view .LVU61
 279 0000 08B5     		push	{r3, lr}
 280              		.cfi_def_cfa_offset 8
 281              		.cfi_offset 3, -8
 282              		.cfi_offset 14, -4
 358:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 359:Core/Src/main.c **** 
 360:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 361:Core/Src/main.c ****   if (htim->Instance == TIM1) {
 283              		.loc 1 361 3 is_stmt 1 view .LVU62
 284              		.loc 1 361 11 is_stmt 0 view .LVU63
 285 0002 0268     		ldr	r2, [r0]
 286              		.loc 1 361 6 view .LVU64
 287 0004 034B     		ldr	r3, .L18
 288 0006 9A42     		cmp	r2, r3
 289 0008 00D0     		beq	.L17
 290              	.LVL13:
 291              	.L14:
 362:Core/Src/main.c ****     HAL_IncTick();
 363:Core/Src/main.c ****   }
 364:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 365:Core/Src/main.c **** 
 366:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 367:Core/Src/main.c **** }
 292              		.loc 1 367 1 view .LVU65
 293 000a 08BD     		pop	{r3, pc}
 294              	.LVL14:
 295              	.L17:
 362:Core/Src/main.c ****     HAL_IncTick();
 296              		.loc 1 362 5 is_stmt 1 view .LVU66
 297 000c FFF7FEFF 		bl	HAL_IncTick
 298              	.LVL15:
 299              		.loc 1 367 1 is_stmt 0 view .LVU67
 300 0010 FBE7     		b	.L14
 301              	.L19:
 302 0012 00BF     		.align	2
 303              	.L18:
 304 0014 00000140 		.word	1073807360
 305              		.cfi_endproc
 306              	.LFE144:
 308              		.section	.text.Error_Handler,"ax",%progbits
 309              		.align	1
 310              		.global	Error_Handler
 311              		.syntax unified
 312              		.thumb
 313              		.thumb_func
 315              	Error_Handler:
 316              	.LFB145:
 368:Core/Src/main.c **** 
 369:Core/Src/main.c **** /**
 370:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 371:Core/Src/main.c ****   * @retval None
 372:Core/Src/main.c ****   */
 373:Core/Src/main.c **** void Error_Handler(void)
 374:Core/Src/main.c **** {
 317              		.loc 1 374 1 is_stmt 1 view -0
ARM GAS  /tmp/ccm2rL7c.s 			page 13


 318              		.cfi_startproc
 319              		@ Volatile: function does not return.
 320              		@ args = 0, pretend = 0, frame = 0
 321              		@ frame_needed = 0, uses_anonymous_args = 0
 322              		@ link register save eliminated.
 375:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 376:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 377:Core/Src/main.c ****   __disable_irq();
 323              		.loc 1 377 3 view .LVU69
 324              	.LBB8:
 325              	.LBI8:
 326              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccm2rL7c.s 			page 14


  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
ARM GAS  /tmp/ccm2rL7c.s 			page 15


 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 327              		.loc 2 140 27 view .LVU70
 328              	.LBB9:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 329              		.loc 2 142 3 view .LVU71
 330              		.syntax unified
 331              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 332 0000 72B6     		cpsid i
 333              	@ 0 "" 2
 334              		.thumb
 335              		.syntax unified
 336              	.L21:
 337              	.LBE9:
 338              	.LBE8:
 378:Core/Src/main.c ****   while (1)
 339              		.loc 1 378 3 view .LVU72
 379:Core/Src/main.c ****   {
 380:Core/Src/main.c ****   }
 340              		.loc 1 380 3 view .LVU73
ARM GAS  /tmp/ccm2rL7c.s 			page 16


 378:Core/Src/main.c ****   while (1)
 341              		.loc 1 378 9 view .LVU74
 342 0002 FEE7     		b	.L21
 343              		.cfi_endproc
 344              	.LFE145:
 346              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 347              		.align	1
 348              		.syntax unified
 349              		.thumb
 350              		.thumb_func
 352              	MX_USART2_UART_Init:
 353              	.LFB139:
 226:Core/Src/main.c **** 
 354              		.loc 1 226 1 view -0
 355              		.cfi_startproc
 356              		@ args = 0, pretend = 0, frame = 0
 357              		@ frame_needed = 0, uses_anonymous_args = 0
 358 0000 08B5     		push	{r3, lr}
 359              		.cfi_def_cfa_offset 8
 360              		.cfi_offset 3, -8
 361              		.cfi_offset 14, -4
 235:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 362              		.loc 1 235 3 view .LVU76
 235:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 363              		.loc 1 235 19 is_stmt 0 view .LVU77
 364 0002 0A48     		ldr	r0, .L26
 365 0004 0A4B     		ldr	r3, .L26+4
 366 0006 0360     		str	r3, [r0]
 236:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 367              		.loc 1 236 3 is_stmt 1 view .LVU78
 236:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 368              		.loc 1 236 24 is_stmt 0 view .LVU79
 369 0008 4FF4E133 		mov	r3, #115200
 370 000c 4360     		str	r3, [r0, #4]
 237:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 371              		.loc 1 237 3 is_stmt 1 view .LVU80
 237:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 372              		.loc 1 237 26 is_stmt 0 view .LVU81
 373 000e 0023     		movs	r3, #0
 374 0010 8360     		str	r3, [r0, #8]
 238:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 375              		.loc 1 238 3 is_stmt 1 view .LVU82
 238:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 376              		.loc 1 238 24 is_stmt 0 view .LVU83
 377 0012 C360     		str	r3, [r0, #12]
 239:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 378              		.loc 1 239 3 is_stmt 1 view .LVU84
 239:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 379              		.loc 1 239 22 is_stmt 0 view .LVU85
 380 0014 0361     		str	r3, [r0, #16]
 240:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 381              		.loc 1 240 3 is_stmt 1 view .LVU86
 240:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 382              		.loc 1 240 20 is_stmt 0 view .LVU87
 383 0016 0C22     		movs	r2, #12
 384 0018 4261     		str	r2, [r0, #20]
 241:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
ARM GAS  /tmp/ccm2rL7c.s 			page 17


 385              		.loc 1 241 3 is_stmt 1 view .LVU88
 241:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 386              		.loc 1 241 25 is_stmt 0 view .LVU89
 387 001a 8361     		str	r3, [r0, #24]
 242:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 388              		.loc 1 242 3 is_stmt 1 view .LVU90
 242:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 389              		.loc 1 242 28 is_stmt 0 view .LVU91
 390 001c C361     		str	r3, [r0, #28]
 243:Core/Src/main.c ****   {
 391              		.loc 1 243 3 is_stmt 1 view .LVU92
 243:Core/Src/main.c ****   {
 392              		.loc 1 243 7 is_stmt 0 view .LVU93
 393 001e FFF7FEFF 		bl	HAL_UART_Init
 394              	.LVL16:
 243:Core/Src/main.c ****   {
 395              		.loc 1 243 6 discriminator 1 view .LVU94
 396 0022 00B9     		cbnz	r0, .L25
 251:Core/Src/main.c **** 
 397              		.loc 1 251 1 view .LVU95
 398 0024 08BD     		pop	{r3, pc}
 399              	.L25:
 245:Core/Src/main.c ****   }
 400              		.loc 1 245 5 is_stmt 1 view .LVU96
 401 0026 FFF7FEFF 		bl	Error_Handler
 402              	.LVL17:
 403              	.L27:
 404 002a 00BF     		.align	2
 405              	.L26:
 406 002c 00000000 		.word	huart2
 407 0030 00440040 		.word	1073759232
 408              		.cfi_endproc
 409              	.LFE139:
 411              		.section	.text.SystemClock_Config,"ax",%progbits
 412              		.align	1
 413              		.global	SystemClock_Config
 414              		.syntax unified
 415              		.thumb
 416              		.thumb_func
 418              	SystemClock_Config:
 419              	.LFB138:
 178:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 420              		.loc 1 178 1 view -0
 421              		.cfi_startproc
 422              		@ args = 0, pretend = 0, frame = 80
 423              		@ frame_needed = 0, uses_anonymous_args = 0
 424 0000 10B5     		push	{r4, lr}
 425              		.cfi_def_cfa_offset 8
 426              		.cfi_offset 4, -8
 427              		.cfi_offset 14, -4
 428 0002 94B0     		sub	sp, sp, #80
 429              		.cfi_def_cfa_offset 88
 179:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 430              		.loc 1 179 3 view .LVU98
 179:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 431              		.loc 1 179 22 is_stmt 0 view .LVU99
 432 0004 07AC     		add	r4, sp, #28
ARM GAS  /tmp/ccm2rL7c.s 			page 18


 433 0006 3422     		movs	r2, #52
 434 0008 0021     		movs	r1, #0
 435 000a 2046     		mov	r0, r4
 436 000c FFF7FEFF 		bl	memset
 437              	.LVL18:
 180:Core/Src/main.c **** 
 438              		.loc 1 180 3 is_stmt 1 view .LVU100
 180:Core/Src/main.c **** 
 439              		.loc 1 180 22 is_stmt 0 view .LVU101
 440 0010 0023     		movs	r3, #0
 441 0012 0293     		str	r3, [sp, #8]
 442 0014 0393     		str	r3, [sp, #12]
 443 0016 0493     		str	r3, [sp, #16]
 444 0018 0593     		str	r3, [sp, #20]
 445 001a 0693     		str	r3, [sp, #24]
 184:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 446              		.loc 1 184 3 is_stmt 1 view .LVU102
 447              	.LBB10:
 184:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 448              		.loc 1 184 3 view .LVU103
 449 001c 0093     		str	r3, [sp]
 184:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 450              		.loc 1 184 3 view .LVU104
 451 001e 1F4A     		ldr	r2, .L34
 452 0020 116C     		ldr	r1, [r2, #64]
 453 0022 41F08051 		orr	r1, r1, #268435456
 454 0026 1164     		str	r1, [r2, #64]
 184:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 455              		.loc 1 184 3 view .LVU105
 456 0028 126C     		ldr	r2, [r2, #64]
 457 002a 02F08052 		and	r2, r2, #268435456
 458 002e 0092     		str	r2, [sp]
 184:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 459              		.loc 1 184 3 view .LVU106
 460 0030 009A     		ldr	r2, [sp]
 461              	.LBE10:
 184:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 462              		.loc 1 184 3 view .LVU107
 185:Core/Src/main.c **** 
 463              		.loc 1 185 3 view .LVU108
 464              	.LBB11:
 185:Core/Src/main.c **** 
 465              		.loc 1 185 3 view .LVU109
 466 0032 0193     		str	r3, [sp, #4]
 185:Core/Src/main.c **** 
 467              		.loc 1 185 3 view .LVU110
 468 0034 1A49     		ldr	r1, .L34+4
 469 0036 0A68     		ldr	r2, [r1]
 470 0038 22F44042 		bic	r2, r2, #49152
 471 003c 42F48042 		orr	r2, r2, #16384
 472 0040 0A60     		str	r2, [r1]
 185:Core/Src/main.c **** 
 473              		.loc 1 185 3 view .LVU111
 474 0042 0A68     		ldr	r2, [r1]
 475 0044 02F44042 		and	r2, r2, #49152
 476 0048 0192     		str	r2, [sp, #4]
 185:Core/Src/main.c **** 
ARM GAS  /tmp/ccm2rL7c.s 			page 19


 477              		.loc 1 185 3 view .LVU112
 478 004a 019A     		ldr	r2, [sp, #4]
 479              	.LBE11:
 185:Core/Src/main.c **** 
 480              		.loc 1 185 3 view .LVU113
 190:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 481              		.loc 1 190 3 view .LVU114
 190:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 482              		.loc 1 190 36 is_stmt 0 view .LVU115
 483 004c 0222     		movs	r2, #2
 484 004e 0792     		str	r2, [sp, #28]
 191:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 485              		.loc 1 191 3 is_stmt 1 view .LVU116
 191:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 486              		.loc 1 191 30 is_stmt 0 view .LVU117
 487 0050 0121     		movs	r1, #1
 488 0052 0A91     		str	r1, [sp, #40]
 192:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 489              		.loc 1 192 3 is_stmt 1 view .LVU118
 192:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 490              		.loc 1 192 41 is_stmt 0 view .LVU119
 491 0054 1021     		movs	r1, #16
 492 0056 0B91     		str	r1, [sp, #44]
 193:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 493              		.loc 1 193 3 is_stmt 1 view .LVU120
 193:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 494              		.loc 1 193 34 is_stmt 0 view .LVU121
 495 0058 0D92     		str	r2, [sp, #52]
 194:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 496              		.loc 1 194 3 is_stmt 1 view .LVU122
 194:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 497              		.loc 1 194 35 is_stmt 0 view .LVU123
 498 005a 0E93     		str	r3, [sp, #56]
 195:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 499              		.loc 1 195 3 is_stmt 1 view .LVU124
 195:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 500              		.loc 1 195 30 is_stmt 0 view .LVU125
 501 005c 0F91     		str	r1, [sp, #60]
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 502              		.loc 1 196 3 is_stmt 1 view .LVU126
 196:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 503              		.loc 1 196 30 is_stmt 0 view .LVU127
 504 005e 4FF4A873 		mov	r3, #336
 505 0062 1093     		str	r3, [sp, #64]
 197:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 506              		.loc 1 197 3 is_stmt 1 view .LVU128
 197:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 507              		.loc 1 197 30 is_stmt 0 view .LVU129
 508 0064 0423     		movs	r3, #4
 509 0066 1193     		str	r3, [sp, #68]
 198:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 510              		.loc 1 198 3 is_stmt 1 view .LVU130
 198:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 511              		.loc 1 198 30 is_stmt 0 view .LVU131
 512 0068 1292     		str	r2, [sp, #72]
 199:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 513              		.loc 1 199 3 is_stmt 1 view .LVU132
ARM GAS  /tmp/ccm2rL7c.s 			page 20


 199:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 514              		.loc 1 199 30 is_stmt 0 view .LVU133
 515 006a 1392     		str	r2, [sp, #76]
 200:Core/Src/main.c ****   {
 516              		.loc 1 200 3 is_stmt 1 view .LVU134
 200:Core/Src/main.c ****   {
 517              		.loc 1 200 7 is_stmt 0 view .LVU135
 518 006c 2046     		mov	r0, r4
 519 006e FFF7FEFF 		bl	HAL_RCC_OscConfig
 520              	.LVL19:
 200:Core/Src/main.c ****   {
 521              		.loc 1 200 6 discriminator 1 view .LVU136
 522 0072 78B9     		cbnz	r0, .L32
 207:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 523              		.loc 1 207 3 is_stmt 1 view .LVU137
 207:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 524              		.loc 1 207 31 is_stmt 0 view .LVU138
 525 0074 0F23     		movs	r3, #15
 526 0076 0293     		str	r3, [sp, #8]
 209:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 527              		.loc 1 209 3 is_stmt 1 view .LVU139
 209:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 528              		.loc 1 209 34 is_stmt 0 view .LVU140
 529 0078 0221     		movs	r1, #2
 530 007a 0391     		str	r1, [sp, #12]
 210:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 531              		.loc 1 210 3 is_stmt 1 view .LVU141
 210:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 532              		.loc 1 210 35 is_stmt 0 view .LVU142
 533 007c 0023     		movs	r3, #0
 534 007e 0493     		str	r3, [sp, #16]
 211:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 535              		.loc 1 211 3 is_stmt 1 view .LVU143
 211:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 536              		.loc 1 211 36 is_stmt 0 view .LVU144
 537 0080 4FF48052 		mov	r2, #4096
 538 0084 0592     		str	r2, [sp, #20]
 212:Core/Src/main.c **** 
 539              		.loc 1 212 3 is_stmt 1 view .LVU145
 212:Core/Src/main.c **** 
 540              		.loc 1 212 36 is_stmt 0 view .LVU146
 541 0086 0693     		str	r3, [sp, #24]
 214:Core/Src/main.c ****   {
 542              		.loc 1 214 3 is_stmt 1 view .LVU147
 214:Core/Src/main.c ****   {
 543              		.loc 1 214 7 is_stmt 0 view .LVU148
 544 0088 02A8     		add	r0, sp, #8
 545 008a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 546              	.LVL20:
 214:Core/Src/main.c ****   {
 547              		.loc 1 214 6 discriminator 1 view .LVU149
 548 008e 18B9     		cbnz	r0, .L33
 218:Core/Src/main.c **** 
 549              		.loc 1 218 1 view .LVU150
 550 0090 14B0     		add	sp, sp, #80
 551              		.cfi_remember_state
 552              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccm2rL7c.s 			page 21


 553              		@ sp needed
 554 0092 10BD     		pop	{r4, pc}
 555              	.L32:
 556              		.cfi_restore_state
 202:Core/Src/main.c ****   }
 557              		.loc 1 202 5 is_stmt 1 view .LVU151
 558 0094 FFF7FEFF 		bl	Error_Handler
 559              	.LVL21:
 560              	.L33:
 216:Core/Src/main.c ****   }
 561              		.loc 1 216 5 view .LVU152
 562 0098 FFF7FEFF 		bl	Error_Handler
 563              	.LVL22:
 564              	.L35:
 565              		.align	2
 566              	.L34:
 567 009c 00380240 		.word	1073887232
 568 00a0 00700040 		.word	1073770496
 569              		.cfi_endproc
 570              	.LFE138:
 572              		.section	.text.main,"ax",%progbits
 573              		.align	1
 574              		.global	main
 575              		.syntax unified
 576              		.thumb
 577              		.thumb_func
 579              	main:
 580              	.LFB137:
  95:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 581              		.loc 1 95 1 view -0
 582              		.cfi_startproc
 583              		@ Volatile: function does not return.
 584              		@ args = 0, pretend = 0, frame = 0
 585              		@ frame_needed = 0, uses_anonymous_args = 0
 586 0000 08B5     		push	{r3, lr}
 587              		.cfi_def_cfa_offset 8
 588              		.cfi_offset 3, -8
 589              		.cfi_offset 14, -4
  97:Core/Src/main.c ****   /* USER CODE END 1 */
 590              		.loc 1 97 3 view .LVU154
  97:Core/Src/main.c ****   /* USER CODE END 1 */
 591              		.loc 1 97 7 is_stmt 0 view .LVU155
 592 0002 0022     		movs	r2, #0
 593 0004 0421     		movs	r1, #4
 594 0006 0A20     		movs	r0, #10
 595 0008 FFF7FEFF 		bl	xQueueGenericCreate
 596              	.LVL23:
  97:Core/Src/main.c ****   /* USER CODE END 1 */
 597              		.loc 1 97 5 discriminator 1 view .LVU156
 598 000c 114B     		ldr	r3, .L39
 599 000e 1860     		str	r0, [r3]
 103:Core/Src/main.c **** 
 600              		.loc 1 103 3 is_stmt 1 view .LVU157
 601 0010 FFF7FEFF 		bl	HAL_Init
 602              	.LVL24:
 110:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 603              		.loc 1 110 3 view .LVU158
ARM GAS  /tmp/ccm2rL7c.s 			page 22


 604 0014 FFF7FEFF 		bl	SystemClock_Config
 605              	.LVL25:
 116:Core/Src/main.c ****   MX_USART2_UART_Init();
 606              		.loc 1 116 3 view .LVU159
 607 0018 FFF7FEFF 		bl	MX_GPIO_Init
 608              	.LVL26:
 117:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 609              		.loc 1 117 3 view .LVU160
 610 001c FFF7FEFF 		bl	MX_USART2_UART_Init
 611              	.LVL27:
 123:Core/Src/main.c **** 
 612              		.loc 1 123 3 view .LVU161
 613 0020 FFF7FEFF 		bl	osKernelInitialize
 614              	.LVL28:
 143:Core/Src/main.c **** 
 615              		.loc 1 143 3 view .LVU162
 143:Core/Src/main.c **** 
 616              		.loc 1 143 23 is_stmt 0 view .LVU163
 617 0024 0C4A     		ldr	r2, .L39+4
 618 0026 0021     		movs	r1, #0
 619 0028 0C48     		ldr	r0, .L39+8
 620 002a FFF7FEFF 		bl	osThreadNew
 621              	.LVL29:
 143:Core/Src/main.c **** 
 622              		.loc 1 143 21 discriminator 1 view .LVU164
 623 002e 0C4B     		ldr	r3, .L39+12
 624 0030 1860     		str	r0, [r3]
 146:Core/Src/main.c **** 
 625              		.loc 1 146 3 is_stmt 1 view .LVU165
 146:Core/Src/main.c **** 
 626              		.loc 1 146 18 is_stmt 0 view .LVU166
 627 0032 0C4A     		ldr	r2, .L39+16
 628 0034 0021     		movs	r1, #0
 629 0036 0C48     		ldr	r0, .L39+20
 630 0038 FFF7FEFF 		bl	osThreadNew
 631              	.LVL30:
 146:Core/Src/main.c **** 
 632              		.loc 1 146 16 discriminator 1 view .LVU167
 633 003c 0B4B     		ldr	r3, .L39+24
 634 003e 1860     		str	r0, [r3]
 149:Core/Src/main.c **** 
 635              		.loc 1 149 3 is_stmt 1 view .LVU168
 149:Core/Src/main.c **** 
 636              		.loc 1 149 20 is_stmt 0 view .LVU169
 637 0040 0B4A     		ldr	r2, .L39+28
 638 0042 0021     		movs	r1, #0
 639 0044 0B48     		ldr	r0, .L39+32
 640 0046 FFF7FEFF 		bl	osThreadNew
 641              	.LVL31:
 149:Core/Src/main.c **** 
 642              		.loc 1 149 18 discriminator 1 view .LVU170
 643 004a 0B4B     		ldr	r3, .L39+36
 644 004c 1860     		str	r0, [r3]
 160:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 645              		.loc 1 160 3 is_stmt 1 view .LVU171
 646 004e FFF7FEFF 		bl	osKernelStart
 647              	.LVL32:
ARM GAS  /tmp/ccm2rL7c.s 			page 23


 648              	.L37:
 164:Core/Src/main.c ****   {
 649              		.loc 1 164 3 view .LVU172
 169:Core/Src/main.c ****   /* USER CODE END 3 */
 650              		.loc 1 169 3 view .LVU173
 164:Core/Src/main.c ****   {
 651              		.loc 1 164 9 view .LVU174
 652 0052 FEE7     		b	.L37
 653              	.L40:
 654              		.align	2
 655              	.L39:
 656 0054 00000000 		.word	q
 657 0058 00000000 		.word	defaultTask_attributes
 658 005c 00000000 		.word	StartDefaultTask
 659 0060 00000000 		.word	defaultTaskHandle
 660 0064 00000000 		.word	sender_attributes
 661 0068 00000000 		.word	senderTask
 662 006c 00000000 		.word	senderHandle
 663 0070 00000000 		.word	receiver_attributes
 664 0074 00000000 		.word	receiverTask
 665 0078 00000000 		.word	receiverHandle
 666              		.cfi_endproc
 667              	.LFE137:
 669              		.global	q
 670              		.section	.bss.q,"aw",%nobits
 671              		.align	2
 674              	q:
 675 0000 00000000 		.space	4
 676              		.global	receiver_attributes
 677              		.section	.rodata.str1.4,"aMS",%progbits,1
 678              		.align	2
 679              	.LC0:
 680 0000 72656365 		.ascii	"receiver\000"
 680      69766572 
 680      00
 681              		.section	.rodata.receiver_attributes,"a"
 682              		.align	2
 685              	receiver_attributes:
 686 0000 00000000 		.word	.LC0
 687 0004 00000000 		.space	16
 687      00000000 
 687      00000000 
 687      00000000 
 688 0014 00020000 		.word	512
 689 0018 30000000 		.word	48
 690 001c 00000000 		.space	8
 690      00000000 
 691              		.global	receiverHandle
 692              		.section	.bss.receiverHandle,"aw",%nobits
 693              		.align	2
 696              	receiverHandle:
 697 0000 00000000 		.space	4
 698              		.global	sender_attributes
 699              		.section	.rodata.str1.4
 700 0009 000000   		.align	2
 701              	.LC1:
 702 000c 73656E64 		.ascii	"sender\000"
ARM GAS  /tmp/ccm2rL7c.s 			page 24


 702      657200
 703              		.section	.rodata.sender_attributes,"a"
 704              		.align	2
 707              	sender_attributes:
 708 0000 0C000000 		.word	.LC1
 709 0004 00000000 		.space	16
 709      00000000 
 709      00000000 
 709      00000000 
 710 0014 00020000 		.word	512
 711 0018 30000000 		.word	48
 712 001c 00000000 		.space	8
 712      00000000 
 713              		.global	senderHandle
 714              		.section	.bss.senderHandle,"aw",%nobits
 715              		.align	2
 718              	senderHandle:
 719 0000 00000000 		.space	4
 720              		.global	defaultTask_attributes
 721              		.section	.rodata.str1.4
 722 0013 00       		.align	2
 723              	.LC2:
 724 0014 64656661 		.ascii	"defaultTask\000"
 724      756C7454 
 724      61736B00 
 725              		.section	.rodata.defaultTask_attributes,"a"
 726              		.align	2
 729              	defaultTask_attributes:
 730 0000 14000000 		.word	.LC2
 731 0004 00000000 		.space	16
 731      00000000 
 731      00000000 
 731      00000000 
 732 0014 00020000 		.word	512
 733 0018 18000000 		.word	24
 734 001c 00000000 		.space	8
 734      00000000 
 735              		.global	defaultTaskHandle
 736              		.section	.bss.defaultTaskHandle,"aw",%nobits
 737              		.align	2
 740              	defaultTaskHandle:
 741 0000 00000000 		.space	4
 742              		.global	huart2
 743              		.section	.bss.huart2,"aw",%nobits
 744              		.align	2
 747              	huart2:
 748 0000 00000000 		.space	68
 748      00000000 
 748      00000000 
 748      00000000 
 748      00000000 
 749              		.text
 750              	.Letext0:
 751              		.file 3 "/home/nil/.config/VSCodium/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 752              		.file 4 "/home/nil/.config/VSCodium/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 753              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 754              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
ARM GAS  /tmp/ccm2rL7c.s 			page 25


 755              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 756              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 757              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 758              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 759              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 760              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 761              		.file 13 "Middlewares/Third_Party/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h"
 762              		.file 14 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2/cmsis_os2.h"
 763              		.file 15 "Middlewares/Third_Party/FreeRTOS/Source/include/queue.h"
 764              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 765              		.file 17 "<built-in>"
ARM GAS  /tmp/ccm2rL7c.s 			page 26


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccm2rL7c.s:21     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccm2rL7c.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccm2rL7c.s:164    .text.MX_GPIO_Init:000000a0 $d
     /tmp/ccm2rL7c.s:171    .text.StartDefaultTask:00000000 $t
     /tmp/ccm2rL7c.s:177    .text.StartDefaultTask:00000000 StartDefaultTask
     /tmp/ccm2rL7c.s:203    .text.senderTask:00000000 $t
     /tmp/ccm2rL7c.s:209    .text.senderTask:00000000 senderTask
     /tmp/ccm2rL7c.s:234    .text.receiverTask:00000000 $t
     /tmp/ccm2rL7c.s:240    .text.receiverTask:00000000 receiverTask
     /tmp/ccm2rL7c.s:265    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
     /tmp/ccm2rL7c.s:271    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccm2rL7c.s:304    .text.HAL_TIM_PeriodElapsedCallback:00000014 $d
     /tmp/ccm2rL7c.s:309    .text.Error_Handler:00000000 $t
     /tmp/ccm2rL7c.s:315    .text.Error_Handler:00000000 Error_Handler
     /tmp/ccm2rL7c.s:347    .text.MX_USART2_UART_Init:00000000 $t
     /tmp/ccm2rL7c.s:352    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
     /tmp/ccm2rL7c.s:406    .text.MX_USART2_UART_Init:0000002c $d
     /tmp/ccm2rL7c.s:747    .bss.huart2:00000000 huart2
     /tmp/ccm2rL7c.s:412    .text.SystemClock_Config:00000000 $t
     /tmp/ccm2rL7c.s:418    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccm2rL7c.s:567    .text.SystemClock_Config:0000009c $d
     /tmp/ccm2rL7c.s:573    .text.main:00000000 $t
     /tmp/ccm2rL7c.s:579    .text.main:00000000 main
     /tmp/ccm2rL7c.s:656    .text.main:00000054 $d
     /tmp/ccm2rL7c.s:674    .bss.q:00000000 q
     /tmp/ccm2rL7c.s:729    .rodata.defaultTask_attributes:00000000 defaultTask_attributes
     /tmp/ccm2rL7c.s:740    .bss.defaultTaskHandle:00000000 defaultTaskHandle
     /tmp/ccm2rL7c.s:707    .rodata.sender_attributes:00000000 sender_attributes
     /tmp/ccm2rL7c.s:718    .bss.senderHandle:00000000 senderHandle
     /tmp/ccm2rL7c.s:685    .rodata.receiver_attributes:00000000 receiver_attributes
     /tmp/ccm2rL7c.s:696    .bss.receiverHandle:00000000 receiverHandle
     /tmp/ccm2rL7c.s:671    .bss.q:00000000 $d
     /tmp/ccm2rL7c.s:678    .rodata.str1.4:00000000 $d
     /tmp/ccm2rL7c.s:682    .rodata.receiver_attributes:00000000 $d
     /tmp/ccm2rL7c.s:693    .bss.receiverHandle:00000000 $d
     /tmp/ccm2rL7c.s:704    .rodata.sender_attributes:00000000 $d
     /tmp/ccm2rL7c.s:715    .bss.senderHandle:00000000 $d
     /tmp/ccm2rL7c.s:726    .rodata.defaultTask_attributes:00000000 $d
     /tmp/ccm2rL7c.s:737    .bss.defaultTaskHandle:00000000 $d
     /tmp/ccm2rL7c.s:744    .bss.huart2:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
osDelay
HAL_IncTick
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
xQueueGenericCreate
HAL_Init
osKernelInitialize
osThreadNew
osKernelStart
ARM GAS  /tmp/ccm2rL7c.s 			page 27


