#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Sep 11 14:22:12 2017
# Process ID: 8344
# Log file: C:/Users/jojo/Desktop/Elevator/elevator_project/vivado.log
# Journal file: C:/Users/jojo/Desktop/Elevator/elevator_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 751.078 ; gain = 188.637
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'input_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj input_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/InputProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _7SegDecoder
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_nested
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/test_bentch/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e03878b821c64efa9a0a71e6bdf09ef0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot input_tb_behav xil_defaultlib.input_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider(times=10000000)
Compiling module xil_defaultlib._7SegDecoder
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.InputProcessor
Compiling module xil_defaultlib.timer_nested(times=5)
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.timer(times=4)
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.input_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot input_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/xsim.dir/input_tb_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1681594196 -regid "" -xml C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/xsim.dir/input_t..."
    (file "C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/xsim.dir/input_tb_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 11 14:22:37 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "input_tb_behav -key {Behavioral:sim_1:Functional:input_tb} -tclbatch {input_tb.tcl} -view {C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg
source input_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'input_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 753.652 ; gain = 0.703
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
run 1 ms
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'input_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj input_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/InputProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _7SegDecoder
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_nested
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/test_bentch/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e03878b821c64efa9a0a71e6bdf09ef0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot input_tb_behav xil_defaultlib.input_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider(times=1)
Compiling module xil_defaultlib._7SegDecoder
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.InputProcessor
Compiling module xil_defaultlib.timer_nested(times=5)
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.timer(times=4)
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.input_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot input_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/xsim.dir/input_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/xsim.dir/input_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Sep 11 14:33:41 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 11 14:33:41 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 796.125 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "input_tb_behav -key {Behavioral:sim_1:Functional:input_tb} -tclbatch {input_tb.tcl} -view {C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg
source input_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'input_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 796.125 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'input_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj input_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/InputProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _7SegDecoder
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_nested
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/test_bentch/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e03878b821c64efa9a0a71e6bdf09ef0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot input_tb_behav xil_defaultlib.input_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider(times=2)
Compiling module xil_defaultlib._7SegDecoder
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.InputProcessor
Compiling module xil_defaultlib.timer_nested(times=5)
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.timer(times=4)
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.input_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot input_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/xsim.dir/input_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/xsim.dir/input_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Sep 11 14:40:13 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 11 14:40:13 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "input_tb_behav -key {Behavioral:sim_1:Functional:input_tb} -tclbatch {input_tb.tcl} -view {C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg
source input_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'input_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 819.945 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
save_wave_config {C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'input_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj input_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/InputProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _7SegDecoder
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_nested
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/test_bentch/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e03878b821c64efa9a0a71e6bdf09ef0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot input_tb_behav xil_defaultlib.input_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider(times=2)
Compiling module xil_defaultlib._7SegDecoder
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.InputProcessor
Compiling module xil_defaultlib.timer_nested(times=5)
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.timer(times=4)
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.input_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot input_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/xsim.dir/input_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/xsim.dir/input_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Sep 11 14:43:43 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 11 14:43:43 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 819.945 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "input_tb_behav -key {Behavioral:sim_1:Functional:input_tb} -tclbatch {input_tb.tcl} -view {C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg
source input_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'input_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 819.945 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'input_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj input_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/InputProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _7SegDecoder
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_nested
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/test_bentch/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e03878b821c64efa9a0a71e6bdf09ef0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot input_tb_behav xil_defaultlib.input_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider(times=1)
Compiling module xil_defaultlib._7SegDecoder
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.InputProcessor
Compiling module xil_defaultlib.timer_nested(times=5)
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.timer(times=4)
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.input_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot input_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/xsim.dir/input_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/xsim.dir/input_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Sep 11 14:45:14 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 11 14:45:14 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 833.434 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "input_tb_behav -key {Behavioral:sim_1:Functional:input_tb} -tclbatch {input_tb.tcl} -view {C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg
source input_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'input_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 833.434 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'input_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj input_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/InputProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _7SegDecoder
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_nested
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/test_bentch/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e03878b821c64efa9a0a71e6bdf09ef0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot input_tb_behav xil_defaultlib.input_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider(times=1)
Compiling module xil_defaultlib._7SegDecoder
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.InputProcessor
Compiling module xil_defaultlib.timer_nested(times=5)
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.timer(times=4)
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.input_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot input_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/xsim.dir/input_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/xsim.dir/input_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Sep 11 15:12:25 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 11 15:12:25 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 836.605 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "input_tb_behav -key {Behavioral:sim_1:Functional:input_tb} -tclbatch {input_tb.tcl} -view {C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg
source input_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'input_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 836.605 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'input_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj input_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/InputProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _7SegDecoder
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_nested
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/test_bentch/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_tb
ERROR: [VRFC 10-91] bntl is not declared [C:/Users/jojo/Desktop/Elevator/test_bentch/top_tb.v:33]
ERROR: [VRFC 10-1040] module input_tb ignored due to previous errors [C:/Users/jojo/Desktop/Elevator/test_bentch/top_tb.v:3]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'input_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj input_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/InputProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _7SegDecoder
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_nested
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/test_bentch/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e03878b821c64efa9a0a71e6bdf09ef0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot input_tb_behav xil_defaultlib.input_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider(times=1)
Compiling module xil_defaultlib._7SegDecoder
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.InputProcessor
Compiling module xil_defaultlib.timer_nested(times=5)
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.timer(times=4)
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.input_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot input_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/xsim.dir/input_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/xsim.dir/input_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Sep 11 15:36:30 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 11 15:36:30 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "input_tb_behav -key {Behavioral:sim_1:Functional:input_tb} -tclbatch {input_tb.tcl} -view {C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg
source input_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'input_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 837.785 ; gain = 1.180
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'input_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj input_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/InputProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _7SegDecoder
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_nested
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/test_bentch/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e03878b821c64efa9a0a71e6bdf09ef0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot input_tb_behav xil_defaultlib.input_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider(times=1)
Compiling module xil_defaultlib._7SegDecoder
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.InputProcessor
Compiling module xil_defaultlib.timer_nested(times=5)
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.timer(times=4)
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.input_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot input_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/xsim.dir/input_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/xsim.dir/input_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Sep 11 15:57:05 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 11 15:57:05 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "input_tb_behav -key {Behavioral:sim_1:Functional:input_tb} -tclbatch {input_tb.tcl} -view {C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg
source input_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'input_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 847.664 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ns
run 5 ns
run 5 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'input_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj input_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/InputProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _7SegDecoder
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_nested
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/test_bentch/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e03878b821c64efa9a0a71e6bdf09ef0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot input_tb_behav xil_defaultlib.input_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider(times=1)
Compiling module xil_defaultlib._7SegDecoder
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.InputProcessor
Compiling module xil_defaultlib.timer_nested(times=5)
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.timer(times=4)
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.input_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot input_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/xsim.dir/input_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/xsim.dir/input_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Sep 11 16:09:22 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 11 16:09:22 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 865.117 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "input_tb_behav -key {Behavioral:sim_1:Functional:input_tb} -tclbatch {input_tb.tcl} -view {C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg
source input_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'input_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 865.117 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'input_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj input_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/InputProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _7SegDecoder
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_nested
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/test_bentch/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e03878b821c64efa9a0a71e6bdf09ef0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot input_tb_behav xil_defaultlib.input_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider(times=1)
Compiling module xil_defaultlib._7SegDecoder
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.InputProcessor
Compiling module xil_defaultlib.timer_nested(times=5)
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.timer(times=4)
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.input_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot input_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/xsim.dir/input_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/xsim.dir/input_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Sep 11 16:11:17 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 11 16:11:17 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "input_tb_behav -key {Behavioral:sim_1:Functional:input_tb} -tclbatch {input_tb.tcl} -view {C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0
open_wave_config C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg
source input_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Command failed: Simulator command interrupted.

Simulation engine not responding
The simulator has terminated in an unexpected manner.  Please review the simulation log (xsim.log) for details.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'input_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 865.117 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'input_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj input_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/InputProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _7SegDecoder
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_nested
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/test_bentch/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e03878b821c64efa9a0a71e6bdf09ef0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot input_tb_behav xil_defaultlib.input_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider(times=1)
Compiling module xil_defaultlib._7SegDecoder
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.InputProcessor
Compiling module xil_defaultlib.timer_nested(times=5)
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.timer(times=4)
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.input_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot input_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/xsim.dir/input_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/xsim.dir/input_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Sep 11 16:11:45 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 11 16:11:45 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "input_tb_behav -key {Behavioral:sim_1:Functional:input_tb} -tclbatch {input_tb.tcl} -view {C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg
source input_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'input_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 865.117 ; gain = 0.000
run 300 ns
run 10 ns
run 300 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'input_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
"xvlog -m64 --relax -prj input_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/InputProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _7SegDecoder
INFO: [VRFC 10-311] analyzing module Display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/Fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_nested
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/test_bentch/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto e03878b821c64efa9a0a71e6bdf09ef0 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot input_tb_behav xil_defaultlib.input_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDivider(times=1)
Compiling module xil_defaultlib._7SegDecoder
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.InputProcessor
Compiling module xil_defaultlib.timer_nested(times=5)
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.timer(times=4)
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.input_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot input_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/xsim.dir/input_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav/xsim.dir/input_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Sep 11 16:26:05 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 11 16:26:05 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jojo/Desktop/Elevator/elevator_project/elevator_project.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "input_tb_behav -key {Behavioral:sim_1:Functional:input_tb} -tclbatch {input_tb.tcl} -view {C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/jojo/Desktop/Elevator/elevator_project/input_tb_behav.wcfg
source input_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'input_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 894.492 ; gain = 0.000
run 300 ns
run 300 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 11 18:04:06 2017...
