<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1654089878">
  <File Type="PA-TCL" Name="MICROPROCESSOR.tcl"/>
  <File Type="REPORTS-TCL" Name="MICROPROCESSOR_reports.tcl"/>
  <File Type="OPT-DCP" Name="MICROPROCESSOR_opt.dcp"/>
  <File Type="OPT-DRC" Name="MICROPROCESSOR_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="MICROPROCESSOR.hwdef"/>
  <File Type="PWROPT-DCP" Name="MICROPROCESSOR_pwropt.dcp"/>
  <File Type="PLACE-DCP" Name="MICROPROCESSOR_placed.dcp"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="MICROPROCESSOR_incremental_reuse_pre_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="MICROPROCESSOR_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="MICROPROCESSOR_physopt.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="MICROPROCESSOR_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="MICROPROCESSOR_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="MICROPROCESSOR_routed_bb.dcp"/>
  <File Type="BG-BIT" Name="MICROPROCESSOR.bit"/>
  <File Type="BG-BIN" Name="MICROPROCESSOR.bin"/>
  <File Type="BITSTR-MSK" Name="MICROPROCESSOR.msk"/>
  <File Type="ROUTE-TIMING-PB" Name="MICROPROCESSOR_timing_summary_routed.pb"/>
  <File Type="BITSTR-RBT" Name="MICROPROCESSOR.rbt"/>
  <File Type="BITSTR-NKY" Name="MICROPROCESSOR.nky"/>
  <File Type="BITSTR-BMM" Name="MICROPROCESSOR_bd.bmm"/>
  <File Type="BG-DRC" Name="MICROPROCESSOR.drc"/>
  <File Type="BITSTR-MMI" Name="MICROPROCESSOR.mmi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="BG-BGN" Name="MICROPROCESSOR.bgn"/>
  <File Type="BITSTR-SYSDEF" Name="MICROPROCESSOR.sysdef"/>
  <File Type="BITSTR-LTX" Name="MICROPROCESSOR.ltx"/>
  <File Type="RDI-RDI" Name="MICROPROCESSOR.vdi"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="MICROPROCESSOR_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="MICROPROCESSOR_postroute_physopt.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/INSTRUCTION_BANK.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/MEMORY_BANK.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/PIPELINE.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/REGISTER_FILE.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/UAL.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/MICROPROCESSOR.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="MICROPROCESSOR"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
