Timing Analyzer report for hello_world
Mon Mar 11 04:00:45 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 85C Model Setup Summary
  9. Slow 1100mV 85C Model Hold Summary
 10. Slow 1100mV 85C Model Recovery Summary
 11. Slow 1100mV 85C Model Removal Summary
 12. Slow 1100mV 85C Model Minimum Pulse Width Summary
 13. Slow 1100mV 85C Model Metastability Summary
 14. Slow 1100mV 0C Model Fmax Summary
 15. Slow 1100mV 0C Model Setup Summary
 16. Slow 1100mV 0C Model Hold Summary
 17. Slow 1100mV 0C Model Recovery Summary
 18. Slow 1100mV 0C Model Removal Summary
 19. Slow 1100mV 0C Model Minimum Pulse Width Summary
 20. Slow 1100mV 0C Model Metastability Summary
 21. Fast 1100mV 85C Model Setup Summary
 22. Fast 1100mV 85C Model Hold Summary
 23. Fast 1100mV 85C Model Recovery Summary
 24. Fast 1100mV 85C Model Removal Summary
 25. Fast 1100mV 85C Model Minimum Pulse Width Summary
 26. Fast 1100mV 85C Model Metastability Summary
 27. Fast 1100mV 0C Model Setup Summary
 28. Fast 1100mV 0C Model Hold Summary
 29. Fast 1100mV 0C Model Recovery Summary
 30. Fast 1100mV 0C Model Removal Summary
 31. Fast 1100mV 0C Model Minimum Pulse Width Summary
 32. Fast 1100mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1100mv 0c Model)
 37. Signal Integrity Metrics (Slow 1100mv 85c Model)
 38. Signal Integrity Metrics (Fast 1100mv 0c Model)
 39. Signal Integrity Metrics (Fast 1100mv 85c Model)
 40. Setup Transfers
 41. Hold Transfers
 42. Recovery Transfers
 43. Removal Transfers
 44. Report TCCS
 45. Report RSKM
 46. Unconstrained Paths Summary
 47. Clock Status Summary
 48. Unconstrained Input Ports
 49. Unconstrained Output Ports
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; hello_world                                         ;
; Device Family         ; Cyclone V                                           ;
; Device Name           ; 5CSEMA5F31C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.08        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  36.5%      ;
;     Processor 3            ;  35.9%      ;
;     Processor 4            ;  35.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                                              ; Status ; Read at                  ;
+----------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; hw_dev_tutorial.sdc                                                                                                        ; OK     ; Mon Mar 11 04:00:32 2024 ;
; c:/users/linmo/desktop/dsd/test/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc    ; OK     ; Mon Mar 11 04:00:32 2024 ;
; c:/users/linmo/desktop/dsd/test/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.sdc ; OK     ; Mon Mar 11 04:00:32 2024 ;
+----------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; sopc_clk            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK_50 }             ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 18.73 MHz ; 18.73 MHz       ; altera_reserved_tck ;      ;
; 58.33 MHz ; 58.33 MHz       ; sopc_clk            ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1100mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 2.856  ; 0.000         ;
; altera_reserved_tck ; 23.300 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.124 ; 0.000         ;
; sopc_clk            ; 0.228 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1100mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 13.201 ; 0.000         ;
; altera_reserved_tck ; 47.857 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.753 ; 0.000         ;
; sopc_clk            ; 0.973 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; sopc_clk            ; 8.897  ; 0.000              ;
; altera_reserved_tck ; 48.905 ; 0.000              ;
+---------------------+--------+--------------------+


-----------------------------------------------
; Slow 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
Worst Case Available Settling Time: 18.969 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 18.83 MHz ; 18.83 MHz       ; altera_reserved_tck ;      ;
; 56.92 MHz ; 56.92 MHz       ; sopc_clk            ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1100mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 2.431  ; 0.000         ;
; altera_reserved_tck ; 23.440 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.110 ; 0.000         ;
; sopc_clk            ; 0.213 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1100mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 13.467 ; 0.000         ;
; altera_reserved_tck ; 47.949 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.704 ; 0.000         ;
; sopc_clk            ; 0.867 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; sopc_clk            ; 8.926  ; 0.000             ;
; altera_reserved_tck ; 48.890 ; 0.000             ;
+---------------------+--------+-------------------+


----------------------------------------------
; Slow 1100mV 0C Model Metastability Summary ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
Worst Case Available Settling Time: 18.962 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------+
; Fast 1100mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 10.033 ; 0.000         ;
; altera_reserved_tck ; 25.357 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.029 ; 0.000         ;
; sopc_clk            ; 0.137 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1100mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 15.337 ; 0.000         ;
; altera_reserved_tck ; 48.987 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.377 ; 0.000         ;
; sopc_clk            ; 0.641 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; sopc_clk            ; 8.500  ; 0.000              ;
; altera_reserved_tck ; 48.812 ; 0.000              ;
+---------------------+--------+--------------------+


-----------------------------------------------
; Fast 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
Worst Case Available Settling Time: 19.396 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------+
; Fast 1100mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 10.622 ; 0.000         ;
; altera_reserved_tck ; 25.535 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.013 ; 0.000         ;
; sopc_clk            ; 0.126 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1100mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 15.916 ; 0.000         ;
; altera_reserved_tck ; 49.205 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.322 ; 0.000         ;
; sopc_clk            ; 0.572 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; sopc_clk            ; 8.453  ; 0.000             ;
; altera_reserved_tck ; 48.792 ; 0.000             ;
+---------------------+--------+-------------------+


----------------------------------------------
; Fast 1100mV 0C Model Metastability Summary ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
Worst Case Available Settling Time: 19.430 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 2.431  ; 0.013 ; 13.201   ; 0.322   ; 8.453               ;
;  altera_reserved_tck ; 23.300 ; 0.013 ; 47.857   ; 0.322   ; 48.792              ;
;  sopc_clk            ; 2.431  ; 0.126 ; 13.201   ; 0.572   ; 8.453               ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sopc_clk            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; iCLK_50             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-07 V                   ; 3.11 V              ; -0.0675 V           ; 0.176 V                              ; 0.182 V                              ; 5.82e-10 s                  ; 2.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-07 V                  ; 3.11 V             ; -0.0675 V          ; 0.176 V                             ; 0.182 V                             ; 5.82e-10 s                 ; 2.68e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.39e-05 V                   ; 3.12 V              ; -0.0432 V           ; 0.292 V                              ; 0.097 V                              ; 6.42e-10 s                  ; 3.87e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.39e-05 V                  ; 3.12 V             ; -0.0432 V          ; 0.292 V                             ; 0.097 V                             ; 6.42e-10 s                 ; 3.87e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.35e-06 V                   ; 3.69 V              ; -0.125 V            ; 0.384 V                              ; 0.202 V                              ; 4.63e-10 s                  ; 2.66e-10 s                  ; No                         ; Yes                        ; 3.63 V                      ; 6.35e-06 V                  ; 3.69 V             ; -0.125 V           ; 0.384 V                             ; 0.202 V                             ; 4.63e-10 s                 ; 2.66e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000312 V                   ; 3.68 V              ; -0.0512 V           ; 0.226 V                              ; 0.205 V                              ; 5.93e-10 s                  ; 2.92e-10 s                  ; No                         ; Yes                        ; 3.63 V                      ; 0.000312 V                  ; 3.68 V             ; -0.0512 V          ; 0.226 V                             ; 0.205 V                             ; 5.93e-10 s                 ; 2.92e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------+
; Setup Transfers                                                                             ;
+---------------------+---------------------+--------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1878         ; 2          ; 63       ; 3        ;
; sopc_clk            ; altera_reserved_tck ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; sopc_clk            ; false path   ; false path ; 0        ; 0        ;
; sopc_clk            ; sopc_clk            ; > 2147483647 ; 0          ; 0        ; 0        ;
+---------------------+---------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------+
; Hold Transfers                                                                              ;
+---------------------+---------------------+--------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1878         ; 2          ; 63       ; 3        ;
; sopc_clk            ; altera_reserved_tck ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; sopc_clk            ; false path   ; false path ; 0        ; 0        ;
; sopc_clk            ; sopc_clk            ; > 2147483647 ; 0          ; 0        ; 0        ;
+---------------------+---------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 101      ; 0        ; 2        ; 0        ;
; sopc_clk            ; sopc_clk            ; 2462     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 101      ; 0        ; 2        ; 0        ;
; sopc_clk            ; sopc_clk            ; 2462     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 53    ; 53   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------+
; Clock Status Summary                                           ;
+---------------------+---------------------+------+-------------+
; Target              ; Clock               ; Type ; Status      ;
+---------------------+---------------------+------+-------------+
; altera_reserved_tck ; altera_reserved_tck ; Base ; Constrained ;
; iCLK_50             ; sopc_clk            ; Base ; Constrained ;
+---------------------+---------------------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iCLK_50     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; DRAM_DQ[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_BA[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_BA[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CAS_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CS_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_DQM[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_DQM[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_RAS_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_WE_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iCLK_50     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; DRAM_DQ[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_BA[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_BA[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CAS_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CS_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_DQM[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_DQM[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_RAS_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_WE_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Mar 11 04:00:30 2024
Info: Command: quartus_sta hello_world -c hello_world
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 16 assignments for entity "pll1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll1 -sip pll1.sip -library lib_pll1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll1 -sip pll1.sip -library lib_pll1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll1 -sip pll1.sip -library lib_pll1 was ignored
Warning (20013): Ignored 317 assignments for entity "pll1_0002" -- entity does not exist in design
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'hw_dev_tutorial.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332104): Reading SDC File: 'c:/users/linmo/desktop/dsd/test/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/linmo/desktop/dsd/test/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.sdc'
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Info (332146): Worst-case setup slack is 2.856
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.856               0.000 sopc_clk 
    Info (332119):    23.300               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.124
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.124               0.000 altera_reserved_tck 
    Info (332119):     0.228               0.000 sopc_clk 
Info (332146): Worst-case recovery slack is 13.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.201               0.000 sopc_clk 
    Info (332119):    47.857               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.753
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.753               0.000 altera_reserved_tck 
    Info (332119):     0.973               0.000 sopc_clk 
Info (332146): Worst-case minimum pulse width slack is 8.897
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.897               0.000 sopc_clk 
    Info (332119):    48.905               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
    Info (332114): Worst Case Available Settling Time: 18.969 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.856
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.856 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|CORDIC:cordicmulti_0|z[14][26]~DUPLICATE
    Info (332115): To Node      : first_nios2_system:inst|CORDIC:cordicmulti_0|x[21][25]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      7.269      7.269  R        clock network delay
    Info (332115):      7.269      0.000     uTco  first_nios2_system:inst|CORDIC:cordicmulti_0|z[14][26]~DUPLICATE
    Info (332115):      7.269      0.000 FF  CELL  inst|cordicmulti_0|z[14][26]~DUPLICATE|q
    Info (332115):      8.059      0.790 FF    IC  inst|cordicmulti_0|Add91~101|datad
    Info (332115):      8.623      0.564 FF  CELL  inst|cordicmulti_0|Add91~101|cout
    Info (332115):      8.623      0.000 FF    IC  inst|cordicmulti_0|Add91~97|cin
    Info (332115):      8.665      0.042 FF  CELL  inst|cordicmulti_0|Add91~97|cout
    Info (332115):      8.665      0.000 FF    IC  inst|cordicmulti_0|Add91~93|cin
    Info (332115):      8.665      0.000 FF  CELL  inst|cordicmulti_0|Add91~93|cout
    Info (332115):      8.665      0.000 FF    IC  inst|cordicmulti_0|Add91~89|cin
    Info (332115):      8.707      0.042 FF  CELL  inst|cordicmulti_0|Add91~89|cout
    Info (332115):      8.707      0.000 FF    IC  inst|cordicmulti_0|Add91~85|cin
    Info (332115):      8.707      0.000 FF  CELL  inst|cordicmulti_0|Add91~85|cout
    Info (332115):      8.707      0.000 FF    IC  inst|cordicmulti_0|Add91~81|cin
    Info (332115):      8.749      0.042 FF  CELL  inst|cordicmulti_0|Add91~81|cout
    Info (332115):      8.749      0.000 FF    IC  inst|cordicmulti_0|Add91~77|cin
    Info (332115):      8.749      0.000 FF  CELL  inst|cordicmulti_0|Add91~77|cout
    Info (332115):      8.749      0.000 FF    IC  inst|cordicmulti_0|Add91~73|cin
    Info (332115):      8.791      0.042 FF  CELL  inst|cordicmulti_0|Add91~73|cout
    Info (332115):      8.791      0.000 FF    IC  inst|cordicmulti_0|Add91~69|cin
    Info (332115):      8.791      0.000 FF  CELL  inst|cordicmulti_0|Add91~69|cout
    Info (332115):      8.791      0.000 FF    IC  inst|cordicmulti_0|Add91~65|cin
    Info (332115):      8.894      0.103 FF  CELL  inst|cordicmulti_0|Add91~65|cout
    Info (332115):      8.894      0.000 FF    IC  inst|cordicmulti_0|Add91~61|cin
    Info (332115):      8.894      0.000 FF  CELL  inst|cordicmulti_0|Add91~61|cout
    Info (332115):      8.894      0.000 FF    IC  inst|cordicmulti_0|Add91~57|cin
    Info (332115):      8.936      0.042 FF  CELL  inst|cordicmulti_0|Add91~57|cout
    Info (332115):      8.936      0.000 FF    IC  inst|cordicmulti_0|Add91~53|cin
    Info (332115):      8.936      0.000 FF  CELL  inst|cordicmulti_0|Add91~53|cout
    Info (332115):      8.936      0.000 FF    IC  inst|cordicmulti_0|Add91~49|cin
    Info (332115):      8.978      0.042 FF  CELL  inst|cordicmulti_0|Add91~49|cout
    Info (332115):      8.978      0.000 FF    IC  inst|cordicmulti_0|Add91~45|cin
    Info (332115):      8.978      0.000 FF  CELL  inst|cordicmulti_0|Add91~45|cout
    Info (332115):      8.978      0.000 FF    IC  inst|cordicmulti_0|Add91~41|cin
    Info (332115):      9.020      0.042 FF  CELL  inst|cordicmulti_0|Add91~41|cout
    Info (332115):      9.020      0.000 FF    IC  inst|cordicmulti_0|Add91~37|cin
    Info (332115):      9.020      0.000 FF  CELL  inst|cordicmulti_0|Add91~37|cout
    Info (332115):      9.020      0.000 FF    IC  inst|cordicmulti_0|Add91~33|cin
    Info (332115):      9.071      0.051 FF  CELL  inst|cordicmulti_0|Add91~33|cout
    Info (332115):      9.071      0.000 FF    IC  inst|cordicmulti_0|Add91~29|cin
    Info (332115):      9.071      0.000 FF  CELL  inst|cordicmulti_0|Add91~29|cout
    Info (332115):      9.071      0.000 FF    IC  inst|cordicmulti_0|Add91~25|cin
    Info (332115):      9.170      0.099 FF  CELL  inst|cordicmulti_0|Add91~25|cout
    Info (332115):      9.170      0.000 FF    IC  inst|cordicmulti_0|Add91~21|cin
    Info (332115):      9.170      0.000 FF  CELL  inst|cordicmulti_0|Add91~21|cout
    Info (332115):      9.170      0.000 FF    IC  inst|cordicmulti_0|Add91~17|cin
    Info (332115):      9.212      0.042 FF  CELL  inst|cordicmulti_0|Add91~17|cout
    Info (332115):      9.212      0.000 FF    IC  inst|cordicmulti_0|Add91~13|cin
    Info (332115):      9.212      0.000 FF  CELL  inst|cordicmulti_0|Add91~13|cout
    Info (332115):      9.212      0.000 FF    IC  inst|cordicmulti_0|Add91~9|cin
    Info (332115):      9.254      0.042 FF  CELL  inst|cordicmulti_0|Add91~9|cout
    Info (332115):      9.254      0.000 FF    IC  inst|cordicmulti_0|Add91~5|cin
    Info (332115):      9.254      0.000 FF  CELL  inst|cordicmulti_0|Add91~5|cout
    Info (332115):      9.254      0.000 FF    IC  inst|cordicmulti_0|Add91~1|cin
    Info (332115):      9.557      0.303 FF  CELL  inst|cordicmulti_0|Add91~1|sumout
    Info (332115):     10.297      0.740 FF    IC  inst|cordicmulti_0|Add97~65|dataa
    Info (332115):     11.176      0.879 FR  CELL  inst|cordicmulti_0|Add97~65|cout
    Info (332115):     11.176      0.000 RR    IC  inst|cordicmulti_0|Add97~61|cin
    Info (332115):     11.176      0.000 RR  CELL  inst|cordicmulti_0|Add97~61|cout
    Info (332115):     11.176      0.000 RR    IC  inst|cordicmulti_0|Add97~57|cin
    Info (332115):     11.221      0.045 RR  CELL  inst|cordicmulti_0|Add97~57|cout
    Info (332115):     11.221      0.000 RR    IC  inst|cordicmulti_0|Add97~53|cin
    Info (332115):     11.221      0.000 RR  CELL  inst|cordicmulti_0|Add97~53|cout
    Info (332115):     11.221      0.000 RR    IC  inst|cordicmulti_0|Add97~49|cin
    Info (332115):     11.266      0.045 RR  CELL  inst|cordicmulti_0|Add97~49|cout
    Info (332115):     11.266      0.000 RR    IC  inst|cordicmulti_0|Add97~45|cin
    Info (332115):     11.266      0.000 RR  CELL  inst|cordicmulti_0|Add97~45|cout
    Info (332115):     11.266      0.000 RR    IC  inst|cordicmulti_0|Add97~41|cin
    Info (332115):     11.311      0.045 RR  CELL  inst|cordicmulti_0|Add97~41|cout
    Info (332115):     11.311      0.000 RR    IC  inst|cordicmulti_0|Add97~37|cin
    Info (332115):     11.311      0.000 RR  CELL  inst|cordicmulti_0|Add97~37|cout
    Info (332115):     11.311      0.000 RR    IC  inst|cordicmulti_0|Add97~33|cin
    Info (332115):     11.368      0.057 RR  CELL  inst|cordicmulti_0|Add97~33|cout
    Info (332115):     11.368      0.000 RR    IC  inst|cordicmulti_0|Add97~29|cin
    Info (332115):     11.368      0.000 RR  CELL  inst|cordicmulti_0|Add97~29|cout
    Info (332115):     11.368      0.000 RR    IC  inst|cordicmulti_0|Add97~25|cin
    Info (332115):     11.458      0.090 RR  CELL  inst|cordicmulti_0|Add97~25|cout
    Info (332115):     11.458      0.000 RR    IC  inst|cordicmulti_0|Add97~21|cin
    Info (332115):     11.458      0.000 RR  CELL  inst|cordicmulti_0|Add97~21|cout
    Info (332115):     11.458      0.000 RR    IC  inst|cordicmulti_0|Add97~17|cin
    Info (332115):     11.503      0.045 RR  CELL  inst|cordicmulti_0|Add97~17|cout
    Info (332115):     11.503      0.000 RR    IC  inst|cordicmulti_0|Add97~13|cin
    Info (332115):     11.503      0.000 RR  CELL  inst|cordicmulti_0|Add97~13|cout
    Info (332115):     11.503      0.000 RR    IC  inst|cordicmulti_0|Add97~9|cin
    Info (332115):     11.548      0.045 RR  CELL  inst|cordicmulti_0|Add97~9|cout
    Info (332115):     11.548      0.000 RR    IC  inst|cordicmulti_0|Add97~5|cin
    Info (332115):     11.548      0.000 RR  CELL  inst|cordicmulti_0|Add97~5|cout
    Info (332115):     11.548      0.000 RR    IC  inst|cordicmulti_0|Add97~1|cin
    Info (332115):     11.838      0.290 RF  CELL  inst|cordicmulti_0|Add97~1|sumout
    Info (332115):     12.624      0.786 FF    IC  inst|cordicmulti_0|Add103~61|dataa
    Info (332115):     13.499      0.875 FR  CELL  inst|cordicmulti_0|Add103~61|cout
    Info (332115):     13.499      0.000 RR    IC  inst|cordicmulti_0|Add103~57|cin
    Info (332115):     13.544      0.045 RR  CELL  inst|cordicmulti_0|Add103~57|cout
    Info (332115):     13.544      0.000 RR    IC  inst|cordicmulti_0|Add103~53|cin
    Info (332115):     13.544      0.000 RR  CELL  inst|cordicmulti_0|Add103~53|cout
    Info (332115):     13.544      0.000 RR    IC  inst|cordicmulti_0|Add103~49|cin
    Info (332115):     13.589      0.045 RR  CELL  inst|cordicmulti_0|Add103~49|cout
    Info (332115):     13.589      0.000 RR    IC  inst|cordicmulti_0|Add103~45|cin
    Info (332115):     13.589      0.000 RR  CELL  inst|cordicmulti_0|Add103~45|cout
    Info (332115):     13.589      0.000 RR    IC  inst|cordicmulti_0|Add103~41|cin
    Info (332115):     13.634      0.045 RR  CELL  inst|cordicmulti_0|Add103~41|cout
    Info (332115):     13.634      0.000 RR    IC  inst|cordicmulti_0|Add103~37|cin
    Info (332115):     13.634      0.000 RR  CELL  inst|cordicmulti_0|Add103~37|cout
    Info (332115):     13.634      0.000 RR    IC  inst|cordicmulti_0|Add103~33|cin
    Info (332115):     13.689      0.055 RR  CELL  inst|cordicmulti_0|Add103~33|cout
    Info (332115):     13.689      0.000 RR    IC  inst|cordicmulti_0|Add103~29|cin
    Info (332115):     13.689      0.000 RR  CELL  inst|cordicmulti_0|Add103~29|cout
    Info (332115):     13.689      0.000 RR    IC  inst|cordicmulti_0|Add103~25|cin
    Info (332115):     13.774      0.085 RR  CELL  inst|cordicmulti_0|Add103~25|cout
    Info (332115):     13.774      0.000 RR    IC  inst|cordicmulti_0|Add103~21|cin
    Info (332115):     13.774      0.000 RR  CELL  inst|cordicmulti_0|Add103~21|cout
    Info (332115):     13.774      0.000 RR    IC  inst|cordicmulti_0|Add103~17|cin
    Info (332115):     13.819      0.045 RR  CELL  inst|cordicmulti_0|Add103~17|cout
    Info (332115):     13.819      0.000 RR    IC  inst|cordicmulti_0|Add103~13|cin
    Info (332115):     13.819      0.000 RR  CELL  inst|cordicmulti_0|Add103~13|cout
    Info (332115):     13.819      0.000 RR    IC  inst|cordicmulti_0|Add103~9|cin
    Info (332115):     13.864      0.045 RR  CELL  inst|cordicmulti_0|Add103~9|cout
    Info (332115):     13.864      0.000 RR    IC  inst|cordicmulti_0|Add103~5|cin
    Info (332115):     13.864      0.000 RR  CELL  inst|cordicmulti_0|Add103~5|cout
    Info (332115):     13.864      0.000 RR    IC  inst|cordicmulti_0|Add103~1|cin
    Info (332115):     14.152      0.288 RF  CELL  inst|cordicmulti_0|Add103~1|sumout
    Info (332115):     14.883      0.731 FF    IC  inst|cordicmulti_0|Add109~89|datac
    Info (332115):     15.572      0.689 FF  CELL  inst|cordicmulti_0|Add109~89|cout
    Info (332115):     15.572      0.000 FF    IC  inst|cordicmulti_0|Add109~85|cin
    Info (332115):     15.572      0.000 FF  CELL  inst|cordicmulti_0|Add109~85|cout
    Info (332115):     15.572      0.000 FF    IC  inst|cordicmulti_0|Add109~81|cin
    Info (332115):     15.614      0.042 FF  CELL  inst|cordicmulti_0|Add109~81|cout
    Info (332115):     15.614      0.000 FF    IC  inst|cordicmulti_0|Add109~77|cin
    Info (332115):     15.614      0.000 FF  CELL  inst|cordicmulti_0|Add109~77|cout
    Info (332115):     15.614      0.000 FF    IC  inst|cordicmulti_0|Add109~73|cin
    Info (332115):     15.653      0.039 FF  CELL  inst|cordicmulti_0|Add109~73|cout
    Info (332115):     15.653      0.000 FF    IC  inst|cordicmulti_0|Add109~69|cin
    Info (332115):     15.653      0.000 FF  CELL  inst|cordicmulti_0|Add109~69|cout
    Info (332115):     15.653      0.000 FF    IC  inst|cordicmulti_0|Add109~65|cin
    Info (332115):     15.762      0.109 FF  CELL  inst|cordicmulti_0|Add109~65|cout
    Info (332115):     15.762      0.000 FF    IC  inst|cordicmulti_0|Add109~61|cin
    Info (332115):     15.762      0.000 FF  CELL  inst|cordicmulti_0|Add109~61|cout
    Info (332115):     15.762      0.000 FF    IC  inst|cordicmulti_0|Add109~57|cin
    Info (332115):     15.804      0.042 FF  CELL  inst|cordicmulti_0|Add109~57|cout
    Info (332115):     15.804      0.000 FF    IC  inst|cordicmulti_0|Add109~53|cin
    Info (332115):     15.804      0.000 FF  CELL  inst|cordicmulti_0|Add109~53|cout
    Info (332115):     15.804      0.000 FF    IC  inst|cordicmulti_0|Add109~49|cin
    Info (332115):     15.846      0.042 FF  CELL  inst|cordicmulti_0|Add109~49|cout
    Info (332115):     15.846      0.000 FF    IC  inst|cordicmulti_0|Add109~45|cin
    Info (332115):     15.846      0.000 FF  CELL  inst|cordicmulti_0|Add109~45|cout
    Info (332115):     15.846      0.000 FF    IC  inst|cordicmulti_0|Add109~41|cin
    Info (332115):     15.888      0.042 FF  CELL  inst|cordicmulti_0|Add109~41|cout
    Info (332115):     15.888      0.000 FF    IC  inst|cordicmulti_0|Add109~37|cin
    Info (332115):     15.888      0.000 FF  CELL  inst|cordicmulti_0|Add109~37|cout
    Info (332115):     15.888      0.000 FF    IC  inst|cordicmulti_0|Add109~33|cin
    Info (332115):     15.940      0.052 FF  CELL  inst|cordicmulti_0|Add109~33|cout
    Info (332115):     15.940      0.000 FF    IC  inst|cordicmulti_0|Add109~29|cin
    Info (332115):     15.940      0.000 FF  CELL  inst|cordicmulti_0|Add109~29|cout
    Info (332115):     15.940      0.000 FF    IC  inst|cordicmulti_0|Add109~25|cin
    Info (332115):     16.043      0.103 FF  CELL  inst|cordicmulti_0|Add109~25|cout
    Info (332115):     16.043      0.000 FF    IC  inst|cordicmulti_0|Add109~21|cin
    Info (332115):     16.043      0.000 FF  CELL  inst|cordicmulti_0|Add109~21|cout
    Info (332115):     16.043      0.000 FF    IC  inst|cordicmulti_0|Add109~17|cin
    Info (332115):     16.085      0.042 FF  CELL  inst|cordicmulti_0|Add109~17|cout
    Info (332115):     16.085      0.000 FF    IC  inst|cordicmulti_0|Add109~13|cin
    Info (332115):     16.085      0.000 FF  CELL  inst|cordicmulti_0|Add109~13|cout
    Info (332115):     16.085      0.000 FF    IC  inst|cordicmulti_0|Add109~9|cin
    Info (332115):     16.127      0.042 FF  CELL  inst|cordicmulti_0|Add109~9|cout
    Info (332115):     16.127      0.000 FF    IC  inst|cordicmulti_0|Add109~5|cin
    Info (332115):     16.127      0.000 FF  CELL  inst|cordicmulti_0|Add109~5|cout
    Info (332115):     16.127      0.000 FF    IC  inst|cordicmulti_0|Add109~1|cin
    Info (332115):     16.430      0.303 FF  CELL  inst|cordicmulti_0|Add109~1|sumout
    Info (332115):     17.322      0.892 FF    IC  inst|cordicmulti_0|Add113~13|datab
    Info (332115):     18.204      0.882 FR  CELL  inst|cordicmulti_0|Add113~13|cout
    Info (332115):     18.204      0.000 RR    IC  inst|cordicmulti_0|Add113~81|cin
    Info (332115):     18.204      0.000 RR  CELL  inst|cordicmulti_0|Add113~81|cout
    Info (332115):     18.204      0.000 RR    IC  inst|cordicmulti_0|Add113~77|cin
    Info (332115):     18.249      0.045 RR  CELL  inst|cordicmulti_0|Add113~77|cout
    Info (332115):     18.249      0.000 RR    IC  inst|cordicmulti_0|Add113~105|cin
    Info (332115):     18.249      0.000 RR  CELL  inst|cordicmulti_0|Add113~105|cout
    Info (332115):     18.249      0.000 RR    IC  inst|cordicmulti_0|Add113~101|cin
    Info (332115):     18.294      0.045 RR  CELL  inst|cordicmulti_0|Add113~101|cout
    Info (332115):     18.294      0.000 RR    IC  inst|cordicmulti_0|Add113~97|cin
    Info (332115):     18.294      0.000 RR  CELL  inst|cordicmulti_0|Add113~97|cout
    Info (332115):     18.294      0.000 RR    IC  inst|cordicmulti_0|Add113~93|cin
    Info (332115):     18.339      0.045 RR  CELL  inst|cordicmulti_0|Add113~93|cout
    Info (332115):     18.339      0.000 RR    IC  inst|cordicmulti_0|Add113~85|cin
    Info (332115):     18.339      0.000 RR  CELL  inst|cordicmulti_0|Add113~85|cout
    Info (332115):     18.339      0.000 RR    IC  inst|cordicmulti_0|Add113~89|cin
    Info (332115):     18.396      0.057 RR  CELL  inst|cordicmulti_0|Add113~89|cout
    Info (332115):     18.396      0.000 RR    IC  inst|cordicmulti_0|Add113~57|cin
    Info (332115):     18.396      0.000 RR  CELL  inst|cordicmulti_0|Add113~57|cout
    Info (332115):     18.396      0.000 RR    IC  inst|cordicmulti_0|Add113~61|cin
    Info (332115):     18.486      0.090 RR  CELL  inst|cordicmulti_0|Add113~61|cout
    Info (332115):     18.486      0.000 RR    IC  inst|cordicmulti_0|Add113~69|cin
    Info (332115):     18.486      0.000 RR  CELL  inst|cordicmulti_0|Add113~69|cout
    Info (332115):     18.486      0.000 RR    IC  inst|cordicmulti_0|Add113~65|cin
    Info (332115):     18.531      0.045 RR  CELL  inst|cordicmulti_0|Add113~65|cout
    Info (332115):     18.531      0.000 RR    IC  inst|cordicmulti_0|Add113~73|cin
    Info (332115):     18.531      0.000 RR  CELL  inst|cordicmulti_0|Add113~73|cout
    Info (332115):     18.531      0.000 RR    IC  inst|cordicmulti_0|Add113~29|cin
    Info (332115):     18.576      0.045 RR  CELL  inst|cordicmulti_0|Add113~29|cout
    Info (332115):     18.576      0.000 RR    IC  inst|cordicmulti_0|Add113~25|cin
    Info (332115):     18.729      0.153 RF  CELL  inst|cordicmulti_0|Add113~25|sumout
    Info (332115):     20.004      1.275 FF    IC  inst|cordicmulti_0|Add120~86|datac
    Info (332115):     20.641      0.637 FR  CELL  inst|cordicmulti_0|Add120~86|cout
    Info (332115):     20.641      0.000 RR    IC  inst|cordicmulti_0|Add120~82|cin
    Info (332115):     20.686      0.045 RR  CELL  inst|cordicmulti_0|Add120~82|cout
    Info (332115):     20.686      0.000 RR    IC  inst|cordicmulti_0|Add120~78|cin
    Info (332115):     20.686      0.000 RR  CELL  inst|cordicmulti_0|Add120~78|cout
    Info (332115):     20.686      0.000 RR    IC  inst|cordicmulti_0|Add120~74|cin
    Info (332115):     20.729      0.043 RR  CELL  inst|cordicmulti_0|Add120~74|cout
    Info (332115):     20.729      0.000 RR    IC  inst|cordicmulti_0|Add120~70|cin
    Info (332115):     20.729      0.000 RR  CELL  inst|cordicmulti_0|Add120~70|cout
    Info (332115):     20.729      0.000 RR    IC  inst|cordicmulti_0|Add120~66|cin
    Info (332115):     20.827      0.098 RR  CELL  inst|cordicmulti_0|Add120~66|cout
    Info (332115):     20.827      0.000 RR    IC  inst|cordicmulti_0|Add120~62|cin
    Info (332115):     20.827      0.000 RR  CELL  inst|cordicmulti_0|Add120~62|cout
    Info (332115):     20.827      0.000 RR    IC  inst|cordicmulti_0|Add120~58|cin
    Info (332115):     20.872      0.045 RR  CELL  inst|cordicmulti_0|Add120~58|cout
    Info (332115):     20.872      0.000 RR    IC  inst|cordicmulti_0|Add120~54|cin
    Info (332115):     20.872      0.000 RR  CELL  inst|cordicmulti_0|Add120~54|cout
    Info (332115):     20.872      0.000 RR    IC  inst|cordicmulti_0|Add120~50|cin
    Info (332115):     20.917      0.045 RR  CELL  inst|cordicmulti_0|Add120~50|cout
    Info (332115):     20.917      0.000 RR    IC  inst|cordicmulti_0|Add120~46|cin
    Info (332115):     20.917      0.000 RR  CELL  inst|cordicmulti_0|Add120~46|cout
    Info (332115):     20.917      0.000 RR    IC  inst|cordicmulti_0|Add120~42|cin
    Info (332115):     20.962      0.045 RR  CELL  inst|cordicmulti_0|Add120~42|cout
    Info (332115):     20.962      0.000 RR    IC  inst|cordicmulti_0|Add120~38|cin
    Info (332115):     20.962      0.000 RR  CELL  inst|cordicmulti_0|Add120~38|cout
    Info (332115):     20.962      0.000 RR    IC  inst|cordicmulti_0|Add120~34|cin
    Info (332115):     21.019      0.057 RR  CELL  inst|cordicmulti_0|Add120~34|cout
    Info (332115):     21.019      0.000 RR    IC  inst|cordicmulti_0|Add120~30|cin
    Info (332115):     21.019      0.000 RR  CELL  inst|cordicmulti_0|Add120~30|cout
    Info (332115):     21.019      0.000 RR    IC  inst|cordicmulti_0|Add120~25|cin
    Info (332115):     21.109      0.090 RR  CELL  inst|cordicmulti_0|Add120~25|cout
    Info (332115):     21.109      0.000 RR    IC  inst|cordicmulti_0|Add120~21|cin
    Info (332115):     21.109      0.000 RR  CELL  inst|cordicmulti_0|Add120~21|cout
    Info (332115):     21.109      0.000 RR    IC  inst|cordicmulti_0|Add120~17|cin
    Info (332115):     21.397      0.288 RF  CELL  inst|cordicmulti_0|Add120~17|sumout
    Info (332115):     22.423      1.026 FF    IC  inst|cordicmulti_0|Add123~41|datac
    Info (332115):     23.108      0.685 FR  CELL  inst|cordicmulti_0|Add123~41|cout
    Info (332115):     23.108      0.000 RR    IC  inst|cordicmulti_0|Add123~37|cin
    Info (332115):     23.153      0.045 RR  CELL  inst|cordicmulti_0|Add123~37|cout
    Info (332115):     23.153      0.000 RR    IC  inst|cordicmulti_0|Add123~33|cin
    Info (332115):     23.153      0.000 RR  CELL  inst|cordicmulti_0|Add123~33|cout
    Info (332115):     23.153      0.000 RR    IC  inst|cordicmulti_0|Add123~29|cin
    Info (332115):     23.198      0.045 RR  CELL  inst|cordicmulti_0|Add123~29|cout
    Info (332115):     23.198      0.000 RR    IC  inst|cordicmulti_0|Add123~1|cin
    Info (332115):     23.198      0.000 RR  CELL  inst|cordicmulti_0|Add123~1|cout
    Info (332115):     23.198      0.000 RR    IC  inst|cordicmulti_0|Add123~5|cin
    Info (332115):     23.241      0.043 RR  CELL  inst|cordicmulti_0|Add123~5|cout
    Info (332115):     23.241      0.000 RR    IC  inst|cordicmulti_0|Add123~13|cin
    Info (332115):     23.241      0.000 RR  CELL  inst|cordicmulti_0|Add123~13|cout
    Info (332115):     23.241      0.000 RR    IC  inst|cordicmulti_0|Add123~9|cin
    Info (332115):     23.339      0.098 RR  CELL  inst|cordicmulti_0|Add123~9|cout
    Info (332115):     23.339      0.000 RR    IC  inst|cordicmulti_0|Add123~81|cin
    Info (332115):     23.339      0.000 RR  CELL  inst|cordicmulti_0|Add123~81|cout
    Info (332115):     23.339      0.000 RR    IC  inst|cordicmulti_0|Add123~77|cin
    Info (332115):     23.384      0.045 RR  CELL  inst|cordicmulti_0|Add123~77|cout
    Info (332115):     23.384      0.000 RR    IC  inst|cordicmulti_0|Add123~105|cin
    Info (332115):     23.384      0.000 RR  CELL  inst|cordicmulti_0|Add123~105|cout
    Info (332115):     23.384      0.000 RR    IC  inst|cordicmulti_0|Add123~101|cin
    Info (332115):     23.429      0.045 RR  CELL  inst|cordicmulti_0|Add123~101|cout
    Info (332115):     23.429      0.000 RR    IC  inst|cordicmulti_0|Add123~97|cin
    Info (332115):     23.429      0.000 RR  CELL  inst|cordicmulti_0|Add123~97|cout
    Info (332115):     23.429      0.000 RR    IC  inst|cordicmulti_0|Add123~93|cin
    Info (332115):     23.474      0.045 RR  CELL  inst|cordicmulti_0|Add123~93|cout
    Info (332115):     23.474      0.000 RR    IC  inst|cordicmulti_0|Add123~85|cin
    Info (332115):     23.474      0.000 RR  CELL  inst|cordicmulti_0|Add123~85|cout
    Info (332115):     23.474      0.000 RR    IC  inst|cordicmulti_0|Add123~89|cin
    Info (332115):     23.531      0.057 RR  CELL  inst|cordicmulti_0|Add123~89|cout
    Info (332115):     23.531      0.000 RR    IC  inst|cordicmulti_0|Add123~53|cin
    Info (332115):     23.531      0.000 RR  CELL  inst|cordicmulti_0|Add123~53|cout
    Info (332115):     23.531      0.000 RR    IC  inst|cordicmulti_0|Add123~57|cin
    Info (332115):     23.621      0.090 RR  CELL  inst|cordicmulti_0|Add123~57|cout
    Info (332115):     23.621      0.000 RR    IC  inst|cordicmulti_0|Add123~65|cin
    Info (332115):     23.621      0.000 RR  CELL  inst|cordicmulti_0|Add123~65|cout
    Info (332115):     23.621      0.000 RR    IC  inst|cordicmulti_0|Add123~61|cin
    Info (332115):     23.666      0.045 RR  CELL  inst|cordicmulti_0|Add123~61|cout
    Info (332115):     23.666      0.000 RR    IC  inst|cordicmulti_0|Add123~69|cin
    Info (332115):     23.666      0.000 RR  CELL  inst|cordicmulti_0|Add123~69|cout
    Info (332115):     23.666      0.000 RR    IC  inst|cordicmulti_0|Add123~25|cin
    Info (332115):     23.711      0.045 RR  CELL  inst|cordicmulti_0|Add123~25|cout
    Info (332115):     23.711      0.000 RR    IC  inst|cordicmulti_0|Add123~21|cin
    Info (332115):     23.711      0.000 RR  CELL  inst|cordicmulti_0|Add123~21|cout
    Info (332115):     23.711      0.000 RR    IC  inst|cordicmulti_0|Add123~17|cin
    Info (332115):     24.001      0.290 RR  CELL  inst|cordicmulti_0|Add123~17|sumout
    Info (332115):     24.001      0.000 RR    IC  inst|cordicmulti_0|x[21][25]|d
    Info (332115):     24.220      0.219 RR  CELL  first_nios2_system:inst|CORDIC:cordicmulti_0|x[21][25]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.075      6.075  R        clock network delay
    Info (332115):     27.176      1.101           clock pessimism removed
    Info (332115):     27.076     -0.100           clock uncertainty
    Info (332115):     27.076      0.000     uTsu  first_nios2_system:inst|CORDIC:cordicmulti_0|x[21][25]
    Info (332115): 
    Info (332115): Data Arrival Time  :    24.220
    Info (332115): Data Required Time :    27.076
    Info (332115): Slack              :     2.856 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.300
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 23.300 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_internal_jtag~FF_13
    Info (332115): To Node      : altera_reserved_tdo
    Info (332115): Launch Clock : altera_reserved_tck (INVERTED)
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           launch edge time
    Info (332115):     52.470      2.470  F        clock network delay
    Info (332115):     52.470      0.000     uTco  altera_internal_jtag~FF_13
    Info (332115):     53.363      0.893 RR  CELL  altera_internal_jtag|tdo
    Info (332115):     53.363      0.000 RR    IC  altera_reserved_tdo~output|i
    Info (332115):     56.390      3.027 RR  CELL  altera_reserved_tdo~output|o
    Info (332115):     56.390      0.000 RR  CELL  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.000      0.000  R        clock network delay
    Info (332115):     99.690     -0.310           clock uncertainty
    Info (332115):     79.690    -20.000  R  oExt  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :    56.390
    Info (332115): Data Required Time :    79.690
    Info (332115): Slack              :    23.300 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.124
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.124 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[19]
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[18]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.209      2.209  R        clock network delay
    Info (332115):      2.209      0.000     uTco  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[19]
    Info (332115):      2.209      0.000 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[19]|q
    Info (332115):      2.420      0.211 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~26|dataf
    Info (332115):      2.464      0.044 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~26|combout
    Info (332115):      2.464      0.000 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[18]|d
    Info (332115):      2.521      0.057 FF  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[18]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.560      2.560  R        clock network delay
    Info (332115):      2.397     -0.163           clock pessimism removed
    Info (332115):      2.397      0.000           clock uncertainty
    Info (332115):      2.397      0.000      uTh  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[18]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.521
    Info (332115): Data Required Time :     2.397
    Info (332115): Slack              :     0.124 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.228
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.228 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|E_pc[7]
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|M_pc_plus_one[7]~DUPLICATE
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.018      6.018  R        clock network delay
    Info (332115):      6.018      0.000     uTco  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|E_pc[7]
    Info (332115):      6.018      0.000 FF  CELL  inst|cpu|cpu|E_pc[7]|q
    Info (332115):      6.206      0.188 FF    IC  inst|cpu|cpu|Add7~73|dataf
    Info (332115):      6.270      0.064 FF  CELL  inst|cpu|cpu|Add7~73|sumout
    Info (332115):      6.270      0.000 FF    IC  inst|cpu|cpu|M_pc_plus_one[7]~DUPLICATE|d
    Info (332115):      6.328      0.058 FF  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|M_pc_plus_one[7]~DUPLICATE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      7.223      7.223  R        clock network delay
    Info (332115):      6.100     -1.123           clock pessimism removed
    Info (332115):      6.100      0.000           clock uncertainty
    Info (332115):      6.100      0.000      uTh  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|M_pc_plus_one[7]~DUPLICATE
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.328
    Info (332115): Data Required Time :     6.100
    Info (332115): Slack              :     0.228 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.201
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 13.201 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_mult_cell:the_first_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      7.260      7.260  R        clock network delay
    Info (332115):      7.260      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      7.260      0.000 FF  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      9.861      2.601 FF    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|datae
    Info (332115):     10.045      0.184 FF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|combout
    Info (332115):     12.520      2.475 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_mult_cell|the_altmult_add_p4|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac|aclr[1]
    Info (332115):     13.752      1.232 FR  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_mult_cell:the_first_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.297      6.297  R        clock network delay
    Info (332115):     27.053      0.756           clock pessimism removed
    Info (332115):     26.953     -0.100           clock uncertainty
    Info (332115):     26.953      0.000     uTsu  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_mult_cell:the_first_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :    13.752
    Info (332115): Data Required Time :    26.953
    Info (332115): Slack              :    13.201 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.857
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 47.857 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.979      1.979  R        clock network delay
    Info (332115):      1.979      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      1.979      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      3.921      1.942 FF    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate|clrn
    Info (332115):      4.389      0.468 FR  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     52.513      2.513  F        clock network delay
    Info (332115):     52.556      0.043           clock pessimism removed
    Info (332115):     52.246     -0.310           clock uncertainty
    Info (332115):     52.246      0.000     uTsu  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.389
    Info (332115): Data Required Time :    52.246
    Info (332115): Slack              :    47.857 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.753
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.753 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.989      1.989  R        clock network delay
    Info (332115):      1.989      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115):      1.989      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]|q
    Info (332115):      2.601      0.612 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg|clrn
    Info (332115):      3.021      0.420 FF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.311      2.311  R        clock network delay
    Info (332115):      2.268     -0.043           clock pessimism removed
    Info (332115):      2.268      0.000           clock uncertainty
    Info (332115):      2.268      0.000      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.021
    Info (332115): Data Required Time :     2.268
    Info (332115): Slack              :     0.753 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.973
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.973 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_data[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.067      6.067  R        clock network delay
    Info (332115):      6.067      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      6.067      0.000 RR  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      8.105      2.038 RR    IC  inst|sdram|m_data[1]|clrn
    Info (332115):      8.547      0.442 RF  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_data[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      8.330      8.330  R        clock network delay
    Info (332115):      7.574     -0.756           clock pessimism removed
    Info (332115):      7.574      0.000           clock uncertainty
    Info (332115):      7.574      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_data[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.547
    Info (332115): Data Required Time :     7.574
    Info (332115): Slack              :     0.973 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 2.431
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.431               0.000 sopc_clk 
    Info (332119):    23.440               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.110
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.110               0.000 altera_reserved_tck 
    Info (332119):     0.213               0.000 sopc_clk 
Info (332146): Worst-case recovery slack is 13.467
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.467               0.000 sopc_clk 
    Info (332119):    47.949               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.704
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.704               0.000 altera_reserved_tck 
    Info (332119):     0.867               0.000 sopc_clk 
Info (332146): Worst-case minimum pulse width slack is 8.926
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.926               0.000 sopc_clk 
    Info (332119):    48.890               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
    Info (332114): Worst Case Available Settling Time: 18.962 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.431
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.431 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|CORDIC:cordicmulti_0|z[14][26]~DUPLICATE
    Info (332115): To Node      : first_nios2_system:inst|CORDIC:cordicmulti_0|x[21][25]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      7.240      7.240  R        clock network delay
    Info (332115):      7.240      0.000     uTco  first_nios2_system:inst|CORDIC:cordicmulti_0|z[14][26]~DUPLICATE
    Info (332115):      7.240      0.000 FF  CELL  inst|cordicmulti_0|z[14][26]~DUPLICATE|q
    Info (332115):      7.979      0.739 FF    IC  inst|cordicmulti_0|Add91~101|datad
    Info (332115):      8.547      0.568 FF  CELL  inst|cordicmulti_0|Add91~101|cout
    Info (332115):      8.547      0.000 FF    IC  inst|cordicmulti_0|Add91~97|cin
    Info (332115):      8.593      0.046 FF  CELL  inst|cordicmulti_0|Add91~97|cout
    Info (332115):      8.593      0.000 FF    IC  inst|cordicmulti_0|Add91~93|cin
    Info (332115):      8.593      0.000 FF  CELL  inst|cordicmulti_0|Add91~93|cout
    Info (332115):      8.593      0.000 FF    IC  inst|cordicmulti_0|Add91~89|cin
    Info (332115):      8.639      0.046 FF  CELL  inst|cordicmulti_0|Add91~89|cout
    Info (332115):      8.639      0.000 FF    IC  inst|cordicmulti_0|Add91~85|cin
    Info (332115):      8.639      0.000 FF  CELL  inst|cordicmulti_0|Add91~85|cout
    Info (332115):      8.639      0.000 FF    IC  inst|cordicmulti_0|Add91~81|cin
    Info (332115):      8.685      0.046 FF  CELL  inst|cordicmulti_0|Add91~81|cout
    Info (332115):      8.685      0.000 FF    IC  inst|cordicmulti_0|Add91~77|cin
    Info (332115):      8.685      0.000 FF  CELL  inst|cordicmulti_0|Add91~77|cout
    Info (332115):      8.685      0.000 FF    IC  inst|cordicmulti_0|Add91~73|cin
    Info (332115):      8.731      0.046 FF  CELL  inst|cordicmulti_0|Add91~73|cout
    Info (332115):      8.731      0.000 FF    IC  inst|cordicmulti_0|Add91~69|cin
    Info (332115):      8.731      0.000 FF  CELL  inst|cordicmulti_0|Add91~69|cout
    Info (332115):      8.731      0.000 FF    IC  inst|cordicmulti_0|Add91~65|cin
    Info (332115):      8.831      0.100 FF  CELL  inst|cordicmulti_0|Add91~65|cout
    Info (332115):      8.831      0.000 FF    IC  inst|cordicmulti_0|Add91~61|cin
    Info (332115):      8.831      0.000 FF  CELL  inst|cordicmulti_0|Add91~61|cout
    Info (332115):      8.831      0.000 FF    IC  inst|cordicmulti_0|Add91~57|cin
    Info (332115):      8.877      0.046 FF  CELL  inst|cordicmulti_0|Add91~57|cout
    Info (332115):      8.877      0.000 FF    IC  inst|cordicmulti_0|Add91~53|cin
    Info (332115):      8.877      0.000 FF  CELL  inst|cordicmulti_0|Add91~53|cout
    Info (332115):      8.877      0.000 FF    IC  inst|cordicmulti_0|Add91~49|cin
    Info (332115):      8.923      0.046 FF  CELL  inst|cordicmulti_0|Add91~49|cout
    Info (332115):      8.923      0.000 FF    IC  inst|cordicmulti_0|Add91~45|cin
    Info (332115):      8.923      0.000 FF  CELL  inst|cordicmulti_0|Add91~45|cout
    Info (332115):      8.923      0.000 FF    IC  inst|cordicmulti_0|Add91~41|cin
    Info (332115):      8.969      0.046 FF  CELL  inst|cordicmulti_0|Add91~41|cout
    Info (332115):      8.969      0.000 FF    IC  inst|cordicmulti_0|Add91~37|cin
    Info (332115):      8.969      0.000 FF  CELL  inst|cordicmulti_0|Add91~37|cout
    Info (332115):      8.969      0.000 FF    IC  inst|cordicmulti_0|Add91~33|cin
    Info (332115):      9.025      0.056 FF  CELL  inst|cordicmulti_0|Add91~33|cout
    Info (332115):      9.025      0.000 FF    IC  inst|cordicmulti_0|Add91~29|cin
    Info (332115):      9.025      0.000 FF  CELL  inst|cordicmulti_0|Add91~29|cout
    Info (332115):      9.025      0.000 FF    IC  inst|cordicmulti_0|Add91~25|cin
    Info (332115):      9.131      0.106 FF  CELL  inst|cordicmulti_0|Add91~25|cout
    Info (332115):      9.131      0.000 FF    IC  inst|cordicmulti_0|Add91~21|cin
    Info (332115):      9.131      0.000 FF  CELL  inst|cordicmulti_0|Add91~21|cout
    Info (332115):      9.131      0.000 FF    IC  inst|cordicmulti_0|Add91~17|cin
    Info (332115):      9.177      0.046 FF  CELL  inst|cordicmulti_0|Add91~17|cout
    Info (332115):      9.177      0.000 FF    IC  inst|cordicmulti_0|Add91~13|cin
    Info (332115):      9.177      0.000 FF  CELL  inst|cordicmulti_0|Add91~13|cout
    Info (332115):      9.177      0.000 FF    IC  inst|cordicmulti_0|Add91~9|cin
    Info (332115):      9.223      0.046 FF  CELL  inst|cordicmulti_0|Add91~9|cout
    Info (332115):      9.223      0.000 FF    IC  inst|cordicmulti_0|Add91~5|cin
    Info (332115):      9.223      0.000 FF  CELL  inst|cordicmulti_0|Add91~5|cout
    Info (332115):      9.223      0.000 FF    IC  inst|cordicmulti_0|Add91~1|cin
    Info (332115):      9.562      0.339 FF  CELL  inst|cordicmulti_0|Add91~1|sumout
    Info (332115):     10.253      0.691 FF    IC  inst|cordicmulti_0|Add97~65|dataa
    Info (332115):     11.208      0.955 FR  CELL  inst|cordicmulti_0|Add97~65|cout
    Info (332115):     11.208      0.000 RR    IC  inst|cordicmulti_0|Add97~61|cin
    Info (332115):     11.208      0.000 RR  CELL  inst|cordicmulti_0|Add97~61|cout
    Info (332115):     11.208      0.000 RR    IC  inst|cordicmulti_0|Add97~57|cin
    Info (332115):     11.255      0.047 RR  CELL  inst|cordicmulti_0|Add97~57|cout
    Info (332115):     11.255      0.000 RR    IC  inst|cordicmulti_0|Add97~53|cin
    Info (332115):     11.255      0.000 RR  CELL  inst|cordicmulti_0|Add97~53|cout
    Info (332115):     11.255      0.000 RR    IC  inst|cordicmulti_0|Add97~49|cin
    Info (332115):     11.302      0.047 RR  CELL  inst|cordicmulti_0|Add97~49|cout
    Info (332115):     11.302      0.000 RR    IC  inst|cordicmulti_0|Add97~45|cin
    Info (332115):     11.302      0.000 RR  CELL  inst|cordicmulti_0|Add97~45|cout
    Info (332115):     11.302      0.000 RR    IC  inst|cordicmulti_0|Add97~41|cin
    Info (332115):     11.349      0.047 RR  CELL  inst|cordicmulti_0|Add97~41|cout
    Info (332115):     11.349      0.000 RR    IC  inst|cordicmulti_0|Add97~37|cin
    Info (332115):     11.349      0.000 RR  CELL  inst|cordicmulti_0|Add97~37|cout
    Info (332115):     11.349      0.000 RR    IC  inst|cordicmulti_0|Add97~33|cin
    Info (332115):     11.409      0.060 RR  CELL  inst|cordicmulti_0|Add97~33|cout
    Info (332115):     11.409      0.000 RR    IC  inst|cordicmulti_0|Add97~29|cin
    Info (332115):     11.409      0.000 RR  CELL  inst|cordicmulti_0|Add97~29|cout
    Info (332115):     11.409      0.000 RR    IC  inst|cordicmulti_0|Add97~25|cin
    Info (332115):     11.502      0.093 RR  CELL  inst|cordicmulti_0|Add97~25|cout
    Info (332115):     11.502      0.000 RR    IC  inst|cordicmulti_0|Add97~21|cin
    Info (332115):     11.502      0.000 RR  CELL  inst|cordicmulti_0|Add97~21|cout
    Info (332115):     11.502      0.000 RR    IC  inst|cordicmulti_0|Add97~17|cin
    Info (332115):     11.549      0.047 RR  CELL  inst|cordicmulti_0|Add97~17|cout
    Info (332115):     11.549      0.000 RR    IC  inst|cordicmulti_0|Add97~13|cin
    Info (332115):     11.549      0.000 RR  CELL  inst|cordicmulti_0|Add97~13|cout
    Info (332115):     11.549      0.000 RR    IC  inst|cordicmulti_0|Add97~9|cin
    Info (332115):     11.596      0.047 RR  CELL  inst|cordicmulti_0|Add97~9|cout
    Info (332115):     11.596      0.000 RR    IC  inst|cordicmulti_0|Add97~5|cin
    Info (332115):     11.596      0.000 RR  CELL  inst|cordicmulti_0|Add97~5|cout
    Info (332115):     11.596      0.000 RR    IC  inst|cordicmulti_0|Add97~1|cin
    Info (332115):     11.918      0.322 RF  CELL  inst|cordicmulti_0|Add97~1|sumout
    Info (332115):     12.653      0.735 FF    IC  inst|cordicmulti_0|Add103~61|dataa
    Info (332115):     13.604      0.951 FR  CELL  inst|cordicmulti_0|Add103~61|cout
    Info (332115):     13.604      0.000 RR    IC  inst|cordicmulti_0|Add103~57|cin
    Info (332115):     13.651      0.047 RR  CELL  inst|cordicmulti_0|Add103~57|cout
    Info (332115):     13.651      0.000 RR    IC  inst|cordicmulti_0|Add103~53|cin
    Info (332115):     13.651      0.000 RR  CELL  inst|cordicmulti_0|Add103~53|cout
    Info (332115):     13.651      0.000 RR    IC  inst|cordicmulti_0|Add103~49|cin
    Info (332115):     13.698      0.047 RR  CELL  inst|cordicmulti_0|Add103~49|cout
    Info (332115):     13.698      0.000 RR    IC  inst|cordicmulti_0|Add103~45|cin
    Info (332115):     13.698      0.000 RR  CELL  inst|cordicmulti_0|Add103~45|cout
    Info (332115):     13.698      0.000 RR    IC  inst|cordicmulti_0|Add103~41|cin
    Info (332115):     13.745      0.047 RR  CELL  inst|cordicmulti_0|Add103~41|cout
    Info (332115):     13.745      0.000 RR    IC  inst|cordicmulti_0|Add103~37|cin
    Info (332115):     13.745      0.000 RR  CELL  inst|cordicmulti_0|Add103~37|cout
    Info (332115):     13.745      0.000 RR    IC  inst|cordicmulti_0|Add103~33|cin
    Info (332115):     13.803      0.058 RR  CELL  inst|cordicmulti_0|Add103~33|cout
    Info (332115):     13.803      0.000 RR    IC  inst|cordicmulti_0|Add103~29|cin
    Info (332115):     13.803      0.000 RR  CELL  inst|cordicmulti_0|Add103~29|cout
    Info (332115):     13.803      0.000 RR    IC  inst|cordicmulti_0|Add103~25|cin
    Info (332115):     13.891      0.088 RR  CELL  inst|cordicmulti_0|Add103~25|cout
    Info (332115):     13.891      0.000 RR    IC  inst|cordicmulti_0|Add103~21|cin
    Info (332115):     13.891      0.000 RR  CELL  inst|cordicmulti_0|Add103~21|cout
    Info (332115):     13.891      0.000 RR    IC  inst|cordicmulti_0|Add103~17|cin
    Info (332115):     13.938      0.047 RR  CELL  inst|cordicmulti_0|Add103~17|cout
    Info (332115):     13.938      0.000 RR    IC  inst|cordicmulti_0|Add103~13|cin
    Info (332115):     13.938      0.000 RR  CELL  inst|cordicmulti_0|Add103~13|cout
    Info (332115):     13.938      0.000 RR    IC  inst|cordicmulti_0|Add103~9|cin
    Info (332115):     13.985      0.047 RR  CELL  inst|cordicmulti_0|Add103~9|cout
    Info (332115):     13.985      0.000 RR    IC  inst|cordicmulti_0|Add103~5|cin
    Info (332115):     13.985      0.000 RR  CELL  inst|cordicmulti_0|Add103~5|cout
    Info (332115):     13.985      0.000 RR    IC  inst|cordicmulti_0|Add103~1|cin
    Info (332115):     14.306      0.321 RF  CELL  inst|cordicmulti_0|Add103~1|sumout
    Info (332115):     14.988      0.682 FF    IC  inst|cordicmulti_0|Add109~89|datac
    Info (332115):     15.737      0.749 FF  CELL  inst|cordicmulti_0|Add109~89|cout
    Info (332115):     15.737      0.000 FF    IC  inst|cordicmulti_0|Add109~85|cin
    Info (332115):     15.737      0.000 FF  CELL  inst|cordicmulti_0|Add109~85|cout
    Info (332115):     15.737      0.000 FF    IC  inst|cordicmulti_0|Add109~81|cin
    Info (332115):     15.783      0.046 FF  CELL  inst|cordicmulti_0|Add109~81|cout
    Info (332115):     15.783      0.000 FF    IC  inst|cordicmulti_0|Add109~77|cin
    Info (332115):     15.783      0.000 FF  CELL  inst|cordicmulti_0|Add109~77|cout
    Info (332115):     15.783      0.000 FF    IC  inst|cordicmulti_0|Add109~73|cin
    Info (332115):     15.827      0.044 FF  CELL  inst|cordicmulti_0|Add109~73|cout
    Info (332115):     15.827      0.000 FF    IC  inst|cordicmulti_0|Add109~69|cin
    Info (332115):     15.827      0.000 FF  CELL  inst|cordicmulti_0|Add109~69|cout
    Info (332115):     15.827      0.000 FF    IC  inst|cordicmulti_0|Add109~65|cin
    Info (332115):     15.932      0.105 FF  CELL  inst|cordicmulti_0|Add109~65|cout
    Info (332115):     15.932      0.000 FF    IC  inst|cordicmulti_0|Add109~61|cin
    Info (332115):     15.932      0.000 FF  CELL  inst|cordicmulti_0|Add109~61|cout
    Info (332115):     15.932      0.000 FF    IC  inst|cordicmulti_0|Add109~57|cin
    Info (332115):     15.978      0.046 FF  CELL  inst|cordicmulti_0|Add109~57|cout
    Info (332115):     15.978      0.000 FF    IC  inst|cordicmulti_0|Add109~53|cin
    Info (332115):     15.978      0.000 FF  CELL  inst|cordicmulti_0|Add109~53|cout
    Info (332115):     15.978      0.000 FF    IC  inst|cordicmulti_0|Add109~49|cin
    Info (332115):     16.024      0.046 FF  CELL  inst|cordicmulti_0|Add109~49|cout
    Info (332115):     16.024      0.000 FF    IC  inst|cordicmulti_0|Add109~45|cin
    Info (332115):     16.024      0.000 FF  CELL  inst|cordicmulti_0|Add109~45|cout
    Info (332115):     16.024      0.000 FF    IC  inst|cordicmulti_0|Add109~41|cin
    Info (332115):     16.070      0.046 FF  CELL  inst|cordicmulti_0|Add109~41|cout
    Info (332115):     16.070      0.000 FF    IC  inst|cordicmulti_0|Add109~37|cin
    Info (332115):     16.070      0.000 FF  CELL  inst|cordicmulti_0|Add109~37|cout
    Info (332115):     16.070      0.000 FF    IC  inst|cordicmulti_0|Add109~33|cin
    Info (332115):     16.128      0.058 FF  CELL  inst|cordicmulti_0|Add109~33|cout
    Info (332115):     16.128      0.000 FF    IC  inst|cordicmulti_0|Add109~29|cin
    Info (332115):     16.128      0.000 FF  CELL  inst|cordicmulti_0|Add109~29|cout
    Info (332115):     16.128      0.000 FF    IC  inst|cordicmulti_0|Add109~25|cin
    Info (332115):     16.239      0.111 FF  CELL  inst|cordicmulti_0|Add109~25|cout
    Info (332115):     16.239      0.000 FF    IC  inst|cordicmulti_0|Add109~21|cin
    Info (332115):     16.239      0.000 FF  CELL  inst|cordicmulti_0|Add109~21|cout
    Info (332115):     16.239      0.000 FF    IC  inst|cordicmulti_0|Add109~17|cin
    Info (332115):     16.285      0.046 FF  CELL  inst|cordicmulti_0|Add109~17|cout
    Info (332115):     16.285      0.000 FF    IC  inst|cordicmulti_0|Add109~13|cin
    Info (332115):     16.285      0.000 FF  CELL  inst|cordicmulti_0|Add109~13|cout
    Info (332115):     16.285      0.000 FF    IC  inst|cordicmulti_0|Add109~9|cin
    Info (332115):     16.331      0.046 FF  CELL  inst|cordicmulti_0|Add109~9|cout
    Info (332115):     16.331      0.000 FF    IC  inst|cordicmulti_0|Add109~5|cin
    Info (332115):     16.331      0.000 FF  CELL  inst|cordicmulti_0|Add109~5|cout
    Info (332115):     16.331      0.000 FF    IC  inst|cordicmulti_0|Add109~1|cin
    Info (332115):     16.669      0.338 FF  CELL  inst|cordicmulti_0|Add109~1|sumout
    Info (332115):     17.514      0.845 FF    IC  inst|cordicmulti_0|Add113~13|datab
    Info (332115):     18.473      0.959 FR  CELL  inst|cordicmulti_0|Add113~13|cout
    Info (332115):     18.473      0.000 RR    IC  inst|cordicmulti_0|Add113~81|cin
    Info (332115):     18.473      0.000 RR  CELL  inst|cordicmulti_0|Add113~81|cout
    Info (332115):     18.473      0.000 RR    IC  inst|cordicmulti_0|Add113~77|cin
    Info (332115):     18.520      0.047 RR  CELL  inst|cordicmulti_0|Add113~77|cout
    Info (332115):     18.520      0.000 RR    IC  inst|cordicmulti_0|Add113~105|cin
    Info (332115):     18.520      0.000 RR  CELL  inst|cordicmulti_0|Add113~105|cout
    Info (332115):     18.520      0.000 RR    IC  inst|cordicmulti_0|Add113~101|cin
    Info (332115):     18.567      0.047 RR  CELL  inst|cordicmulti_0|Add113~101|cout
    Info (332115):     18.567      0.000 RR    IC  inst|cordicmulti_0|Add113~97|cin
    Info (332115):     18.567      0.000 RR  CELL  inst|cordicmulti_0|Add113~97|cout
    Info (332115):     18.567      0.000 RR    IC  inst|cordicmulti_0|Add113~93|cin
    Info (332115):     18.614      0.047 RR  CELL  inst|cordicmulti_0|Add113~93|cout
    Info (332115):     18.614      0.000 RR    IC  inst|cordicmulti_0|Add113~85|cin
    Info (332115):     18.614      0.000 RR  CELL  inst|cordicmulti_0|Add113~85|cout
    Info (332115):     18.614      0.000 RR    IC  inst|cordicmulti_0|Add113~89|cin
    Info (332115):     18.674      0.060 RR  CELL  inst|cordicmulti_0|Add113~89|cout
    Info (332115):     18.674      0.000 RR    IC  inst|cordicmulti_0|Add113~57|cin
    Info (332115):     18.674      0.000 RR  CELL  inst|cordicmulti_0|Add113~57|cout
    Info (332115):     18.674      0.000 RR    IC  inst|cordicmulti_0|Add113~61|cin
    Info (332115):     18.767      0.093 RR  CELL  inst|cordicmulti_0|Add113~61|cout
    Info (332115):     18.767      0.000 RR    IC  inst|cordicmulti_0|Add113~69|cin
    Info (332115):     18.767      0.000 RR  CELL  inst|cordicmulti_0|Add113~69|cout
    Info (332115):     18.767      0.000 RR    IC  inst|cordicmulti_0|Add113~65|cin
    Info (332115):     18.814      0.047 RR  CELL  inst|cordicmulti_0|Add113~65|cout
    Info (332115):     18.814      0.000 RR    IC  inst|cordicmulti_0|Add113~73|cin
    Info (332115):     18.814      0.000 RR  CELL  inst|cordicmulti_0|Add113~73|cout
    Info (332115):     18.814      0.000 RR    IC  inst|cordicmulti_0|Add113~29|cin
    Info (332115):     18.861      0.047 RR  CELL  inst|cordicmulti_0|Add113~29|cout
    Info (332115):     18.861      0.000 RR    IC  inst|cordicmulti_0|Add113~25|cin
    Info (332115):     19.014      0.153 RF  CELL  inst|cordicmulti_0|Add113~25|sumout
    Info (332115):     20.229      1.215 FF    IC  inst|cordicmulti_0|Add120~86|datac
    Info (332115):     20.920      0.691 FR  CELL  inst|cordicmulti_0|Add120~86|cout
    Info (332115):     20.920      0.000 RR    IC  inst|cordicmulti_0|Add120~82|cin
    Info (332115):     20.967      0.047 RR  CELL  inst|cordicmulti_0|Add120~82|cout
    Info (332115):     20.967      0.000 RR    IC  inst|cordicmulti_0|Add120~78|cin
    Info (332115):     20.967      0.000 RR  CELL  inst|cordicmulti_0|Add120~78|cout
    Info (332115):     20.967      0.000 RR    IC  inst|cordicmulti_0|Add120~74|cin
    Info (332115):     21.012      0.045 RR  CELL  inst|cordicmulti_0|Add120~74|cout
    Info (332115):     21.012      0.000 RR    IC  inst|cordicmulti_0|Add120~70|cin
    Info (332115):     21.012      0.000 RR  CELL  inst|cordicmulti_0|Add120~70|cout
    Info (332115):     21.012      0.000 RR    IC  inst|cordicmulti_0|Add120~66|cin
    Info (332115):     21.113      0.101 RR  CELL  inst|cordicmulti_0|Add120~66|cout
    Info (332115):     21.113      0.000 RR    IC  inst|cordicmulti_0|Add120~62|cin
    Info (332115):     21.113      0.000 RR  CELL  inst|cordicmulti_0|Add120~62|cout
    Info (332115):     21.113      0.000 RR    IC  inst|cordicmulti_0|Add120~58|cin
    Info (332115):     21.160      0.047 RR  CELL  inst|cordicmulti_0|Add120~58|cout
    Info (332115):     21.160      0.000 RR    IC  inst|cordicmulti_0|Add120~54|cin
    Info (332115):     21.160      0.000 RR  CELL  inst|cordicmulti_0|Add120~54|cout
    Info (332115):     21.160      0.000 RR    IC  inst|cordicmulti_0|Add120~50|cin
    Info (332115):     21.207      0.047 RR  CELL  inst|cordicmulti_0|Add120~50|cout
    Info (332115):     21.207      0.000 RR    IC  inst|cordicmulti_0|Add120~46|cin
    Info (332115):     21.207      0.000 RR  CELL  inst|cordicmulti_0|Add120~46|cout
    Info (332115):     21.207      0.000 RR    IC  inst|cordicmulti_0|Add120~42|cin
    Info (332115):     21.254      0.047 RR  CELL  inst|cordicmulti_0|Add120~42|cout
    Info (332115):     21.254      0.000 RR    IC  inst|cordicmulti_0|Add120~38|cin
    Info (332115):     21.254      0.000 RR  CELL  inst|cordicmulti_0|Add120~38|cout
    Info (332115):     21.254      0.000 RR    IC  inst|cordicmulti_0|Add120~34|cin
    Info (332115):     21.314      0.060 RR  CELL  inst|cordicmulti_0|Add120~34|cout
    Info (332115):     21.314      0.000 RR    IC  inst|cordicmulti_0|Add120~30|cin
    Info (332115):     21.314      0.000 RR  CELL  inst|cordicmulti_0|Add120~30|cout
    Info (332115):     21.314      0.000 RR    IC  inst|cordicmulti_0|Add120~25|cin
    Info (332115):     21.407      0.093 RR  CELL  inst|cordicmulti_0|Add120~25|cout
    Info (332115):     21.407      0.000 RR    IC  inst|cordicmulti_0|Add120~21|cin
    Info (332115):     21.407      0.000 RR  CELL  inst|cordicmulti_0|Add120~21|cout
    Info (332115):     21.407      0.000 RR    IC  inst|cordicmulti_0|Add120~17|cin
    Info (332115):     21.727      0.320 RF  CELL  inst|cordicmulti_0|Add120~17|sumout
    Info (332115):     22.697      0.970 FF    IC  inst|cordicmulti_0|Add123~41|datac
    Info (332115):     23.444      0.747 FR  CELL  inst|cordicmulti_0|Add123~41|cout
    Info (332115):     23.444      0.000 RR    IC  inst|cordicmulti_0|Add123~37|cin
    Info (332115):     23.491      0.047 RR  CELL  inst|cordicmulti_0|Add123~37|cout
    Info (332115):     23.491      0.000 RR    IC  inst|cordicmulti_0|Add123~33|cin
    Info (332115):     23.491      0.000 RR  CELL  inst|cordicmulti_0|Add123~33|cout
    Info (332115):     23.491      0.000 RR    IC  inst|cordicmulti_0|Add123~29|cin
    Info (332115):     23.538      0.047 RR  CELL  inst|cordicmulti_0|Add123~29|cout
    Info (332115):     23.538      0.000 RR    IC  inst|cordicmulti_0|Add123~1|cin
    Info (332115):     23.538      0.000 RR  CELL  inst|cordicmulti_0|Add123~1|cout
    Info (332115):     23.538      0.000 RR    IC  inst|cordicmulti_0|Add123~5|cin
    Info (332115):     23.583      0.045 RR  CELL  inst|cordicmulti_0|Add123~5|cout
    Info (332115):     23.583      0.000 RR    IC  inst|cordicmulti_0|Add123~13|cin
    Info (332115):     23.583      0.000 RR  CELL  inst|cordicmulti_0|Add123~13|cout
    Info (332115):     23.583      0.000 RR    IC  inst|cordicmulti_0|Add123~9|cin
    Info (332115):     23.684      0.101 RR  CELL  inst|cordicmulti_0|Add123~9|cout
    Info (332115):     23.684      0.000 RR    IC  inst|cordicmulti_0|Add123~81|cin
    Info (332115):     23.684      0.000 RR  CELL  inst|cordicmulti_0|Add123~81|cout
    Info (332115):     23.684      0.000 RR    IC  inst|cordicmulti_0|Add123~77|cin
    Info (332115):     23.731      0.047 RR  CELL  inst|cordicmulti_0|Add123~77|cout
    Info (332115):     23.731      0.000 RR    IC  inst|cordicmulti_0|Add123~105|cin
    Info (332115):     23.731      0.000 RR  CELL  inst|cordicmulti_0|Add123~105|cout
    Info (332115):     23.731      0.000 RR    IC  inst|cordicmulti_0|Add123~101|cin
    Info (332115):     23.778      0.047 RR  CELL  inst|cordicmulti_0|Add123~101|cout
    Info (332115):     23.778      0.000 RR    IC  inst|cordicmulti_0|Add123~97|cin
    Info (332115):     23.778      0.000 RR  CELL  inst|cordicmulti_0|Add123~97|cout
    Info (332115):     23.778      0.000 RR    IC  inst|cordicmulti_0|Add123~93|cin
    Info (332115):     23.825      0.047 RR  CELL  inst|cordicmulti_0|Add123~93|cout
    Info (332115):     23.825      0.000 RR    IC  inst|cordicmulti_0|Add123~85|cin
    Info (332115):     23.825      0.000 RR  CELL  inst|cordicmulti_0|Add123~85|cout
    Info (332115):     23.825      0.000 RR    IC  inst|cordicmulti_0|Add123~89|cin
    Info (332115):     23.885      0.060 RR  CELL  inst|cordicmulti_0|Add123~89|cout
    Info (332115):     23.885      0.000 RR    IC  inst|cordicmulti_0|Add123~53|cin
    Info (332115):     23.885      0.000 RR  CELL  inst|cordicmulti_0|Add123~53|cout
    Info (332115):     23.885      0.000 RR    IC  inst|cordicmulti_0|Add123~57|cin
    Info (332115):     23.978      0.093 RR  CELL  inst|cordicmulti_0|Add123~57|cout
    Info (332115):     23.978      0.000 RR    IC  inst|cordicmulti_0|Add123~65|cin
    Info (332115):     23.978      0.000 RR  CELL  inst|cordicmulti_0|Add123~65|cout
    Info (332115):     23.978      0.000 RR    IC  inst|cordicmulti_0|Add123~61|cin
    Info (332115):     24.025      0.047 RR  CELL  inst|cordicmulti_0|Add123~61|cout
    Info (332115):     24.025      0.000 RR    IC  inst|cordicmulti_0|Add123~69|cin
    Info (332115):     24.025      0.000 RR  CELL  inst|cordicmulti_0|Add123~69|cout
    Info (332115):     24.025      0.000 RR    IC  inst|cordicmulti_0|Add123~25|cin
    Info (332115):     24.072      0.047 RR  CELL  inst|cordicmulti_0|Add123~25|cout
    Info (332115):     24.072      0.000 RR    IC  inst|cordicmulti_0|Add123~21|cin
    Info (332115):     24.072      0.000 RR  CELL  inst|cordicmulti_0|Add123~21|cout
    Info (332115):     24.072      0.000 RR    IC  inst|cordicmulti_0|Add123~17|cin
    Info (332115):     24.392      0.320 RR  CELL  inst|cordicmulti_0|Add123~17|sumout
    Info (332115):     24.392      0.000 RR    IC  inst|cordicmulti_0|x[21][25]|d
    Info (332115):     24.615      0.223 RR  CELL  first_nios2_system:inst|CORDIC:cordicmulti_0|x[21][25]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.128      6.128  R        clock network delay
    Info (332115):     27.146      1.018           clock pessimism removed
    Info (332115):     27.046     -0.100           clock uncertainty
    Info (332115):     27.046      0.000     uTsu  first_nios2_system:inst|CORDIC:cordicmulti_0|x[21][25]
    Info (332115): 
    Info (332115): Data Arrival Time  :    24.615
    Info (332115): Data Required Time :    27.046
    Info (332115): Slack              :     2.431 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 23.440 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_internal_jtag~FF_13
    Info (332115): To Node      : altera_reserved_tdo
    Info (332115): Launch Clock : altera_reserved_tck (INVERTED)
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           launch edge time
    Info (332115):     52.529      2.529  F        clock network delay
    Info (332115):     52.529      0.000     uTco  altera_internal_jtag~FF_13
    Info (332115):     53.456      0.927 RR  CELL  altera_internal_jtag|tdo
    Info (332115):     53.456      0.000 RR    IC  altera_reserved_tdo~output|i
    Info (332115):     56.250      2.794 RR  CELL  altera_reserved_tdo~output|o
    Info (332115):     56.250      0.000 RR  CELL  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.000      0.000  R        clock network delay
    Info (332115):     99.690     -0.310           clock uncertainty
    Info (332115):     79.690    -20.000  R  oExt  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :    56.250
    Info (332115): Data Required Time :    79.690
    Info (332115): Slack              :    23.440 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.110
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.110 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[19]
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[18]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.125      2.125  R        clock network delay
    Info (332115):      2.125      0.000     uTco  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[19]
    Info (332115):      2.125      0.000 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[19]|q
    Info (332115):      2.313      0.188 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~26|dataf
    Info (332115):      2.359      0.046 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~26|combout
    Info (332115):      2.359      0.000 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[18]|d
    Info (332115):      2.417      0.058 FF  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[18]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.458      2.458  R        clock network delay
    Info (332115):      2.307     -0.151           clock pessimism removed
    Info (332115):      2.307      0.000           clock uncertainty
    Info (332115):      2.307      0.000      uTh  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[18]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.417
    Info (332115): Data Required Time :     2.307
    Info (332115): Slack              :     0.110 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.213
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.213 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|E_pc[7]
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|M_pc_plus_one[7]~DUPLICATE
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.075      6.075  R        clock network delay
    Info (332115):      6.075      0.000     uTco  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|E_pc[7]
    Info (332115):      6.075      0.000 FF  CELL  inst|cpu|cpu|E_pc[7]|q
    Info (332115):      6.242      0.167 FF    IC  inst|cpu|cpu|Add7~73|dataf
    Info (332115):      6.310      0.068 FF  CELL  inst|cpu|cpu|Add7~73|sumout
    Info (332115):      6.310      0.000 FF    IC  inst|cpu|cpu|M_pc_plus_one[7]~DUPLICATE|d
    Info (332115):      6.369      0.059 FF  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|M_pc_plus_one[7]~DUPLICATE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      7.194      7.194  R        clock network delay
    Info (332115):      6.156     -1.038           clock pessimism removed
    Info (332115):      6.156      0.000           clock uncertainty
    Info (332115):      6.156      0.000      uTh  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|M_pc_plus_one[7]~DUPLICATE
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.369
    Info (332115): Data Required Time :     6.156
    Info (332115): Slack              :     0.213 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.467
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 13.467 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_mult_cell:the_first_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      7.234      7.234  R        clock network delay
    Info (332115):      7.234      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      7.234      0.000 FF  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      9.693      2.459 FF    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|datae
    Info (332115):      9.885      0.192 FF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|combout
    Info (332115):     12.243      2.358 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_mult_cell|the_altmult_add_p4|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac|aclr[1]
    Info (332115):     13.526      1.283 FR  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_mult_cell:the_first_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.420      6.420  R        clock network delay
    Info (332115):     27.093      0.673           clock pessimism removed
    Info (332115):     26.993     -0.100           clock uncertainty
    Info (332115):     26.993      0.000     uTsu  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_mult_cell:the_first_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p4|altera_mult_add_1lu2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :    13.526
    Info (332115): Data Required Time :    26.993
    Info (332115): Slack              :    13.467 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.949
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 47.949 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.922      1.922  R        clock network delay
    Info (332115):      1.922      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      1.922      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      3.775      1.853 FF    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate|clrn
    Info (332115):      4.234      0.459 FR  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     52.453      2.453  F        clock network delay
    Info (332115):     52.493      0.040           clock pessimism removed
    Info (332115):     52.183     -0.310           clock uncertainty
    Info (332115):     52.183      0.000     uTsu  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.234
    Info (332115): Data Required Time :    52.183
    Info (332115): Slack              :    47.949 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.704
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.704 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.918      1.918  R        clock network delay
    Info (332115):      1.918      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115):      1.918      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]|q
    Info (332115):      2.496      0.578 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg|clrn
    Info (332115):      2.893      0.397 FF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.229      2.229  R        clock network delay
    Info (332115):      2.189     -0.040           clock pessimism removed
    Info (332115):      2.189      0.000           clock uncertainty
    Info (332115):      2.189      0.000      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.893
    Info (332115): Data Required Time :     2.189
    Info (332115): Slack              :     0.704 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.867
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.867 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.123      6.123  R        clock network delay
    Info (332115):      6.123      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      6.123      0.000 RR  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      8.065      1.942 RR    IC  inst|sdram|za_data[1]|clrn
    Info (332115):      8.360      0.295 RF  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      8.166      8.166  R        clock network delay
    Info (332115):      7.493     -0.673           clock pessimism removed
    Info (332115):      7.493      0.000           clock uncertainty
    Info (332115):      7.493      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.360
    Info (332115): Data Required Time :     7.493
    Info (332115): Slack              :     0.867 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 10.033
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.033               0.000 sopc_clk 
    Info (332119):    25.357               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.029
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.029               0.000 altera_reserved_tck 
    Info (332119):     0.137               0.000 sopc_clk 
Info (332146): Worst-case recovery slack is 15.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.337               0.000 sopc_clk 
    Info (332119):    48.987               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.377
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.377               0.000 altera_reserved_tck 
    Info (332119):     0.641               0.000 sopc_clk 
Info (332146): Worst-case minimum pulse width slack is 8.500
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.500               0.000 sopc_clk 
    Info (332119):    48.812               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
    Info (332114): Worst Case Available Settling Time: 19.396 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.033
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 10.033 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|CORDIC:cordicmulti_0|x[7][8]
    Info (332115): To Node      : first_nios2_system:inst|CORDIC:cordicmulti_0|x[14][26]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.920      3.920  R        clock network delay
    Info (332115):      3.920      0.000     uTco  first_nios2_system:inst|CORDIC:cordicmulti_0|x[7][8]
    Info (332115):      3.920      0.000 FF  CELL  inst|cordicmulti_0|x[7][8]|q
    Info (332115):      4.829      0.909 FF    IC  inst|cordicmulti_0|Add45~101|datac
    Info (332115):      5.142      0.313 FR  CELL  inst|cordicmulti_0|Add45~101|cout
    Info (332115):      5.142      0.000 RR    IC  inst|cordicmulti_0|Add45~97|cin
    Info (332115):      5.142      0.000 RR  CELL  inst|cordicmulti_0|Add45~97|cout
    Info (332115):      5.142      0.000 RR    IC  inst|cordicmulti_0|Add45~93|cin
    Info (332115):      5.168      0.026 RR  CELL  inst|cordicmulti_0|Add45~93|cout
    Info (332115):      5.168      0.000 RR    IC  inst|cordicmulti_0|Add45~89|cin
    Info (332115):      5.168      0.000 RR  CELL  inst|cordicmulti_0|Add45~89|cout
    Info (332115):      5.168      0.000 RR    IC  inst|cordicmulti_0|Add45~85|cin
    Info (332115):      5.194      0.026 RR  CELL  inst|cordicmulti_0|Add45~85|cout
    Info (332115):      5.194      0.000 RR    IC  inst|cordicmulti_0|Add45~81|cin
    Info (332115):      5.194      0.000 RR  CELL  inst|cordicmulti_0|Add45~81|cout
    Info (332115):      5.194      0.000 RR    IC  inst|cordicmulti_0|Add45~77|cin
    Info (332115):      5.218      0.024 RR  CELL  inst|cordicmulti_0|Add45~77|cout
    Info (332115):      5.218      0.000 RR    IC  inst|cordicmulti_0|Add45~73|cin
    Info (332115):      5.218      0.000 RR  CELL  inst|cordicmulti_0|Add45~73|cout
    Info (332115):      5.218      0.000 RR    IC  inst|cordicmulti_0|Add45~69|cin
    Info (332115):      5.278      0.060 RR  CELL  inst|cordicmulti_0|Add45~69|cout
    Info (332115):      5.278      0.000 RR    IC  inst|cordicmulti_0|Add45~65|cin
    Info (332115):      5.278      0.000 RR  CELL  inst|cordicmulti_0|Add45~65|cout
    Info (332115):      5.278      0.000 RR    IC  inst|cordicmulti_0|Add45~61|cin
    Info (332115):      5.304      0.026 RR  CELL  inst|cordicmulti_0|Add45~61|cout
    Info (332115):      5.304      0.000 RR    IC  inst|cordicmulti_0|Add45~57|cin
    Info (332115):      5.304      0.000 RR  CELL  inst|cordicmulti_0|Add45~57|cout
    Info (332115):      5.304      0.000 RR    IC  inst|cordicmulti_0|Add45~53|cin
    Info (332115):      5.330      0.026 RR  CELL  inst|cordicmulti_0|Add45~53|cout
    Info (332115):      5.330      0.000 RR    IC  inst|cordicmulti_0|Add45~49|cin
    Info (332115):      5.330      0.000 RR  CELL  inst|cordicmulti_0|Add45~49|cout
    Info (332115):      5.330      0.000 RR    IC  inst|cordicmulti_0|Add45~45|cin
    Info (332115):      5.356      0.026 RR  CELL  inst|cordicmulti_0|Add45~45|cout
    Info (332115):      5.356      0.000 RR    IC  inst|cordicmulti_0|Add45~41|cin
    Info (332115):      5.356      0.000 RR  CELL  inst|cordicmulti_0|Add45~41|cout
    Info (332115):      5.356      0.000 RR    IC  inst|cordicmulti_0|Add45~37|cin
    Info (332115):      5.389      0.033 RR  CELL  inst|cordicmulti_0|Add45~37|cout
    Info (332115):      5.389      0.000 RR    IC  inst|cordicmulti_0|Add45~33|cin
    Info (332115):      5.389      0.000 RR  CELL  inst|cordicmulti_0|Add45~33|cout
    Info (332115):      5.389      0.000 RR    IC  inst|cordicmulti_0|Add45~29|cin
    Info (332115):      5.439      0.050 RR  CELL  inst|cordicmulti_0|Add45~29|cout
    Info (332115):      5.439      0.000 RR    IC  inst|cordicmulti_0|Add45~25|cin
    Info (332115):      5.439      0.000 RR  CELL  inst|cordicmulti_0|Add45~25|cout
    Info (332115):      5.439      0.000 RR    IC  inst|cordicmulti_0|Add45~21|cin
    Info (332115):      5.465      0.026 RR  CELL  inst|cordicmulti_0|Add45~21|cout
    Info (332115):      5.465      0.000 RR    IC  inst|cordicmulti_0|Add45~17|cin
    Info (332115):      5.465      0.000 RR  CELL  inst|cordicmulti_0|Add45~17|cout
    Info (332115):      5.465      0.000 RR    IC  inst|cordicmulti_0|Add45~13|cin
    Info (332115):      5.491      0.026 RR  CELL  inst|cordicmulti_0|Add45~13|cout
    Info (332115):      5.491      0.000 RR    IC  inst|cordicmulti_0|Add45~9|cin
    Info (332115):      5.634      0.143 RF  CELL  inst|cordicmulti_0|Add45~9|sumout
    Info (332115):      6.461      0.827 FF    IC  inst|cordicmulti_0|Add53~85|datac
    Info (332115):      6.769      0.308 FR  CELL  inst|cordicmulti_0|Add53~85|cout
    Info (332115):      6.769      0.000 RR    IC  inst|cordicmulti_0|Add53~89|cin
    Info (332115):      6.802      0.033 RR  CELL  inst|cordicmulti_0|Add53~89|cout
    Info (332115):      6.802      0.000 RR    IC  inst|cordicmulti_0|Add53~73|cin
    Info (332115):      6.802      0.000 RR  CELL  inst|cordicmulti_0|Add53~73|cout
    Info (332115):      6.802      0.000 RR    IC  inst|cordicmulti_0|Add53~65|cin
    Info (332115):      6.959      0.157 RF  CELL  inst|cordicmulti_0|Add53~65|sumout
    Info (332115):      7.948      0.989 FF    IC  inst|cordicmulti_0|Add57~65|datad
    Info (332115):      8.224      0.276 FR  CELL  inst|cordicmulti_0|Add57~65|cout
    Info (332115):      8.224      0.000 RR    IC  inst|cordicmulti_0|Add57~61|cin
    Info (332115):      8.250      0.026 RR  CELL  inst|cordicmulti_0|Add57~61|cout
    Info (332115):      8.250      0.000 RR    IC  inst|cordicmulti_0|Add57~57|cin
    Info (332115):      8.250      0.000 RR  CELL  inst|cordicmulti_0|Add57~57|cout
    Info (332115):      8.250      0.000 RR    IC  inst|cordicmulti_0|Add57~53|cin
    Info (332115):      8.276      0.026 RR  CELL  inst|cordicmulti_0|Add57~53|cout
    Info (332115):      8.276      0.000 RR    IC  inst|cordicmulti_0|Add57~49|cin
    Info (332115):      8.276      0.000 RR  CELL  inst|cordicmulti_0|Add57~49|cout
    Info (332115):      8.276      0.000 RR    IC  inst|cordicmulti_0|Add57~45|cin
    Info (332115):      8.302      0.026 RR  CELL  inst|cordicmulti_0|Add57~45|cout
    Info (332115):      8.302      0.000 RR    IC  inst|cordicmulti_0|Add57~41|cin
    Info (332115):      8.302      0.000 RR  CELL  inst|cordicmulti_0|Add57~41|cout
    Info (332115):      8.302      0.000 RR    IC  inst|cordicmulti_0|Add57~37|cin
    Info (332115):      8.335      0.033 RR  CELL  inst|cordicmulti_0|Add57~37|cout
    Info (332115):      8.335      0.000 RR    IC  inst|cordicmulti_0|Add57~33|cin
    Info (332115):      8.478      0.143 RF  CELL  inst|cordicmulti_0|Add57~33|sumout
    Info (332115):      9.025      0.547 FF    IC  inst|cordicmulti_0|Add65~17|datac
    Info (332115):      9.331      0.306 FR  CELL  inst|cordicmulti_0|Add65~17|cout
    Info (332115):      9.331      0.000 RR    IC  inst|cordicmulti_0|Add65~13|cin
    Info (332115):      9.537      0.206 RF  CELL  inst|cordicmulti_0|Add65~13|sumout
    Info (332115):     10.266      0.729 FF    IC  inst|cordicmulti_0|Add71~13|datac
    Info (332115):     10.574      0.308 FF  CELL  inst|cordicmulti_0|Add71~13|cout
    Info (332115):     10.574      0.000 FF    IC  inst|cordicmulti_0|Add71~81|cin
    Info (332115):     10.574      0.000 FF  CELL  inst|cordicmulti_0|Add71~81|cout
    Info (332115):     10.574      0.000 FF    IC  inst|cordicmulti_0|Add71~77|cin
    Info (332115):     10.596      0.022 FF  CELL  inst|cordicmulti_0|Add71~77|cout
    Info (332115):     10.596      0.000 FF    IC  inst|cordicmulti_0|Add71~105|cin
    Info (332115):     10.596      0.000 FF  CELL  inst|cordicmulti_0|Add71~105|cout
    Info (332115):     10.596      0.000 FF    IC  inst|cordicmulti_0|Add71~101|cin
    Info (332115):     10.618      0.022 FF  CELL  inst|cordicmulti_0|Add71~101|cout
    Info (332115):     10.618      0.000 FF    IC  inst|cordicmulti_0|Add71~97|cin
    Info (332115):     10.618      0.000 FF  CELL  inst|cordicmulti_0|Add71~97|cout
    Info (332115):     10.618      0.000 FF    IC  inst|cordicmulti_0|Add71~93|cin
    Info (332115):     10.640      0.022 FF  CELL  inst|cordicmulti_0|Add71~93|cout
    Info (332115):     10.640      0.000 FF    IC  inst|cordicmulti_0|Add71~85|cin
    Info (332115):     10.640      0.000 FF  CELL  inst|cordicmulti_0|Add71~85|cout
    Info (332115):     10.640      0.000 FF    IC  inst|cordicmulti_0|Add71~89|cin
    Info (332115):     10.668      0.028 FF  CELL  inst|cordicmulti_0|Add71~89|cout
    Info (332115):     10.668      0.000 FF    IC  inst|cordicmulti_0|Add71~57|cin
    Info (332115):     10.668      0.000 FF  CELL  inst|cordicmulti_0|Add71~57|cout
    Info (332115):     10.668      0.000 FF    IC  inst|cordicmulti_0|Add71~61|cin
    Info (332115):     10.721      0.053 FF  CELL  inst|cordicmulti_0|Add71~61|cout
    Info (332115):     10.721      0.000 FF    IC  inst|cordicmulti_0|Add71~69|cin
    Info (332115):     10.864      0.143 FF  CELL  inst|cordicmulti_0|Add71~69|sumout
    Info (332115):     11.493      0.629 FF    IC  inst|cordicmulti_0|Add75~73|datad
    Info (332115):     11.767      0.274 FR  CELL  inst|cordicmulti_0|Add75~73|cout
    Info (332115):     11.767      0.000 RR    IC  inst|cordicmulti_0|Add75~69|cin
    Info (332115):     11.827      0.060 RR  CELL  inst|cordicmulti_0|Add75~69|cout
    Info (332115):     11.827      0.000 RR    IC  inst|cordicmulti_0|Add75~65|cin
    Info (332115):     11.827      0.000 RR  CELL  inst|cordicmulti_0|Add75~65|cout
    Info (332115):     11.827      0.000 RR    IC  inst|cordicmulti_0|Add75~61|cin
    Info (332115):     11.853      0.026 RR  CELL  inst|cordicmulti_0|Add75~61|cout
    Info (332115):     11.853      0.000 RR    IC  inst|cordicmulti_0|Add75~57|cin
    Info (332115):     11.853      0.000 RR  CELL  inst|cordicmulti_0|Add75~57|cout
    Info (332115):     11.853      0.000 RR    IC  inst|cordicmulti_0|Add75~53|cin
    Info (332115):     11.879      0.026 RR  CELL  inst|cordicmulti_0|Add75~53|cout
    Info (332115):     11.879      0.000 RR    IC  inst|cordicmulti_0|Add75~49|cin
    Info (332115):     11.879      0.000 RR  CELL  inst|cordicmulti_0|Add75~49|cout
    Info (332115):     11.879      0.000 RR    IC  inst|cordicmulti_0|Add75~45|cin
    Info (332115):     11.905      0.026 RR  CELL  inst|cordicmulti_0|Add75~45|cout
    Info (332115):     11.905      0.000 RR    IC  inst|cordicmulti_0|Add75~41|cin
    Info (332115):     11.905      0.000 RR  CELL  inst|cordicmulti_0|Add75~41|cout
    Info (332115):     11.905      0.000 RR    IC  inst|cordicmulti_0|Add75~37|cin
    Info (332115):     11.938      0.033 RR  CELL  inst|cordicmulti_0|Add75~37|cout
    Info (332115):     11.938      0.000 RR    IC  inst|cordicmulti_0|Add75~33|cin
    Info (332115):     12.081      0.143 RF  CELL  inst|cordicmulti_0|Add75~33|sumout
    Info (332115):     12.699      0.618 FF    IC  inst|cordicmulti_0|Add83~33|datac
    Info (332115):     13.012      0.313 FR  CELL  inst|cordicmulti_0|Add83~33|cout
    Info (332115):     13.012      0.000 RR    IC  inst|cordicmulti_0|Add83~5|cin
    Info (332115):     13.012      0.000 RR  CELL  inst|cordicmulti_0|Add83~5|cout
    Info (332115):     13.012      0.000 RR    IC  inst|cordicmulti_0|Add83~9|cin
    Info (332115):     13.036      0.024 RR  CELL  inst|cordicmulti_0|Add83~9|cout
    Info (332115):     13.036      0.000 RR    IC  inst|cordicmulti_0|Add83~17|cin
    Info (332115):     13.036      0.000 RR  CELL  inst|cordicmulti_0|Add83~17|cout
    Info (332115):     13.036      0.000 RR    IC  inst|cordicmulti_0|Add83~13|cin
    Info (332115):     13.096      0.060 RR  CELL  inst|cordicmulti_0|Add83~13|cout
    Info (332115):     13.096      0.000 RR    IC  inst|cordicmulti_0|Add83~81|cin
    Info (332115):     13.096      0.000 RR  CELL  inst|cordicmulti_0|Add83~81|cout
    Info (332115):     13.096      0.000 RR    IC  inst|cordicmulti_0|Add83~77|cin
    Info (332115):     13.122      0.026 RR  CELL  inst|cordicmulti_0|Add83~77|cout
    Info (332115):     13.122      0.000 RR    IC  inst|cordicmulti_0|Add83~105|cin
    Info (332115):     13.122      0.000 RR  CELL  inst|cordicmulti_0|Add83~105|cout
    Info (332115):     13.122      0.000 RR    IC  inst|cordicmulti_0|Add83~101|cin
    Info (332115):     13.148      0.026 RR  CELL  inst|cordicmulti_0|Add83~101|cout
    Info (332115):     13.148      0.000 RR    IC  inst|cordicmulti_0|Add83~97|cin
    Info (332115):     13.148      0.000 RR  CELL  inst|cordicmulti_0|Add83~97|cout
    Info (332115):     13.148      0.000 RR    IC  inst|cordicmulti_0|Add83~93|cin
    Info (332115):     13.174      0.026 RR  CELL  inst|cordicmulti_0|Add83~93|cout
    Info (332115):     13.174      0.000 RR    IC  inst|cordicmulti_0|Add83~85|cin
    Info (332115):     13.174      0.000 RR  CELL  inst|cordicmulti_0|Add83~85|cout
    Info (332115):     13.174      0.000 RR    IC  inst|cordicmulti_0|Add83~89|cin
    Info (332115):     13.207      0.033 RR  CELL  inst|cordicmulti_0|Add83~89|cout
    Info (332115):     13.207      0.000 RR    IC  inst|cordicmulti_0|Add83~57|cin
    Info (332115):     13.207      0.000 RR  CELL  inst|cordicmulti_0|Add83~57|cout
    Info (332115):     13.207      0.000 RR    IC  inst|cordicmulti_0|Add83~61|cin
    Info (332115):     13.257      0.050 RR  CELL  inst|cordicmulti_0|Add83~61|cout
    Info (332115):     13.257      0.000 RR    IC  inst|cordicmulti_0|Add83~69|cin
    Info (332115):     13.257      0.000 RR  CELL  inst|cordicmulti_0|Add83~69|cout
    Info (332115):     13.257      0.000 RR    IC  inst|cordicmulti_0|Add83~65|cin
    Info (332115):     13.283      0.026 RR  CELL  inst|cordicmulti_0|Add83~65|cout
    Info (332115):     13.283      0.000 RR    IC  inst|cordicmulti_0|Add83~73|cin
    Info (332115):     13.283      0.000 RR  CELL  inst|cordicmulti_0|Add83~73|cout
    Info (332115):     13.283      0.000 RR    IC  inst|cordicmulti_0|Add83~29|cin
    Info (332115):     13.309      0.026 RR  CELL  inst|cordicmulti_0|Add83~29|cout
    Info (332115):     13.309      0.000 RR    IC  inst|cordicmulti_0|Add83~25|cin
    Info (332115):     13.309      0.000 RR  CELL  inst|cordicmulti_0|Add83~25|cout
    Info (332115):     13.309      0.000 RR    IC  inst|cordicmulti_0|Add83~21|cin
    Info (332115):     13.335      0.026 RR  CELL  inst|cordicmulti_0|Add83~21|cout
    Info (332115):     13.335      0.000 RR    IC  inst|cordicmulti_0|Add83~1|cin
    Info (332115):     13.478      0.143 RF  CELL  inst|cordicmulti_0|Add83~1|sumout
    Info (332115):     13.478      0.000 FF    IC  inst|cordicmulti_0|x[14][26]|d
    Info (332115):     13.611      0.133 FF  CELL  first_nios2_system:inst|CORDIC:cordicmulti_0|x[14][26]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.347      3.347  R        clock network delay
    Info (332115):     23.744      0.397           clock pessimism removed
    Info (332115):     23.644     -0.100           clock uncertainty
    Info (332115):     23.644      0.000     uTsu  first_nios2_system:inst|CORDIC:cordicmulti_0|x[14][26]
    Info (332115): 
    Info (332115): Data Arrival Time  :    13.611
    Info (332115): Data Required Time :    23.644
    Info (332115): Slack              :    10.033 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.357
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 25.357 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_internal_jtag~FF_13
    Info (332115): To Node      : altera_reserved_tdo
    Info (332115): Launch Clock : altera_reserved_tck (INVERTED)
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           launch edge time
    Info (332115):     51.719      1.719  F        clock network delay
    Info (332115):     51.719      0.000     uTco  altera_internal_jtag~FF_13
    Info (332115):     52.145      0.426 FF  CELL  altera_internal_jtag|tdo
    Info (332115):     52.145      0.000 FF    IC  altera_reserved_tdo~output|i
    Info (332115):     54.333      2.188 FF  CELL  altera_reserved_tdo~output|o
    Info (332115):     54.333      0.000 FF  CELL  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.000      0.000  R        clock network delay
    Info (332115):     99.690     -0.310           clock uncertainty
    Info (332115):     79.690    -20.000  F  oExt  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :    54.333
    Info (332115): Data Required Time :    79.690
    Info (332115): Slack              :    25.357 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.029
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.029 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[31]
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[30]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.113      1.113  R        clock network delay
    Info (332115):      1.113      0.000     uTco  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[31]
    Info (332115):      1.113      0.000 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[31]|q
    Info (332115):      1.234      0.121 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~35|dataf
    Info (332115):      1.259      0.025 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~35|combout
    Info (332115):      1.259      0.000 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[30]|d
    Info (332115):      1.285      0.026 FF  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[30]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.346      1.346  R        clock network delay
    Info (332115):      1.256     -0.090           clock pessimism removed
    Info (332115):      1.256      0.000           clock uncertainty
    Info (332115):      1.256      0.000      uTh  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[30]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.285
    Info (332115): Data Required Time :     1.256
    Info (332115): Slack              :     0.029 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.137
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.137 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|E_pc[7]
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|M_pc_plus_one[7]~DUPLICATE
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.319      3.319  R        clock network delay
    Info (332115):      3.319      0.000     uTco  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|E_pc[7]
    Info (332115):      3.319      0.000 FF  CELL  inst|cpu|cpu|E_pc[7]|q
    Info (332115):      3.429      0.110 FF    IC  inst|cpu|cpu|Add7~73|dataf
    Info (332115):      3.462      0.033 FR  CELL  inst|cpu|cpu|Add7~73|sumout
    Info (332115):      3.462      0.000 RR    IC  inst|cpu|cpu|M_pc_plus_one[7]~DUPLICATE|d
    Info (332115):      3.491      0.029 RR  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|M_pc_plus_one[7]~DUPLICATE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.943      3.943  R        clock network delay
    Info (332115):      3.354     -0.589           clock pessimism removed
    Info (332115):      3.354      0.000           clock uncertainty
    Info (332115):      3.354      0.000      uTh  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|M_pc_plus_one[7]~DUPLICATE
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.491
    Info (332115): Data Required Time :     3.354
    Info (332115): Slack              :     0.137 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.337
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.337 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|M_br_cond_taken_history[5]~DUPLICATE
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.963      3.963  R        clock network delay
    Info (332115):      3.963      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      3.963      0.000 FF  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      5.885      1.922 FF    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|datae
    Info (332115):      5.974      0.089 FF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|combout
    Info (332115):      8.059      2.085 FF    IC  inst|cpu|cpu|M_br_cond_taken_history[5]~DUPLICATE|clrn
    Info (332115):      8.290      0.231 FR  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|M_br_cond_taken_history[5]~DUPLICATE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.330      3.330  R        clock network delay
    Info (332115):     23.727      0.397           clock pessimism removed
    Info (332115):     23.627     -0.100           clock uncertainty
    Info (332115):     23.627      0.000     uTsu  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|M_br_cond_taken_history[5]~DUPLICATE
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.290
    Info (332115): Data Required Time :    23.627
    Info (332115): Slack              :    15.337 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.987
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.987 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.970      0.970  R        clock network delay
    Info (332115):      0.970      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      0.970      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      2.295      1.325 FF    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate|clrn
    Info (332115):      2.526      0.231 FR  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     51.805      1.805  F        clock network delay
    Info (332115):     51.823      0.018           clock pessimism removed
    Info (332115):     51.513     -0.310           clock uncertainty
    Info (332115):     51.513      0.000     uTsu  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.526
    Info (332115): Data Required Time :    51.513
    Info (332115): Slack              :    48.987 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.377
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.377 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.794      0.794  R        clock network delay
    Info (332115):      0.794      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      0.794      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      1.437      0.643 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]|clrn
    Info (332115):      1.647      0.210 RF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.288      1.288  R        clock network delay
    Info (332115):      1.270     -0.018           clock pessimism removed
    Info (332115):      1.270      0.000           clock uncertainty
    Info (332115):      1.270      0.000      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.647
    Info (332115): Data Required Time :     1.270
    Info (332115): Slack              :     0.377 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.641
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.641 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|r_val
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.342      3.342  R        clock network delay
    Info (332115):      3.342      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      3.342      0.000 RR  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      3.823      0.481 RR    IC  inst|jtag_uart|r_val|clrn
    Info (332115):      4.033      0.210 RF  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|r_val
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.972      3.972  R        clock network delay
    Info (332115):      3.392     -0.580           clock pessimism removed
    Info (332115):      3.392      0.000           clock uncertainty
    Info (332115):      3.392      0.000      uTh  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|r_val
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.033
    Info (332115): Data Required Time :     3.392
    Info (332115): Slack              :     0.641 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 10.622
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.622               0.000 sopc_clk 
    Info (332119):    25.535               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.013
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.013               0.000 altera_reserved_tck 
    Info (332119):     0.126               0.000 sopc_clk 
Info (332146): Worst-case recovery slack is 15.916
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.916               0.000 sopc_clk 
    Info (332119):    49.205               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.322
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.322               0.000 altera_reserved_tck 
    Info (332119):     0.572               0.000 sopc_clk 
Info (332146): Worst-case minimum pulse width slack is 8.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.453               0.000 sopc_clk 
    Info (332119):    48.792               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
    Info (332114): Worst Case Available Settling Time: 19.430 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.622
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 10.622 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|CORDIC:cordicmulti_0|z[0][4]
    Info (332115): To Node      : first_nios2_system:inst|CORDIC:cordicmulti_0|z[7][26]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.815      3.815  R        clock network delay
    Info (332115):      3.815      0.000     uTco  first_nios2_system:inst|CORDIC:cordicmulti_0|z[0][4]
    Info (332115):      3.815      0.000 RR  CELL  inst|cordicmulti_0|z[0][4]|q
    Info (332115):      3.938      0.123 RR    IC  inst|cordicmulti_0|Add4~89|datac
    Info (332115):      4.263      0.325 RR  CELL  inst|cordicmulti_0|Add4~89|cout
    Info (332115):      4.263      0.000 RR    IC  inst|cordicmulti_0|Add4~85|cin
    Info (332115):      4.263      0.000 RR  CELL  inst|cordicmulti_0|Add4~85|cout
    Info (332115):      4.263      0.000 RR    IC  inst|cordicmulti_0|Add4~81|cin
    Info (332115):      4.290      0.027 RR  CELL  inst|cordicmulti_0|Add4~81|cout
    Info (332115):      4.290      0.000 RR    IC  inst|cordicmulti_0|Add4~77|cin
    Info (332115):      4.290      0.000 RR  CELL  inst|cordicmulti_0|Add4~77|cout
    Info (332115):      4.290      0.000 RR    IC  inst|cordicmulti_0|Add4~73|cin
    Info (332115):      4.317      0.027 RR  CELL  inst|cordicmulti_0|Add4~73|cout
    Info (332115):      4.317      0.000 RR    IC  inst|cordicmulti_0|Add4~69|cin
    Info (332115):      4.317      0.000 RR  CELL  inst|cordicmulti_0|Add4~69|cout
    Info (332115):      4.317      0.000 RR    IC  inst|cordicmulti_0|Add4~65|cin
    Info (332115):      4.342      0.025 RR  CELL  inst|cordicmulti_0|Add4~65|cout
    Info (332115):      4.342      0.000 RR    IC  inst|cordicmulti_0|Add4~61|cin
    Info (332115):      4.342      0.000 RR  CELL  inst|cordicmulti_0|Add4~61|cout
    Info (332115):      4.342      0.000 RR    IC  inst|cordicmulti_0|Add4~57|cin
    Info (332115):      4.398      0.056 RR  CELL  inst|cordicmulti_0|Add4~57|cout
    Info (332115):      4.398      0.000 RR    IC  inst|cordicmulti_0|Add4~53|cin
    Info (332115):      4.398      0.000 RR  CELL  inst|cordicmulti_0|Add4~53|cout
    Info (332115):      4.398      0.000 RR    IC  inst|cordicmulti_0|Add4~49|cin
    Info (332115):      4.425      0.027 RR  CELL  inst|cordicmulti_0|Add4~49|cout
    Info (332115):      4.425      0.000 RR    IC  inst|cordicmulti_0|Add4~45|cin
    Info (332115):      4.425      0.000 RR  CELL  inst|cordicmulti_0|Add4~45|cout
    Info (332115):      4.425      0.000 RR    IC  inst|cordicmulti_0|Add4~41|cin
    Info (332115):      4.452      0.027 RR  CELL  inst|cordicmulti_0|Add4~41|cout
    Info (332115):      4.452      0.000 RR    IC  inst|cordicmulti_0|Add4~37|cin
    Info (332115):      4.452      0.000 RR  CELL  inst|cordicmulti_0|Add4~37|cout
    Info (332115):      4.452      0.000 RR    IC  inst|cordicmulti_0|Add4~33|cin
    Info (332115):      4.479      0.027 RR  CELL  inst|cordicmulti_0|Add4~33|cout
    Info (332115):      4.479      0.000 RR    IC  inst|cordicmulti_0|Add4~29|cin
    Info (332115):      4.479      0.000 RR  CELL  inst|cordicmulti_0|Add4~29|cout
    Info (332115):      4.479      0.000 RR    IC  inst|cordicmulti_0|Add4~25|cin
    Info (332115):      4.513      0.034 RR  CELL  inst|cordicmulti_0|Add4~25|cout
    Info (332115):      4.513      0.000 RR    IC  inst|cordicmulti_0|Add4~21|cin
    Info (332115):      4.513      0.000 RR  CELL  inst|cordicmulti_0|Add4~21|cout
    Info (332115):      4.513      0.000 RR    IC  inst|cordicmulti_0|Add4~17|cin
    Info (332115):      4.564      0.051 RR  CELL  inst|cordicmulti_0|Add4~17|cout
    Info (332115):      4.564      0.000 RR    IC  inst|cordicmulti_0|Add4~13|cin
    Info (332115):      4.564      0.000 RR  CELL  inst|cordicmulti_0|Add4~13|cout
    Info (332115):      4.564      0.000 RR    IC  inst|cordicmulti_0|Add4~9|cin
    Info (332115):      4.591      0.027 RR  CELL  inst|cordicmulti_0|Add4~9|cout
    Info (332115):      4.591      0.000 RR    IC  inst|cordicmulti_0|Add4~5|cin
    Info (332115):      4.591      0.000 RR  CELL  inst|cordicmulti_0|Add4~5|cout
    Info (332115):      4.591      0.000 RR    IC  inst|cordicmulti_0|Add4~1|cin
    Info (332115):      4.728      0.137 RF  CELL  inst|cordicmulti_0|Add4~1|sumout
    Info (332115):      5.108      0.380 FF    IC  inst|cordicmulti_0|Add13~105|dataa
    Info (332115):      5.494      0.386 FR  CELL  inst|cordicmulti_0|Add13~105|cout
    Info (332115):      5.494      0.000 RR    IC  inst|cordicmulti_0|Add13~101|cin
    Info (332115):      5.521      0.027 RR  CELL  inst|cordicmulti_0|Add13~101|cout
    Info (332115):      5.521      0.000 RR    IC  inst|cordicmulti_0|Add13~97|cin
    Info (332115):      5.521      0.000 RR  CELL  inst|cordicmulti_0|Add13~97|cout
    Info (332115):      5.521      0.000 RR    IC  inst|cordicmulti_0|Add13~93|cin
    Info (332115):      5.548      0.027 RR  CELL  inst|cordicmulti_0|Add13~93|cout
    Info (332115):      5.548      0.000 RR    IC  inst|cordicmulti_0|Add13~85|cin
    Info (332115):      5.548      0.000 RR  CELL  inst|cordicmulti_0|Add13~85|cout
    Info (332115):      5.548      0.000 RR    IC  inst|cordicmulti_0|Add13~81|cin
    Info (332115):      5.575      0.027 RR  CELL  inst|cordicmulti_0|Add13~81|cout
    Info (332115):      5.575      0.000 RR    IC  inst|cordicmulti_0|Add13~77|cin
    Info (332115):      5.575      0.000 RR  CELL  inst|cordicmulti_0|Add13~77|cout
    Info (332115):      5.575      0.000 RR    IC  inst|cordicmulti_0|Add13~73|cin
    Info (332115):      5.600      0.025 RR  CELL  inst|cordicmulti_0|Add13~73|cout
    Info (332115):      5.600      0.000 RR    IC  inst|cordicmulti_0|Add13~69|cin
    Info (332115):      5.600      0.000 RR  CELL  inst|cordicmulti_0|Add13~69|cout
    Info (332115):      5.600      0.000 RR    IC  inst|cordicmulti_0|Add13~65|cin
    Info (332115):      5.656      0.056 RR  CELL  inst|cordicmulti_0|Add13~65|cout
    Info (332115):      5.656      0.000 RR    IC  inst|cordicmulti_0|Add13~61|cin
    Info (332115):      5.656      0.000 RR  CELL  inst|cordicmulti_0|Add13~61|cout
    Info (332115):      5.656      0.000 RR    IC  inst|cordicmulti_0|Add13~57|cin
    Info (332115):      5.683      0.027 RR  CELL  inst|cordicmulti_0|Add13~57|cout
    Info (332115):      5.683      0.000 RR    IC  inst|cordicmulti_0|Add13~53|cin
    Info (332115):      5.683      0.000 RR  CELL  inst|cordicmulti_0|Add13~53|cout
    Info (332115):      5.683      0.000 RR    IC  inst|cordicmulti_0|Add13~49|cin
    Info (332115):      5.710      0.027 RR  CELL  inst|cordicmulti_0|Add13~49|cout
    Info (332115):      5.710      0.000 RR    IC  inst|cordicmulti_0|Add13~45|cin
    Info (332115):      5.710      0.000 RR  CELL  inst|cordicmulti_0|Add13~45|cout
    Info (332115):      5.710      0.000 RR    IC  inst|cordicmulti_0|Add13~41|cin
    Info (332115):      5.737      0.027 RR  CELL  inst|cordicmulti_0|Add13~41|cout
    Info (332115):      5.737      0.000 RR    IC  inst|cordicmulti_0|Add13~37|cin
    Info (332115):      5.737      0.000 RR  CELL  inst|cordicmulti_0|Add13~37|cout
    Info (332115):      5.737      0.000 RR    IC  inst|cordicmulti_0|Add13~33|cin
    Info (332115):      5.771      0.034 RR  CELL  inst|cordicmulti_0|Add13~33|cout
    Info (332115):      5.771      0.000 RR    IC  inst|cordicmulti_0|Add13~29|cin
    Info (332115):      5.771      0.000 RR  CELL  inst|cordicmulti_0|Add13~29|cout
    Info (332115):      5.771      0.000 RR    IC  inst|cordicmulti_0|Add13~25|cin
    Info (332115):      5.822      0.051 RR  CELL  inst|cordicmulti_0|Add13~25|cout
    Info (332115):      5.822      0.000 RR    IC  inst|cordicmulti_0|Add13~21|cin
    Info (332115):      5.822      0.000 RR  CELL  inst|cordicmulti_0|Add13~21|cout
    Info (332115):      5.822      0.000 RR    IC  inst|cordicmulti_0|Add13~17|cin
    Info (332115):      5.849      0.027 RR  CELL  inst|cordicmulti_0|Add13~17|cout
    Info (332115):      5.849      0.000 RR    IC  inst|cordicmulti_0|Add13~13|cin
    Info (332115):      5.849      0.000 RR  CELL  inst|cordicmulti_0|Add13~13|cout
    Info (332115):      5.849      0.000 RR    IC  inst|cordicmulti_0|Add13~9|cin
    Info (332115):      5.876      0.027 RR  CELL  inst|cordicmulti_0|Add13~9|cout
    Info (332115):      5.876      0.000 RR    IC  inst|cordicmulti_0|Add13~5|cin
    Info (332115):      5.876      0.000 RR  CELL  inst|cordicmulti_0|Add13~5|cout
    Info (332115):      5.876      0.000 RR    IC  inst|cordicmulti_0|Add13~1|cin
    Info (332115):      6.009      0.133 RF  CELL  inst|cordicmulti_0|Add13~1|sumout
    Info (332115):      6.485      0.476 FF    IC  inst|cordicmulti_0|Add19~89|datad
    Info (332115):      6.746      0.261 FR  CELL  inst|cordicmulti_0|Add19~89|cout
    Info (332115):      6.746      0.000 RR    IC  inst|cordicmulti_0|Add19~109|cin
    Info (332115):      6.773      0.027 RR  CELL  inst|cordicmulti_0|Add19~109|cout
    Info (332115):      6.773      0.000 RR    IC  inst|cordicmulti_0|Add19~105|cin
    Info (332115):      6.773      0.000 RR  CELL  inst|cordicmulti_0|Add19~105|cout
    Info (332115):      6.773      0.000 RR    IC  inst|cordicmulti_0|Add19~101|cin
    Info (332115):      6.800      0.027 RR  CELL  inst|cordicmulti_0|Add19~101|cout
    Info (332115):      6.800      0.000 RR    IC  inst|cordicmulti_0|Add19~93|cin
    Info (332115):      6.800      0.000 RR  CELL  inst|cordicmulti_0|Add19~93|cout
    Info (332115):      6.800      0.000 RR    IC  inst|cordicmulti_0|Add19~85|cin
    Info (332115):      6.827      0.027 RR  CELL  inst|cordicmulti_0|Add19~85|cout
    Info (332115):      6.827      0.000 RR    IC  inst|cordicmulti_0|Add19~81|cin
    Info (332115):      6.827      0.000 RR  CELL  inst|cordicmulti_0|Add19~81|cout
    Info (332115):      6.827      0.000 RR    IC  inst|cordicmulti_0|Add19~77|cin
    Info (332115):      6.852      0.025 RR  CELL  inst|cordicmulti_0|Add19~77|cout
    Info (332115):      6.852      0.000 RR    IC  inst|cordicmulti_0|Add19~73|cin
    Info (332115):      6.852      0.000 RR  CELL  inst|cordicmulti_0|Add19~73|cout
    Info (332115):      6.852      0.000 RR    IC  inst|cordicmulti_0|Add19~69|cin
    Info (332115):      6.908      0.056 RR  CELL  inst|cordicmulti_0|Add19~69|cout
    Info (332115):      6.908      0.000 RR    IC  inst|cordicmulti_0|Add19~65|cin
    Info (332115):      6.908      0.000 RR  CELL  inst|cordicmulti_0|Add19~65|cout
    Info (332115):      6.908      0.000 RR    IC  inst|cordicmulti_0|Add19~61|cin
    Info (332115):      6.935      0.027 RR  CELL  inst|cordicmulti_0|Add19~61|cout
    Info (332115):      6.935      0.000 RR    IC  inst|cordicmulti_0|Add19~57|cin
    Info (332115):      6.935      0.000 RR  CELL  inst|cordicmulti_0|Add19~57|cout
    Info (332115):      6.935      0.000 RR    IC  inst|cordicmulti_0|Add19~53|cin
    Info (332115):      6.962      0.027 RR  CELL  inst|cordicmulti_0|Add19~53|cout
    Info (332115):      6.962      0.000 RR    IC  inst|cordicmulti_0|Add19~49|cin
    Info (332115):      6.962      0.000 RR  CELL  inst|cordicmulti_0|Add19~49|cout
    Info (332115):      6.962      0.000 RR    IC  inst|cordicmulti_0|Add19~45|cin
    Info (332115):      6.989      0.027 RR  CELL  inst|cordicmulti_0|Add19~45|cout
    Info (332115):      6.989      0.000 RR    IC  inst|cordicmulti_0|Add19~41|cin
    Info (332115):      6.989      0.000 RR  CELL  inst|cordicmulti_0|Add19~41|cout
    Info (332115):      6.989      0.000 RR    IC  inst|cordicmulti_0|Add19~37|cin
    Info (332115):      7.023      0.034 RR  CELL  inst|cordicmulti_0|Add19~37|cout
    Info (332115):      7.023      0.000 RR    IC  inst|cordicmulti_0|Add19~33|cin
    Info (332115):      7.023      0.000 RR  CELL  inst|cordicmulti_0|Add19~33|cout
    Info (332115):      7.023      0.000 RR    IC  inst|cordicmulti_0|Add19~29|cin
    Info (332115):      7.074      0.051 RR  CELL  inst|cordicmulti_0|Add19~29|cout
    Info (332115):      7.074      0.000 RR    IC  inst|cordicmulti_0|Add19~25|cin
    Info (332115):      7.074      0.000 RR  CELL  inst|cordicmulti_0|Add19~25|cout
    Info (332115):      7.074      0.000 RR    IC  inst|cordicmulti_0|Add19~21|cin
    Info (332115):      7.101      0.027 RR  CELL  inst|cordicmulti_0|Add19~21|cout
    Info (332115):      7.101      0.000 RR    IC  inst|cordicmulti_0|Add19~17|cin
    Info (332115):      7.101      0.000 RR  CELL  inst|cordicmulti_0|Add19~17|cout
    Info (332115):      7.101      0.000 RR    IC  inst|cordicmulti_0|Add19~13|cin
    Info (332115):      7.128      0.027 RR  CELL  inst|cordicmulti_0|Add19~13|cout
    Info (332115):      7.128      0.000 RR    IC  inst|cordicmulti_0|Add19~9|cin
    Info (332115):      7.128      0.000 RR  CELL  inst|cordicmulti_0|Add19~9|cout
    Info (332115):      7.128      0.000 RR    IC  inst|cordicmulti_0|Add19~5|cin
    Info (332115):      7.155      0.027 RR  CELL  inst|cordicmulti_0|Add19~5|cout
    Info (332115):      7.155      0.000 RR    IC  inst|cordicmulti_0|Add19~1|cin
    Info (332115):      7.298      0.143 RF  CELL  inst|cordicmulti_0|Add19~1|sumout
    Info (332115):      7.786      0.488 FF    IC  inst|cordicmulti_0|Add25~89|datad
    Info (332115):      8.047      0.261 FR  CELL  inst|cordicmulti_0|Add25~89|cout
    Info (332115):      8.047      0.000 RR    IC  inst|cordicmulti_0|Add25~109|cin
    Info (332115):      8.074      0.027 RR  CELL  inst|cordicmulti_0|Add25~109|cout
    Info (332115):      8.074      0.000 RR    IC  inst|cordicmulti_0|Add25~105|cin
    Info (332115):      8.074      0.000 RR  CELL  inst|cordicmulti_0|Add25~105|cout
    Info (332115):      8.074      0.000 RR    IC  inst|cordicmulti_0|Add25~101|cin
    Info (332115):      8.101      0.027 RR  CELL  inst|cordicmulti_0|Add25~101|cout
    Info (332115):      8.101      0.000 RR    IC  inst|cordicmulti_0|Add25~93|cin
    Info (332115):      8.101      0.000 RR  CELL  inst|cordicmulti_0|Add25~93|cout
    Info (332115):      8.101      0.000 RR    IC  inst|cordicmulti_0|Add25~85|cin
    Info (332115):      8.128      0.027 RR  CELL  inst|cordicmulti_0|Add25~85|cout
    Info (332115):      8.128      0.000 RR    IC  inst|cordicmulti_0|Add25~81|cin
    Info (332115):      8.128      0.000 RR  CELL  inst|cordicmulti_0|Add25~81|cout
    Info (332115):      8.128      0.000 RR    IC  inst|cordicmulti_0|Add25~77|cin
    Info (332115):      8.153      0.025 RR  CELL  inst|cordicmulti_0|Add25~77|cout
    Info (332115):      8.153      0.000 RR    IC  inst|cordicmulti_0|Add25~73|cin
    Info (332115):      8.153      0.000 RR  CELL  inst|cordicmulti_0|Add25~73|cout
    Info (332115):      8.153      0.000 RR    IC  inst|cordicmulti_0|Add25~69|cin
    Info (332115):      8.209      0.056 RR  CELL  inst|cordicmulti_0|Add25~69|cout
    Info (332115):      8.209      0.000 RR    IC  inst|cordicmulti_0|Add25~65|cin
    Info (332115):      8.209      0.000 RR  CELL  inst|cordicmulti_0|Add25~65|cout
    Info (332115):      8.209      0.000 RR    IC  inst|cordicmulti_0|Add25~61|cin
    Info (332115):      8.236      0.027 RR  CELL  inst|cordicmulti_0|Add25~61|cout
    Info (332115):      8.236      0.000 RR    IC  inst|cordicmulti_0|Add25~57|cin
    Info (332115):      8.236      0.000 RR  CELL  inst|cordicmulti_0|Add25~57|cout
    Info (332115):      8.236      0.000 RR    IC  inst|cordicmulti_0|Add25~53|cin
    Info (332115):      8.263      0.027 RR  CELL  inst|cordicmulti_0|Add25~53|cout
    Info (332115):      8.263      0.000 RR    IC  inst|cordicmulti_0|Add25~49|cin
    Info (332115):      8.263      0.000 RR  CELL  inst|cordicmulti_0|Add25~49|cout
    Info (332115):      8.263      0.000 RR    IC  inst|cordicmulti_0|Add25~45|cin
    Info (332115):      8.290      0.027 RR  CELL  inst|cordicmulti_0|Add25~45|cout
    Info (332115):      8.290      0.000 RR    IC  inst|cordicmulti_0|Add25~41|cin
    Info (332115):      8.290      0.000 RR  CELL  inst|cordicmulti_0|Add25~41|cout
    Info (332115):      8.290      0.000 RR    IC  inst|cordicmulti_0|Add25~37|cin
    Info (332115):      8.324      0.034 RR  CELL  inst|cordicmulti_0|Add25~37|cout
    Info (332115):      8.324      0.000 RR    IC  inst|cordicmulti_0|Add25~33|cin
    Info (332115):      8.324      0.000 RR  CELL  inst|cordicmulti_0|Add25~33|cout
    Info (332115):      8.324      0.000 RR    IC  inst|cordicmulti_0|Add25~29|cin
    Info (332115):      8.375      0.051 RR  CELL  inst|cordicmulti_0|Add25~29|cout
    Info (332115):      8.375      0.000 RR    IC  inst|cordicmulti_0|Add25~25|cin
    Info (332115):      8.375      0.000 RR  CELL  inst|cordicmulti_0|Add25~25|cout
    Info (332115):      8.375      0.000 RR    IC  inst|cordicmulti_0|Add25~21|cin
    Info (332115):      8.402      0.027 RR  CELL  inst|cordicmulti_0|Add25~21|cout
    Info (332115):      8.402      0.000 RR    IC  inst|cordicmulti_0|Add25~17|cin
    Info (332115):      8.402      0.000 RR  CELL  inst|cordicmulti_0|Add25~17|cout
    Info (332115):      8.402      0.000 RR    IC  inst|cordicmulti_0|Add25~13|cin
    Info (332115):      8.429      0.027 RR  CELL  inst|cordicmulti_0|Add25~13|cout
    Info (332115):      8.429      0.000 RR    IC  inst|cordicmulti_0|Add25~9|cin
    Info (332115):      8.429      0.000 RR  CELL  inst|cordicmulti_0|Add25~9|cout
    Info (332115):      8.429      0.000 RR    IC  inst|cordicmulti_0|Add25~5|cin
    Info (332115):      8.456      0.027 RR  CELL  inst|cordicmulti_0|Add25~5|cout
    Info (332115):      8.456      0.000 RR    IC  inst|cordicmulti_0|Add25~1|cin
    Info (332115):      8.599      0.143 RF  CELL  inst|cordicmulti_0|Add25~1|sumout
    Info (332115):      9.205      0.606 FF    IC  inst|cordicmulti_0|Add31~89|datad
    Info (332115):      9.466      0.261 FR  CELL  inst|cordicmulti_0|Add31~89|cout
    Info (332115):      9.466      0.000 RR    IC  inst|cordicmulti_0|Add31~109|cin
    Info (332115):      9.493      0.027 RR  CELL  inst|cordicmulti_0|Add31~109|cout
    Info (332115):      9.493      0.000 RR    IC  inst|cordicmulti_0|Add31~105|cin
    Info (332115):      9.493      0.000 RR  CELL  inst|cordicmulti_0|Add31~105|cout
    Info (332115):      9.493      0.000 RR    IC  inst|cordicmulti_0|Add31~101|cin
    Info (332115):      9.520      0.027 RR  CELL  inst|cordicmulti_0|Add31~101|cout
    Info (332115):      9.520      0.000 RR    IC  inst|cordicmulti_0|Add31~93|cin
    Info (332115):      9.520      0.000 RR  CELL  inst|cordicmulti_0|Add31~93|cout
    Info (332115):      9.520      0.000 RR    IC  inst|cordicmulti_0|Add31~85|cin
    Info (332115):      9.547      0.027 RR  CELL  inst|cordicmulti_0|Add31~85|cout
    Info (332115):      9.547      0.000 RR    IC  inst|cordicmulti_0|Add31~81|cin
    Info (332115):      9.547      0.000 RR  CELL  inst|cordicmulti_0|Add31~81|cout
    Info (332115):      9.547      0.000 RR    IC  inst|cordicmulti_0|Add31~77|cin
    Info (332115):      9.572      0.025 RR  CELL  inst|cordicmulti_0|Add31~77|cout
    Info (332115):      9.572      0.000 RR    IC  inst|cordicmulti_0|Add31~73|cin
    Info (332115):      9.572      0.000 RR  CELL  inst|cordicmulti_0|Add31~73|cout
    Info (332115):      9.572      0.000 RR    IC  inst|cordicmulti_0|Add31~69|cin
    Info (332115):      9.628      0.056 RR  CELL  inst|cordicmulti_0|Add31~69|cout
    Info (332115):      9.628      0.000 RR    IC  inst|cordicmulti_0|Add31~65|cin
    Info (332115):      9.628      0.000 RR  CELL  inst|cordicmulti_0|Add31~65|cout
    Info (332115):      9.628      0.000 RR    IC  inst|cordicmulti_0|Add31~61|cin
    Info (332115):      9.655      0.027 RR  CELL  inst|cordicmulti_0|Add31~61|cout
    Info (332115):      9.655      0.000 RR    IC  inst|cordicmulti_0|Add31~57|cin
    Info (332115):      9.655      0.000 RR  CELL  inst|cordicmulti_0|Add31~57|cout
    Info (332115):      9.655      0.000 RR    IC  inst|cordicmulti_0|Add31~53|cin
    Info (332115):      9.682      0.027 RR  CELL  inst|cordicmulti_0|Add31~53|cout
    Info (332115):      9.682      0.000 RR    IC  inst|cordicmulti_0|Add31~49|cin
    Info (332115):      9.682      0.000 RR  CELL  inst|cordicmulti_0|Add31~49|cout
    Info (332115):      9.682      0.000 RR    IC  inst|cordicmulti_0|Add31~45|cin
    Info (332115):      9.709      0.027 RR  CELL  inst|cordicmulti_0|Add31~45|cout
    Info (332115):      9.709      0.000 RR    IC  inst|cordicmulti_0|Add31~41|cin
    Info (332115):      9.709      0.000 RR  CELL  inst|cordicmulti_0|Add31~41|cout
    Info (332115):      9.709      0.000 RR    IC  inst|cordicmulti_0|Add31~37|cin
    Info (332115):      9.743      0.034 RR  CELL  inst|cordicmulti_0|Add31~37|cout
    Info (332115):      9.743      0.000 RR    IC  inst|cordicmulti_0|Add31~33|cin
    Info (332115):      9.743      0.000 RR  CELL  inst|cordicmulti_0|Add31~33|cout
    Info (332115):      9.743      0.000 RR    IC  inst|cordicmulti_0|Add31~29|cin
    Info (332115):      9.794      0.051 RR  CELL  inst|cordicmulti_0|Add31~29|cout
    Info (332115):      9.794      0.000 RR    IC  inst|cordicmulti_0|Add31~25|cin
    Info (332115):      9.794      0.000 RR  CELL  inst|cordicmulti_0|Add31~25|cout
    Info (332115):      9.794      0.000 RR    IC  inst|cordicmulti_0|Add31~21|cin
    Info (332115):      9.821      0.027 RR  CELL  inst|cordicmulti_0|Add31~21|cout
    Info (332115):      9.821      0.000 RR    IC  inst|cordicmulti_0|Add31~17|cin
    Info (332115):      9.821      0.000 RR  CELL  inst|cordicmulti_0|Add31~17|cout
    Info (332115):      9.821      0.000 RR    IC  inst|cordicmulti_0|Add31~13|cin
    Info (332115):      9.848      0.027 RR  CELL  inst|cordicmulti_0|Add31~13|cout
    Info (332115):      9.848      0.000 RR    IC  inst|cordicmulti_0|Add31~9|cin
    Info (332115):      9.848      0.000 RR  CELL  inst|cordicmulti_0|Add31~9|cout
    Info (332115):      9.848      0.000 RR    IC  inst|cordicmulti_0|Add31~5|cin
    Info (332115):      9.875      0.027 RR  CELL  inst|cordicmulti_0|Add31~5|cout
    Info (332115):      9.875      0.000 RR    IC  inst|cordicmulti_0|Add31~1|cin
    Info (332115):     10.018      0.143 RF  CELL  inst|cordicmulti_0|Add31~1|sumout
    Info (332115):     10.527      0.509 FF    IC  inst|cordicmulti_0|Add37~89|datad
    Info (332115):     10.788      0.261 FR  CELL  inst|cordicmulti_0|Add37~89|cout
    Info (332115):     10.788      0.000 RR    IC  inst|cordicmulti_0|Add37~109|cin
    Info (332115):     10.815      0.027 RR  CELL  inst|cordicmulti_0|Add37~109|cout
    Info (332115):     10.815      0.000 RR    IC  inst|cordicmulti_0|Add37~105|cin
    Info (332115):     10.815      0.000 RR  CELL  inst|cordicmulti_0|Add37~105|cout
    Info (332115):     10.815      0.000 RR    IC  inst|cordicmulti_0|Add37~101|cin
    Info (332115):     10.842      0.027 RR  CELL  inst|cordicmulti_0|Add37~101|cout
    Info (332115):     10.842      0.000 RR    IC  inst|cordicmulti_0|Add37~93|cin
    Info (332115):     10.842      0.000 RR  CELL  inst|cordicmulti_0|Add37~93|cout
    Info (332115):     10.842      0.000 RR    IC  inst|cordicmulti_0|Add37~85|cin
    Info (332115):     10.869      0.027 RR  CELL  inst|cordicmulti_0|Add37~85|cout
    Info (332115):     10.869      0.000 RR    IC  inst|cordicmulti_0|Add37~81|cin
    Info (332115):     10.869      0.000 RR  CELL  inst|cordicmulti_0|Add37~81|cout
    Info (332115):     10.869      0.000 RR    IC  inst|cordicmulti_0|Add37~77|cin
    Info (332115):     10.894      0.025 RR  CELL  inst|cordicmulti_0|Add37~77|cout
    Info (332115):     10.894      0.000 RR    IC  inst|cordicmulti_0|Add37~73|cin
    Info (332115):     10.894      0.000 RR  CELL  inst|cordicmulti_0|Add37~73|cout
    Info (332115):     10.894      0.000 RR    IC  inst|cordicmulti_0|Add37~69|cin
    Info (332115):     10.950      0.056 RR  CELL  inst|cordicmulti_0|Add37~69|cout
    Info (332115):     10.950      0.000 RR    IC  inst|cordicmulti_0|Add37~65|cin
    Info (332115):     10.950      0.000 RR  CELL  inst|cordicmulti_0|Add37~65|cout
    Info (332115):     10.950      0.000 RR    IC  inst|cordicmulti_0|Add37~61|cin
    Info (332115):     10.977      0.027 RR  CELL  inst|cordicmulti_0|Add37~61|cout
    Info (332115):     10.977      0.000 RR    IC  inst|cordicmulti_0|Add37~57|cin
    Info (332115):     10.977      0.000 RR  CELL  inst|cordicmulti_0|Add37~57|cout
    Info (332115):     10.977      0.000 RR    IC  inst|cordicmulti_0|Add37~53|cin
    Info (332115):     11.004      0.027 RR  CELL  inst|cordicmulti_0|Add37~53|cout
    Info (332115):     11.004      0.000 RR    IC  inst|cordicmulti_0|Add37~49|cin
    Info (332115):     11.004      0.000 RR  CELL  inst|cordicmulti_0|Add37~49|cout
    Info (332115):     11.004      0.000 RR    IC  inst|cordicmulti_0|Add37~45|cin
    Info (332115):     11.031      0.027 RR  CELL  inst|cordicmulti_0|Add37~45|cout
    Info (332115):     11.031      0.000 RR    IC  inst|cordicmulti_0|Add37~41|cin
    Info (332115):     11.031      0.000 RR  CELL  inst|cordicmulti_0|Add37~41|cout
    Info (332115):     11.031      0.000 RR    IC  inst|cordicmulti_0|Add37~37|cin
    Info (332115):     11.065      0.034 RR  CELL  inst|cordicmulti_0|Add37~37|cout
    Info (332115):     11.065      0.000 RR    IC  inst|cordicmulti_0|Add37~33|cin
    Info (332115):     11.065      0.000 RR  CELL  inst|cordicmulti_0|Add37~33|cout
    Info (332115):     11.065      0.000 RR    IC  inst|cordicmulti_0|Add37~29|cin
    Info (332115):     11.116      0.051 RR  CELL  inst|cordicmulti_0|Add37~29|cout
    Info (332115):     11.116      0.000 RR    IC  inst|cordicmulti_0|Add37~25|cin
    Info (332115):     11.116      0.000 RR  CELL  inst|cordicmulti_0|Add37~25|cout
    Info (332115):     11.116      0.000 RR    IC  inst|cordicmulti_0|Add37~21|cin
    Info (332115):     11.143      0.027 RR  CELL  inst|cordicmulti_0|Add37~21|cout
    Info (332115):     11.143      0.000 RR    IC  inst|cordicmulti_0|Add37~17|cin
    Info (332115):     11.143      0.000 RR  CELL  inst|cordicmulti_0|Add37~17|cout
    Info (332115):     11.143      0.000 RR    IC  inst|cordicmulti_0|Add37~13|cin
    Info (332115):     11.170      0.027 RR  CELL  inst|cordicmulti_0|Add37~13|cout
    Info (332115):     11.170      0.000 RR    IC  inst|cordicmulti_0|Add37~9|cin
    Info (332115):     11.170      0.000 RR  CELL  inst|cordicmulti_0|Add37~9|cout
    Info (332115):     11.170      0.000 RR    IC  inst|cordicmulti_0|Add37~5|cin
    Info (332115):     11.197      0.027 RR  CELL  inst|cordicmulti_0|Add37~5|cout
    Info (332115):     11.197      0.000 RR    IC  inst|cordicmulti_0|Add37~1|cin
    Info (332115):     11.340      0.143 RF  CELL  inst|cordicmulti_0|Add37~1|sumout
    Info (332115):     11.929      0.589 FF    IC  inst|cordicmulti_0|Add43~89|datad
    Info (332115):     12.196      0.267 FR  CELL  inst|cordicmulti_0|Add43~89|cout
    Info (332115):     12.196      0.000 RR    IC  inst|cordicmulti_0|Add43~109|cin
    Info (332115):     12.223      0.027 RR  CELL  inst|cordicmulti_0|Add43~109|cout
    Info (332115):     12.223      0.000 RR    IC  inst|cordicmulti_0|Add43~105|cin
    Info (332115):     12.223      0.000 RR  CELL  inst|cordicmulti_0|Add43~105|cout
    Info (332115):     12.223      0.000 RR    IC  inst|cordicmulti_0|Add43~101|cin
    Info (332115):     12.250      0.027 RR  CELL  inst|cordicmulti_0|Add43~101|cout
    Info (332115):     12.250      0.000 RR    IC  inst|cordicmulti_0|Add43~93|cin
    Info (332115):     12.250      0.000 RR  CELL  inst|cordicmulti_0|Add43~93|cout
    Info (332115):     12.250      0.000 RR    IC  inst|cordicmulti_0|Add43~85|cin
    Info (332115):     12.277      0.027 RR  CELL  inst|cordicmulti_0|Add43~85|cout
    Info (332115):     12.277      0.000 RR    IC  inst|cordicmulti_0|Add43~81|cin
    Info (332115):     12.277      0.000 RR  CELL  inst|cordicmulti_0|Add43~81|cout
    Info (332115):     12.277      0.000 RR    IC  inst|cordicmulti_0|Add43~77|cin
    Info (332115):     12.303      0.026 RR  CELL  inst|cordicmulti_0|Add43~77|cout
    Info (332115):     12.303      0.000 RR    IC  inst|cordicmulti_0|Add43~73|cin
    Info (332115):     12.303      0.000 RR  CELL  inst|cordicmulti_0|Add43~73|cout
    Info (332115):     12.303      0.000 RR    IC  inst|cordicmulti_0|Add43~69|cin
    Info (332115):     12.362      0.059 RR  CELL  inst|cordicmulti_0|Add43~69|cout
    Info (332115):     12.362      0.000 RR    IC  inst|cordicmulti_0|Add43~65|cin
    Info (332115):     12.362      0.000 RR  CELL  inst|cordicmulti_0|Add43~65|cout
    Info (332115):     12.362      0.000 RR    IC  inst|cordicmulti_0|Add43~61|cin
    Info (332115):     12.389      0.027 RR  CELL  inst|cordicmulti_0|Add43~61|cout
    Info (332115):     12.389      0.000 RR    IC  inst|cordicmulti_0|Add43~57|cin
    Info (332115):     12.389      0.000 RR  CELL  inst|cordicmulti_0|Add43~57|cout
    Info (332115):     12.389      0.000 RR    IC  inst|cordicmulti_0|Add43~53|cin
    Info (332115):     12.416      0.027 RR  CELL  inst|cordicmulti_0|Add43~53|cout
    Info (332115):     12.416      0.000 RR    IC  inst|cordicmulti_0|Add43~49|cin
    Info (332115):     12.416      0.000 RR  CELL  inst|cordicmulti_0|Add43~49|cout
    Info (332115):     12.416      0.000 RR    IC  inst|cordicmulti_0|Add43~45|cin
    Info (332115):     12.443      0.027 RR  CELL  inst|cordicmulti_0|Add43~45|cout
    Info (332115):     12.443      0.000 RR    IC  inst|cordicmulti_0|Add43~41|cin
    Info (332115):     12.443      0.000 RR  CELL  inst|cordicmulti_0|Add43~41|cout
    Info (332115):     12.443      0.000 RR    IC  inst|cordicmulti_0|Add43~37|cin
    Info (332115):     12.476      0.033 RR  CELL  inst|cordicmulti_0|Add43~37|cout
    Info (332115):     12.476      0.000 RR    IC  inst|cordicmulti_0|Add43~33|cin
    Info (332115):     12.476      0.000 RR  CELL  inst|cordicmulti_0|Add43~33|cout
    Info (332115):     12.476      0.000 RR    IC  inst|cordicmulti_0|Add43~29|cin
    Info (332115):     12.523      0.047 RR  CELL  inst|cordicmulti_0|Add43~29|cout
    Info (332115):     12.523      0.000 RR    IC  inst|cordicmulti_0|Add43~25|cin
    Info (332115):     12.523      0.000 RR  CELL  inst|cordicmulti_0|Add43~25|cout
    Info (332115):     12.523      0.000 RR    IC  inst|cordicmulti_0|Add43~21|cin
    Info (332115):     12.550      0.027 RR  CELL  inst|cordicmulti_0|Add43~21|cout
    Info (332115):     12.550      0.000 RR    IC  inst|cordicmulti_0|Add43~17|cin
    Info (332115):     12.550      0.000 RR  CELL  inst|cordicmulti_0|Add43~17|cout
    Info (332115):     12.550      0.000 RR    IC  inst|cordicmulti_0|Add43~13|cin
    Info (332115):     12.577      0.027 RR  CELL  inst|cordicmulti_0|Add43~13|cout
    Info (332115):     12.577      0.000 RR    IC  inst|cordicmulti_0|Add43~9|cin
    Info (332115):     12.577      0.000 RR  CELL  inst|cordicmulti_0|Add43~9|cout
    Info (332115):     12.577      0.000 RR    IC  inst|cordicmulti_0|Add43~5|cin
    Info (332115):     12.604      0.027 RR  CELL  inst|cordicmulti_0|Add43~5|cout
    Info (332115):     12.604      0.000 RR    IC  inst|cordicmulti_0|Add43~1|cin
    Info (332115):     12.747      0.143 RF  CELL  inst|cordicmulti_0|Add43~1|sumout
    Info (332115):     12.747      0.000 FF    IC  inst|cordicmulti_0|z[7][26]|d
    Info (332115):     12.873      0.126 FF  CELL  first_nios2_system:inst|CORDIC:cordicmulti_0|z[7][26]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.226      3.226  R        clock network delay
    Info (332115):     23.595      0.369           clock pessimism removed
    Info (332115):     23.495     -0.100           clock uncertainty
    Info (332115):     23.495      0.000     uTsu  first_nios2_system:inst|CORDIC:cordicmulti_0|z[7][26]
    Info (332115): 
    Info (332115): Data Arrival Time  :    12.873
    Info (332115): Data Required Time :    23.495
    Info (332115): Slack              :    10.622 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 25.535 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_internal_jtag~FF_13
    Info (332115): To Node      : altera_reserved_tdo
    Info (332115): Launch Clock : altera_reserved_tck (INVERTED)
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           launch edge time
    Info (332115):     51.756      1.756  F        clock network delay
    Info (332115):     51.756      0.000     uTco  altera_internal_jtag~FF_13
    Info (332115):     52.242      0.486 RR  CELL  altera_internal_jtag|tdo
    Info (332115):     52.242      0.000 RR    IC  altera_reserved_tdo~output|i
    Info (332115):     54.155      1.913 RR  CELL  altera_reserved_tdo~output|o
    Info (332115):     54.155      0.000 RR  CELL  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.000      0.000  R        clock network delay
    Info (332115):     99.690     -0.310           clock uncertainty
    Info (332115):     79.690    -20.000  R  oExt  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :    54.155
    Info (332115): Data Required Time :    79.690
    Info (332115): Slack              :    25.535 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.013
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.013 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[31]
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[30]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.007      1.007  R        clock network delay
    Info (332115):      1.007      0.000     uTco  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[31]
    Info (332115):      1.007      0.000 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[31]|q
    Info (332115):      1.113      0.106 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~35|dataf
    Info (332115):      1.138      0.025 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~35|combout
    Info (332115):      1.138      0.000 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[30]|d
    Info (332115):      1.162      0.024 FF  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[30]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.229      1.229  R        clock network delay
    Info (332115):      1.149     -0.080           clock pessimism removed
    Info (332115):      1.149      0.000           clock uncertainty
    Info (332115):      1.149      0.000      uTh  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[30]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.162
    Info (332115): Data Required Time :     1.149
    Info (332115): Slack              :     0.013 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.126
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.126 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|E_pc[7]
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|M_pc_plus_one[7]~DUPLICATE
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.229      3.229  R        clock network delay
    Info (332115):      3.229      0.000     uTco  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|E_pc[7]
    Info (332115):      3.229      0.000 FF  CELL  inst|cpu|cpu|E_pc[7]|q
    Info (332115):      3.324      0.095 FF    IC  inst|cpu|cpu|Add7~73|dataf
    Info (332115):      3.357      0.033 FR  CELL  inst|cpu|cpu|Add7~73|sumout
    Info (332115):      3.357      0.000 RR    IC  inst|cpu|cpu|M_pc_plus_one[7]~DUPLICATE|d
    Info (332115):      3.384      0.027 RR  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|M_pc_plus_one[7]~DUPLICATE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.820      3.820  R        clock network delay
    Info (332115):      3.258     -0.562           clock pessimism removed
    Info (332115):      3.258      0.000           clock uncertainty
    Info (332115):      3.258      0.000      uTh  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|M_pc_plus_one[7]~DUPLICATE
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.384
    Info (332115): Data Required Time :     3.258
    Info (332115): Slack              :     0.126 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.916
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.916 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|M_br_cond_taken_history[5]~DUPLICATE
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.840      3.840  R        clock network delay
    Info (332115):      3.840      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      3.840      0.000 FF  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      5.490      1.650 FF    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|datae
    Info (332115):      5.575      0.085 FF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|combout
    Info (332115):      7.375      1.800 FF    IC  inst|cpu|cpu|M_br_cond_taken_history[5]~DUPLICATE|clrn
    Info (332115):      7.591      0.216 FR  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|M_br_cond_taken_history[5]~DUPLICATE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.238      3.238  R        clock network delay
    Info (332115):     23.607      0.369           clock pessimism removed
    Info (332115):     23.507     -0.100           clock uncertainty
    Info (332115):     23.507      0.000     uTsu  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|M_br_cond_taken_history[5]~DUPLICATE
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.591
    Info (332115): Data Required Time :    23.507
    Info (332115): Slack              :    15.916 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.205
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 49.205 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.896      0.896  R        clock network delay
    Info (332115):      0.896      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      0.896      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      2.053      1.157 FF    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate|clrn
    Info (332115):      2.269      0.216 FR  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     51.767      1.767  F        clock network delay
    Info (332115):     51.784      0.017           clock pessimism removed
    Info (332115):     51.474     -0.310           clock uncertainty
    Info (332115):     51.474      0.000     uTsu  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.269
    Info (332115): Data Required Time :    51.474
    Info (332115): Slack              :    49.205 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.322
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.322 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.724      0.724  R        clock network delay
    Info (332115):      0.724      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      0.724      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      1.288      0.564 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]|clrn
    Info (332115):      1.484      0.196 RF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.180      1.180  R        clock network delay
    Info (332115):      1.162     -0.018           clock pessimism removed
    Info (332115):      1.162      0.000           clock uncertainty
    Info (332115):      1.162      0.000      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.484
    Info (332115): Data Required Time :     1.162
    Info (332115): Slack              :     0.322 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.572
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.572 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|r_val
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.251      3.251  R        clock network delay
    Info (332115):      3.251      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      3.251      0.000 RR  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      3.673      0.422 RR    IC  inst|jtag_uart|r_val|clrn
    Info (332115):      3.869      0.196 RF  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|r_val
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.849      3.849  R        clock network delay
    Info (332115):      3.297     -0.552           clock pessimism removed
    Info (332115):      3.297      0.000           clock uncertainty
    Info (332115):      3.297      0.000      uTh  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|r_val
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.869
    Info (332115): Data Required Time :     3.297
    Info (332115): Slack              :     0.572 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 5394 megabytes
    Info: Processing ended: Mon Mar 11 04:00:45 2024
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:29


